From e6ce0db2c7b7c9551c5afbec105c0103cf0a9713 Mon Sep 17 00:00:00 2001
From: lijuan <juan.li@spacemit.com>
Date: Mon, 3 Jun 2024 09:47:29 +0800
Subject: [PATCH 0702/1451] k1: sync k1 dtsi from linux6.1 dts

Signed-off-by: lijuan <juan.li@spacemit.com>
Change-Id: Ie734e0fef96604bf36a9b0f0080657fff75e90a5
---
 arch/riscv/boot/dts/spacemit/k1-pro.dtsi      |   98 +-
 arch/riscv/boot/dts/spacemit/k1-pro_fpga.dts  |    4 +-
 .../boot/dts/spacemit/k1-pro_fpga_1x4.dts     |    2 +-
 .../boot/dts/spacemit/k1-pro_fpga_2x2.dts     |   66 +-
 .../boot/dts/spacemit/k1-pro_pinctrl.dtsi     |  484 ++--
 .../riscv/boot/dts/spacemit/k1-pro_verify.dts |   72 +-
 arch/riscv/boot/dts/spacemit/k1-x-lcd.dtsi    |   14 +-
 arch/riscv/boot/dts/spacemit/k1-x.dtsi        |  179 +-
 arch/riscv/boot/dts/spacemit/k1-x_MINI-PC.dts |   24 +-
 arch/riscv/boot/dts/spacemit/k1-x_MUSE-N1.dts |   84 +-
 arch/riscv/boot/dts/spacemit/k1-x_MUSE-Pi.dts |   68 +-
 arch/riscv/boot/dts/spacemit/k1-x_deb1.dts    |   84 +-
 arch/riscv/boot/dts/spacemit/k1-x_deb2.dts    |    6 +-
 arch/riscv/boot/dts/spacemit/k1-x_evb.dts     |   14 +-
 .../riscv/boot/dts/spacemit/k1-x_fpga_2x2.dts |    8 -
 arch/riscv/boot/dts/spacemit/k1-x_hs450.dts   |   10 +-
 arch/riscv/boot/dts/spacemit/k1-x_kx312.dts   |   10 +-
 .../riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi | 2296 ++++++++---------
 18 files changed, 1813 insertions(+), 1710 deletions(-)

diff --git a/arch/riscv/boot/dts/spacemit/k1-pro.dtsi b/arch/riscv/boot/dts/spacemit/k1-pro.dtsi
index e6215946ae49..baf4d8a62603 100644
--- a/arch/riscv/boot/dts/spacemit/k1-pro.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-pro.dtsi
@@ -330,15 +330,15 @@ &cpu3_intc 0xffffffff &cpu3_intc 9
 			riscv,ndev = <159>;
 		};
 
-                broadcast_timer: broadcast_timer@2cfa0000 {
-                        compatible = "snps,dw-apb-timer";
-                        reg = <0x0 0x2cfa0000 0x0 0x14>;
-                        interrupt-parent = <&intc>;
-                        interrupts = <16>;
-                        clock-frequency = "50000000";
-                        resets = <&reset RESET_TIMER>;
-                        status = "okay";
-                };
+		broadcast_timer: broadcast_timer@2cfa0000 {
+			compatible = "snps,dw-apb-timer";
+			reg = <0x0 0x2cfa0000 0x0 0x14>;
+			interrupt-parent = <&intc>;
+			interrupts = <16>;
+			clock-frequency = "50000000";
+			resets = <&reset RESET_TIMER>;
+			status = "okay";
+		};
 
 		/* Normal serial, log */
 		uart0: serial@2cea0000 {
@@ -374,7 +374,7 @@ ircrx: irc-rx@2f814000 {
 			/*clock-frequency = <10000000>;
 			clocks = <&ccu CLK_IR>;*/
 			status = "disabled";
-                };
+		};
 
 		dma: dma-controller@2ce40000 {
 			compatible = "spacemit,k1pro-axi-dma";
@@ -600,6 +600,14 @@ mcp5725@61 {
 				reg = <0x61>;
 				status = "okay";
 			};
+			tlv320aic3101: tlv320aic3101@18 {
+				compatible = "ti,tlv320aic3x";
+				reg = <0x18>;
+				#sound-dai-cells = <0>;
+				ai3x-ocmv = <1>;
+				ai3x-micbias-vg = <2>;
+				status = "disabled";
+			};
 		};
 
 		i2c1: i2c@2cee4000 {
@@ -684,10 +692,10 @@ qspi1: spi@2ce04000 {
 			status = "disabled";
 		};
 
-                eth0: ethernet@2cc00000 {
+		eth0: ethernet@2cc00000 {
 			compatible = "spacemit,k1-pro-ethqos";
 			reg = <0x00 0x2cc00000 0x0 0x10000
-				   0x00 0x2f028004 0x0 0x4>;
+			       0x00 0x2f028004 0x0 0x4>;
 			reg-names = "stmmaceth", "sys_gmac_cfg";
 			interrupt-parent = <&intc>;
 			interrupts = <132>;
@@ -754,7 +762,71 @@ vpu: linlon-v5@0x2C100000 {
 			interrupts = <120>;
 			interrupt-parent = <&intc>;
 			resets = <&reset RESET_VPU>;
-                        status = "disabled";
+			status = "disabled";
+		};
+
+		i2s0_mst: i2s0_mst@2cfe0000{
+			compatible = "snps,designware-i2s-master";
+			reg = <0x0 0x2cfe0000 0x0 0x4000>;
+			clocks = <&ccu CLK_I2S0_EN>,
+				 <&ccu CLK_I2S0_MCLK>,
+				 <&ccu CLK_I2S0_BCLK>,
+				 <&ccu CLK_I2S0_MCLK_OUT>;
+			clock-names = "i2s_en", "i2s_mclk_div",
+				"i2s_bclk_div", "i2s_mclk_out";
+			resets = <&reset RESET_I2S0>;
+			reset-names = "i2s_rst";
+			dmas = <&dma 20 0>, <&dma 52 0>;
+			dma-names = "tx", "rx";
+			mclk-fs = <256>;
+			fifo-empty-threshold = <2>;
+			#sound-dai-cells = <0>;
+			status = "disabled";
+		};
+		i2s0_slv: i2s0_slv@2cfe0000{
+			compatible = "snps,designware-i2s-slave";
+			reg = <0x0 0x2cfe0000 0x0 0x4000>;
+			resets = <&reset RESET_I2S0>;
+			reset-names = "i2s_rst";
+			dmas = <&dma 21 0>, <&dma 53 0>;
+			dma-names = "tx", "rx";
+			#sound-dai-cells = <0>;
+			status = "disabled";
+		};
+		i2s1_mst: i2s1_mst@2cfe4000{
+			compatible = "snps,designware-i2s4x-master";
+			reg = <0x0 0x2cfe4000 0x0 0x4000>;
+			clocks = <&ccu CLK_I2S1_EN>,
+				 <&ccu CLK_I2S1_MCLK>,
+				 <&ccu CLK_I2S1_BCLK>,
+				 <&ccu CLK_I2S1_MCLK_OUT>;
+			clock-names = "i2s_en", "i2s_mclk_div",
+				"i2s_bclk_div", "i2s_mclk_out";
+			resets = <&reset RESET_I2S1>;
+			reset-names = "i2s_rst";
+			dmas = <&dma 22 0>, <&dma 54 0>;
+			dma-names = "tx", "rx";
+			mclk-fs = <256>;
+			fifo-empty-threshold = <2>;
+			#sound-dai-cells = <0>;
+			status = "disabled";
+		};
+		sound0: sound0@1 {
+			compatible = "simple-audio-card";
+			simple-audio-card,name = "I2S-Sound-Card";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "disabled";
+			simple-audio-card,dai-link@0 {
+				reg = <0>;
+				format = "i2s";
+				cpu {
+					sound-dai = <&i2s0_mst>;
+				};
+				codec {
+					sound-dai = <&tlv320aic3101>;
+				};
+			};
 		};
 	};
 
diff --git a/arch/riscv/boot/dts/spacemit/k1-pro_fpga.dts b/arch/riscv/boot/dts/spacemit/k1-pro_fpga.dts
index 41134304ef5a..9ef07fa51d7e 100644
--- a/arch/riscv/boot/dts/spacemit/k1-pro_fpga.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-pro_fpga.dts
@@ -12,7 +12,7 @@ cpus: cpus {
 		#size-cells = <0>;
 		timebase-frequency = <25000000>;
 
-    };
+	};
 
 	memory@0 {
 		device_type = "memory";
@@ -26,7 +26,7 @@ chosen {
 };
 
 &uart0 {
-    clock-frequency = <50000000>;
+	clock-frequency = <50000000>;
 	status = "okay";
 };
 
diff --git a/arch/riscv/boot/dts/spacemit/k1-pro_fpga_1x4.dts b/arch/riscv/boot/dts/spacemit/k1-pro_fpga_1x4.dts
index 74ca770327bc..3f6cceb656b5 100644
--- a/arch/riscv/boot/dts/spacemit/k1-pro_fpga_1x4.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-pro_fpga_1x4.dts
@@ -42,7 +42,7 @@ core3 {
 			};
 		};
 
-    	};
+	};
 
 	memory@0 {
 		device_type = "memory";
diff --git a/arch/riscv/boot/dts/spacemit/k1-pro_fpga_2x2.dts b/arch/riscv/boot/dts/spacemit/k1-pro_fpga_2x2.dts
index c44f9dd52a59..7256e67782f5 100644
--- a/arch/riscv/boot/dts/spacemit/k1-pro_fpga_2x2.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-pro_fpga_2x2.dts
@@ -82,21 +82,21 @@ &usbdrd3 {
 };
 
 &qspi0 {
-       pinctrl-names = "default";
-       pinctrl-0 = <&pinctrl_qspi0>;
-       num-cs = <4>;
-       status = "okay";
-
-       flash@0 {
-               compatible = "jedec,spi-nor";
-               reg = <0>;
-               spi-max-frequency = <6250000>;
-               m25p,fast-read;
-               spi-tx-bus-width = <1>;
-               spi-rx-bus-width = <4>;
-               broken-flash-reset;
-               status = "disabled";
-       };
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi0>;
+	num-cs = <4>;
+	status = "okay";
+
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		reg = <0>;
+		spi-max-frequency = <6250000>;
+		m25p,fast-read;
+		spi-tx-bus-width = <1>;
+		spi-rx-bus-width = <4>;
+		broken-flash-reset;
+		status = "disabled";
+	};
 };
 
 &qspi1 {
@@ -114,23 +114,23 @@ flash@0 {
 };
 
 &eth0 {
-       phy-mode = "rmii";
-       pinctrl-names = "default";
-       pinctrl-0 = <&pinctrl_gmac>;
-       rx-clk-delay = <0x00>; /* for RGMII */
-       tx-clk-delay = <0x00>; /* for RGMII */
-       phy-handle = <&phy_88E1111_0>;
-       status = "okay";
-
-       mdio0 {
-               #address-cells = <1>;
-               #size-cells = <0>;
-               compatible = "snps,dwmac-mdio";
-
-               phy_88E1111_0: ethernet-phy@0 {
-                       reg = <0x7>;
-               };
-       };
+	phy-mode = "rmii";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gmac>;
+	rx-clk-delay = <0x00>; /* for RGMII */
+	tx-clk-delay = <0x00>; /* for RGMII */
+	phy-handle = <&phy_88E1111_0>;
+	status = "okay";
+
+	mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+
+		phy_88E1111_0: ethernet-phy@0 {
+			reg = <0x7>;
+		};
+	};
 };
 
 &pcie5 {
@@ -142,7 +142,7 @@ &esos_rproc {
 };
 
 &vpu {
-        status = "disabled";
+	status = "disabled";
 };
 
 &cpu_0 {
diff --git a/arch/riscv/boot/dts/spacemit/k1-pro_pinctrl.dtsi b/arch/riscv/boot/dts/spacemit/k1-pro_pinctrl.dtsi
index e6fc21906459..8ebd7f82bf89 100644
--- a/arch/riscv/boot/dts/spacemit/k1-pro_pinctrl.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-pro_pinctrl.dtsi
@@ -7,246 +7,246 @@
 /* Format: <pin_id  muxsel  pull_up/pull_down  driving_strength> */
 /* driving_strength  0~0xf     */
 &pinctrl {
-        pinctrl_qspi0: qspi0_grp {
-                spacemit,pins = <
-                        GPIOA1    0x0    PULL_UP    0xf         /* sclk */
-                        GPIOA2    0x0    PULL_UP    0xf         /* csn0 */
-                        GPIOA3    0x0    PULL_UP    0xf         /* csn1 */
-                        GPIOA4    0x0    PULL_UP    0xf         /* d0_mosi */
-                        GPIOA5    0x0    PULL_UP    0xf         /* d1_miso */
-                        GPIOA6    0x0    PULL_UP    0xf         /* d2_wp */
-                        GPIOA7    0x0    PULL_UP    0xf         /* d3_hold */
-                >;
-        };
-
-        pinctrl_pwm0: pwm0_grp {
-                spacemit,pins = <
-                        GPIOA3    0x1    PULL_UP    0xf         /* pwm0 */
-                >;
-        };
-
-        pinctrl_pwm1: pwm1_grp {
-                spacemit,pins = <
-                        GPIOA8    0x1    PULL_UP    0xf         /* pwm1 */
-                >;
-        };
-
-        pinctrl_pwm2: pwm2_grp {
-                spacemit,pins = <
-                        GPIOA9    0x1    PULL_UP    0xf         /* pwm2 */
-                >;
-        };
-
-        pinctrl_uart4_0:uart4_0_grp {
-                spacemit,pins = <
-                        GPIOA10    0x3    PULL_UP    0xf        /* txd */
-                        GPIOA11    0x3    PULL_UP    0xf        /* rxd */
-                        GPIOA12    0x3    PULL_UP    0xf        /* ctsn */
-                        GPIOA13    0x3    PULL_UP    0xf        /* rtsn */
-                >;
-        };
-
-        pinctrl_can: can_grp {
-                spacemit,pins = <
-                        GPIOA12    0x0    PULL_UP    0xf        /* txd */
-                        GPIOA13    0x0    PULL_UP    0xf        /* rxd */
-                >;
-        };
-
-        pinctrl_i2c4: i2c4_grp {
-                spacemit,pins = <
-                        GPIOA12    0x1    PULL_UP    0xf        /* scl */
-                        GPIOA13    0x1    PULL_UP    0xf        /* sda */
-                >;
-        };
-
-        pinctrl_sdio: sdio_grp {
-                spacemit,pins = <
-                        GPIOA14    0x0    PULL_UP    0xf        /* wprtn */
-                        GPIOA15    0x0    PULL_UP    0xf        /* detn */
-                >;
-        };
-
-        pinctrl_gmac: gmac_grp {
-                spacemit,pins = <
-                        GPIOA16    0x0    PULL_UP    0xf        /* tx clk */
-                        GPIOA17    0x0    PULL_UP    0xf        /* rx clk */
-                        GPIOA18    0x0    PULL_UP    0xf        /* tx en */
-                        GPIOA19    0x0    PULL_UP    0xf        /* txd[0] */
-                        GPIOA20    0x0    PULL_UP    0xf        /* txd[1] */
-                        GPIOA21    0x0    PULL_UP    0xf        /* txd[2] */
-                        GPIOA22    0x0    PULL_UP    0xf        /* txd[3] */
-                        GPIOA23    0x0    PULL_UP    0xf        /* rxdv */
-                        GPIOA24    0x0    PULL_UP    0xf        /* rxd[0] */
-                        GPIOA25    0x0    PULL_UP    0xf        /* rxd[1] */
-                        GPIOA26    0x0    PULL_UP    0xf        /* rxd[2] */
-                        GPIOA27    0x0    PULL_UP    0xf        /* rxd[3] */
-                        GPIOA28    0x0    PULL_UP    0xf        /* mdc */
-                        GPIOA29    0x0    PULL_UP    0xf        /* mdio */
-                >;
-        };
-
-        pinctrl_uart0: uart0_grp {
-                spacemit,pins = <
-                        GPIOB5    0x0    PULL_UP    0xf         /* txd */
-                        GPIOB6    0x0    PULL_UP    0xf         /* rxd */
-                >;
-        };
-
-        pinctrl_i2c0: i2c0_grp {
-                spacemit,pins = <
-                        GPIOB7    0x0    PULL_UP    0xf         /* scl */
-                        GPIOB8    0x0    PULL_UP    0xf         /* sda */
-                >;
-        };
-
-        pinctrl_i2c1: i2c1_grp {
-                spacemit,pins = <
-                        GPIOB9     0x0    PULL_UP    0xf        /* scl */
-                        GPIOB10    0x0    PULL_UP    0xf        /* sda */
-                >;
-        };
-
-        pinctrl_i2c2: i2c2_grp {
-                spacemit,pins = <
-                        GPIOB11    0x0    PULL_UP    0xf        /* scl */
-                        GPIOB12    0x0    PULL_UP    0xf        /* sda */
-                >;
-        };
-
-        pinctrl_uart1:uart1_grp {
-                spacemit,pins = <
-                        GPIOB13    0x0    PULL_UP    0xf        /* txd */
-                        GPIOA14    0x0    PULL_UP    0xf        /* rxd */
-                        GPIOA15    0x0    PULL_UP    0xf        /* ctsn */
-                        GPIOA16    0x0    PULL_UP    0xf        /* rtsn */
-                >;
-        };
-
-        pinctrl_i2c3: i2c3_grp {
-                spacemit,pins = <
-                        GPIOB15    0x1    PULL_UP    0xf        /* scl */
-                        GPIOB16    0x1    PULL_UP    0xf        /* sda */
-                >;
-        };
-
-        pinctrl_uart2:uart2_grp {
-                spacemit,pins = <
-                        GPIOB17    0x0    PULL_UP    0xf        /* txd */
-                        GPIOA18    0x0    PULL_UP    0xf        /* rxd */
-                        GPIOA19    0x0    PULL_UP    0xf        /* ctsn */
-                        GPIOA20    0x0    PULL_UP    0xf        /* rtsn */
-                >;
-        };
-
-        pinctrl_i2s1: i2s1_grp {
-                spacemit,pins = <
-                        GPIOB17    0x2    PULL_UP    0xf        /* mclk */
-                        GPIOB18    0x2    PULL_UP    0xf        /* bclk */
-                        GPIOB19    0x2    PULL_UP    0xf        /* lrclk */
-                        GPIOB20    0x2    PULL_UP    0xf        /* sdata_io0 */
-                        GPIOB21    0x2    PULL_UP    0xf        /* sdata_io1 */
-                        GPIOB22    0x2    PULL_UP    0xf        /* sdata_io2 */
-                        GPIOB23    0x2    PULL_UP    0xf        /* sdata_io3 */
-                >;
-        };
-
-        pinctrl_uart3_0:uart3_0_grp {
-                spacemit,pins = <
-                        GPIOB21    0x0    PULL_UP    0xf        /* txd */
-                        GPIOB22    0x0    PULL_UP    0xf        /* rxd */
-                        GPIOB23    0x0    PULL_UP    0xf        /* ctsn */
-                        GPIOB24    0x0    PULL_UP    0xf        /* rtsn */
-                >;
-        };
-
-        pinctrl_pwm3: pwm3_grp {
-                spacemit,pins = <
-                        GPIOB24    0x1    PULL_UP    0xf        /* pwm3 */
-                >;
-        };
-
-        pinctrl_qspi2: qspi2_grp {
-                spacemit,pins = <
-                        GPIOC0    0x1    PULL_UP    0xf         /* sclk */
-                        GPIOC1    0x1    PULL_UP    0xf         /* csn */
-                        GPIOC2    0x1    PULL_UP    0xf         /* d1_mosi */
-                        GPIOC3    0x1    PULL_UP    0xf         /* d2_miso */
-                        GPIOC4    0x1    PULL_UP    0xf         /* d3_wp */
-                        GPIOC5    0x1    PULL_UP    0xf         /* d4_hold */
-                >;
-        };
-
-        pinctrl_uart4_1:uart4_1_grp {
-                spacemit,pins = <
-                        GPIOC2     0x0    PULL_UP    0xf        /* txd */
-                        GPIOC3     0x0    PULL_UP    0xf        /* rxd */
-                        GPIOC4     0x0    PULL_UP    0xf        /* ctsn */
-                        GPIOC5     0x0    PULL_UP    0xf        /* rtsn */
-                >;
-        };
-
-        pinctrl_qspi1: qspi1_grp {
-                spacemit,pins = <
-                        GPIOC6     0x0    PULL_UP    0xf        /* sclk */
-                        GPIOC7     0x0    PULL_UP    0xf        /* csn */
-                        GPIOC8     0x0    PULL_UP    0xf        /* d1_mosi */
-                        GPIOC9     0x0    PULL_UP    0xf        /* d2_miso */
-                        GPIOC10    0x0    PULL_UP    0xf        /* d3_wp */
-                        GPIOC11    0x0    PULL_UP    0xf        /* d4_hold */
-                >;
-        };
-
-        pinctrl_pwm4: pwm4_grp {
-                spacemit,pins = <
-                        GPIOC10    0x1    PULL_UP    0xf        /* pwm4 */
-                >;
-        };
-
-        pinctrl_pwm5: pwm5_grp {
-                spacemit,pins = <
-                        GPIOC11    0x1    PULL_UP    0xf        /* pwm5 */
-                >;
-        };
-
-        pinctrl_i2s0_0: i2s0_0_grp {
-                spacemit,pins = <
-                        GPIOC16    0x0    PULL_UP    0xf        /* mclk */
-                        GPIOC17    0x0    PULL_UP    0xf        /* bclk_m */
-                        GPIOC18    0x0    PULL_UP    0xf        /* lrclk_m */
-                        GPIOC19    0x0    PULL_UP    0xf        /* sdata_m_in0 */
-                        GPIOC20    0x0    PULL_UP    0xf        /* sdata_m_out0 */
-                >;
-        };
-
-        pinctrl_i2s0_1: i2s0_1_grp {
-                spacemit,pins = <
-                        GPIOC16    0x1    PULL_UP    0xf        /* mclk */
-                        GPIOC17    0x1    PULL_UP    0xf        /* bclk_s */
-                        GPIOC18    0x1    PULL_UP    0xf        /* lrclk_s */
-                        GPIOC19    0x1    PULL_UP    0xf        /* sdata_s_in0 */
-                        GPIOC20    0x1    PULL_UP    0xf        /* sdata_s_out0 */
-                >;
-        };
-
-        pinctrl_pwm6: pwm6_grp {
-                spacemit,pins = <
-                        GPIOC21    0x1    PULL_UP    0xf        /* pwm6 */
-                >;
-        };
-
-        pinctrl_pwm7: pwm7_grp {
-                spacemit,pins = <
-                        GPIOC22    0x1    PULL_UP    0xf        /* pwm7 */
-                >;
-        };
-
-        pinctrl_uart3_1:uart3_1_grp {
-                spacemit,pins = <
-                        GPIOC21     0x2    PULL_UP    0xf       /* txd */
-                        GPIOC22     0x2    PULL_UP    0xf       /* rxd */
-                        GPIOC23     0x2    PULL_UP    0xf       /* ctsn */
-                        GPIOC24     0x2    PULL_UP    0xf       /* rtsn */
-                >;
-        };
+	pinctrl_qspi0: qspi0_grp {
+		spacemit,pins = <
+			GPIOA1    0x0    PULL_UP    0xf	 /* sclk */
+			GPIOA2    0x0    PULL_UP    0xf	 /* csn0 */
+			GPIOA3    0x0    PULL_UP    0xf	 /* csn1 */
+			GPIOA4    0x0    PULL_UP    0xf	 /* d0_mosi */
+			GPIOA5    0x0    PULL_UP    0xf	 /* d1_miso */
+			GPIOA6    0x0    PULL_UP    0xf	 /* d2_wp */
+			GPIOA7    0x0    PULL_UP    0xf	 /* d3_hold */
+		>;
+	};
+
+	pinctrl_pwm0: pwm0_grp {
+		spacemit,pins = <
+			GPIOA3    0x1    PULL_UP    0xf	 /* pwm0 */
+		>;
+	};
+
+	pinctrl_pwm1: pwm1_grp {
+		spacemit,pins = <
+			GPIOA8    0x1    PULL_UP    0xf	 /* pwm1 */
+		>;
+	};
+
+	pinctrl_pwm2: pwm2_grp {
+		spacemit,pins = <
+			GPIOA9    0x1    PULL_UP    0xf	 /* pwm2 */
+		>;
+	};
+
+	pinctrl_uart4_0:uart4_0_grp {
+		spacemit,pins = <
+			GPIOA10    0x3    PULL_UP    0xf	/* txd */
+			GPIOA11    0x3    PULL_UP    0xf	/* rxd */
+			GPIOA12    0x3    PULL_UP    0xf	/* ctsn */
+			GPIOA13    0x3    PULL_UP    0xf	/* rtsn */
+		>;
+	};
+
+	pinctrl_can: can_grp {
+		spacemit,pins = <
+			GPIOA12    0x0    PULL_UP    0xf	/* txd */
+			GPIOA13    0x0    PULL_UP    0xf	/* rxd */
+		>;
+	};
+
+	pinctrl_i2c4: i2c4_grp {
+		spacemit,pins = <
+			GPIOA12    0x1    PULL_UP    0xf	/* scl */
+			GPIOA13    0x1    PULL_UP    0xf	/* sda */
+		>;
+	};
+
+	pinctrl_sdio: sdio_grp {
+		spacemit,pins = <
+			GPIOA14    0x0    PULL_UP    0xf	/* wprtn */
+			GPIOA15    0x0    PULL_UP    0xf	/* detn */
+		>;
+	};
+
+	pinctrl_gmac: gmac_grp {
+		spacemit,pins = <
+			GPIOA16    0x0    PULL_UP    0xf	/* tx clk */
+			GPIOA17    0x0    PULL_UP    0xf	/* rx clk */
+			GPIOA18    0x0    PULL_UP    0xf	/* tx en */
+			GPIOA19    0x0    PULL_UP    0xf	/* txd[0] */
+			GPIOA20    0x0    PULL_UP    0xf	/* txd[1] */
+			GPIOA21    0x0    PULL_UP    0xf	/* txd[2] */
+			GPIOA22    0x0    PULL_UP    0xf	/* txd[3] */
+			GPIOA23    0x0    PULL_UP    0xf	/* rxdv */
+			GPIOA24    0x0    PULL_UP    0xf	/* rxd[0] */
+			GPIOA25    0x0    PULL_UP    0xf	/* rxd[1] */
+			GPIOA26    0x0    PULL_UP    0xf	/* rxd[2] */
+			GPIOA27    0x0    PULL_UP    0xf	/* rxd[3] */
+			GPIOA28    0x0    PULL_UP    0xf	/* mdc */
+			GPIOA29    0x0    PULL_UP    0xf	/* mdio */
+		>;
+	};
+
+	pinctrl_uart0: uart0_grp {
+		spacemit,pins = <
+			GPIOB5    0x0    PULL_UP    0xf	 /* txd */
+			GPIOB6    0x0    PULL_UP    0xf	 /* rxd */
+		>;
+	};
+
+	pinctrl_i2c0: i2c0_grp {
+		spacemit,pins = <
+			GPIOB7    0x0    PULL_UP    0xf	 /* scl */
+			GPIOB8    0x0    PULL_UP    0xf	 /* sda */
+		>;
+	};
+
+	pinctrl_i2c1: i2c1_grp {
+		spacemit,pins = <
+			GPIOB9     0x0    PULL_UP    0xf	/* scl */
+			GPIOB10    0x0    PULL_UP    0xf	/* sda */
+		>;
+	};
+
+	pinctrl_i2c2: i2c2_grp {
+		spacemit,pins = <
+			GPIOB11    0x0    PULL_UP    0xf	/* scl */
+			GPIOB12    0x0    PULL_UP    0xf	/* sda */
+		>;
+	};
+
+	pinctrl_uart1:uart1_grp {
+		spacemit,pins = <
+			GPIOB13    0x0    PULL_UP    0xf	/* txd */
+			GPIOA14    0x0    PULL_UP    0xf	/* rxd */
+			GPIOA15    0x0    PULL_UP    0xf	/* ctsn */
+			GPIOA16    0x0    PULL_UP    0xf	/* rtsn */
+		>;
+	};
+
+	pinctrl_i2c3: i2c3_grp {
+		spacemit,pins = <
+			GPIOB15    0x1    PULL_UP    0xf	/* scl */
+			GPIOB16    0x1    PULL_UP    0xf	/* sda */
+		>;
+	};
+
+	pinctrl_uart2:uart2_grp {
+		spacemit,pins = <
+			GPIOB17    0x0    PULL_UP    0xf	/* txd */
+			GPIOA18    0x0    PULL_UP    0xf	/* rxd */
+			GPIOA19    0x0    PULL_UP    0xf	/* ctsn */
+			GPIOA20    0x0    PULL_UP    0xf	/* rtsn */
+		>;
+	};
+
+	pinctrl_i2s1: i2s1_grp {
+		spacemit,pins = <
+			GPIOB17    0x2    PULL_UP    0xf	/* mclk */
+			GPIOB18    0x2    PULL_UP    0xf	/* bclk */
+			GPIOB19    0x2    PULL_UP    0xf	/* lrclk */
+			GPIOB20    0x2    PULL_UP    0xf	/* sdata_io0 */
+			GPIOB21    0x2    PULL_UP    0xf	/* sdata_io1 */
+			GPIOB22    0x2    PULL_UP    0xf	/* sdata_io2 */
+			GPIOB23    0x2    PULL_UP    0xf	/* sdata_io3 */
+		>;
+	};
+
+	pinctrl_uart3_0:uart3_0_grp {
+		spacemit,pins = <
+			GPIOB21    0x0    PULL_UP    0xf	/* txd */
+			GPIOB22    0x0    PULL_UP    0xf	/* rxd */
+			GPIOB23    0x0    PULL_UP    0xf	/* ctsn */
+			GPIOB24    0x0    PULL_UP    0xf	/* rtsn */
+		>;
+	};
+
+	pinctrl_pwm3: pwm3_grp {
+		spacemit,pins = <
+			GPIOB24    0x1    PULL_UP    0xf	/* pwm3 */
+		>;
+	};
+
+	pinctrl_qspi2: qspi2_grp {
+		spacemit,pins = <
+			GPIOC0    0x1    PULL_UP    0xf	 /* sclk */
+			GPIOC1    0x1    PULL_UP    0xf	 /* csn */
+			GPIOC2    0x1    PULL_UP    0xf	 /* d1_mosi */
+			GPIOC3    0x1    PULL_UP    0xf	 /* d2_miso */
+			GPIOC4    0x1    PULL_UP    0xf	 /* d3_wp */
+			GPIOC5    0x1    PULL_UP    0xf	 /* d4_hold */
+		>;
+	};
+
+	pinctrl_uart4_1:uart4_1_grp {
+		spacemit,pins = <
+			GPIOC2     0x0    PULL_UP    0xf	/* txd */
+			GPIOC3     0x0    PULL_UP    0xf	/* rxd */
+			GPIOC4     0x0    PULL_UP    0xf	/* ctsn */
+			GPIOC5     0x0    PULL_UP    0xf	/* rtsn */
+		>;
+	};
+
+	pinctrl_qspi1: qspi1_grp {
+		spacemit,pins = <
+			GPIOC6     0x0    PULL_UP    0xf	/* sclk */
+			GPIOC7     0x0    PULL_UP    0xf	/* csn */
+			GPIOC8     0x0    PULL_UP    0xf	/* d1_mosi */
+			GPIOC9     0x0    PULL_UP    0xf	/* d2_miso */
+			GPIOC10    0x0    PULL_UP    0xf	/* d3_wp */
+			GPIOC11    0x0    PULL_UP    0xf	/* d4_hold */
+		>;
+	};
+
+	pinctrl_pwm4: pwm4_grp {
+		spacemit,pins = <
+			GPIOC10    0x1    PULL_UP    0xf	/* pwm4 */
+		>;
+	};
+
+	pinctrl_pwm5: pwm5_grp {
+		spacemit,pins = <
+			GPIOC11    0x1    PULL_UP    0xf	/* pwm5 */
+		>;
+	};
+
+	pinctrl_i2s0_0: i2s0_0_grp {
+		spacemit,pins = <
+			GPIOC16    0x0    PULL_UP    0xf	/* mclk */
+			GPIOC17    0x0    PULL_UP    0xf	/* bclk_m */
+			GPIOC18    0x0    PULL_UP    0xf	/* lrclk_m */
+			GPIOC19    0x0    PULL_UP    0xf	/* sdata_m_in0 */
+			GPIOC20    0x0    PULL_UP    0xf	/* sdata_m_out0 */
+		>;
+	};
+
+	pinctrl_i2s0_1: i2s0_1_grp {
+		spacemit,pins = <
+			GPIOC16    0x1    PULL_UP    0xf	/* mclk */
+			GPIOC17    0x1    PULL_UP    0xf	/* bclk_s */
+			GPIOC18    0x1    PULL_UP    0xf	/* lrclk_s */
+			GPIOC19    0x1    PULL_UP    0xf	/* sdata_s_in0 */
+			GPIOC20    0x1    PULL_UP    0xf	/* sdata_s_out0 */
+		>;
+	};
+
+	pinctrl_pwm6: pwm6_grp {
+		spacemit,pins = <
+			GPIOC21    0x1    PULL_UP    0xf	/* pwm6 */
+		>;
+	};
+
+	pinctrl_pwm7: pwm7_grp {
+		spacemit,pins = <
+			GPIOC22    0x1    PULL_UP    0xf	/* pwm7 */
+		>;
+	};
+
+	pinctrl_uart3_1:uart3_1_grp {
+		spacemit,pins = <
+			GPIOC21     0x2    PULL_UP    0xf       /* txd */
+			GPIOC22     0x2    PULL_UP    0xf       /* rxd */
+			GPIOC23     0x2    PULL_UP    0xf       /* ctsn */
+			GPIOC24     0x2    PULL_UP    0xf       /* rtsn */
+		>;
+	};
 };
diff --git a/arch/riscv/boot/dts/spacemit/k1-pro_verify.dts b/arch/riscv/boot/dts/spacemit/k1-pro_verify.dts
index e530f7410a71..4cef8850f751 100644
--- a/arch/riscv/boot/dts/spacemit/k1-pro_verify.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-pro_verify.dts
@@ -14,7 +14,7 @@ cpus: cpus {
 		#size-cells = <0>;
 		timebase-frequency = <50000000>;
 
-    };
+	};
 
 	memory@0 {
 		device_type = "memory";
@@ -35,7 +35,7 @@ esos_dram: riscv_memreserve {
 };
 
 &uart0 {
-    clock-frequency = <50000000>;
+	clock-frequency = <50000000>;
 	status = "okay";
 };
 
@@ -53,21 +53,21 @@ &usbdrd3 {
 };
 
 &qspi0 {
-       pinctrl-names = "default";
-       pinctrl-0 = <&pinctrl_qspi0>;
-       num-cs = <4>;
-       status = "okay";
-
-       flash@0 {
-               compatible = "jedec,spi-nor";
-               reg = <0>;
-               spi-max-frequency = <6250000>;
-               m25p,fast-read;
-               spi-tx-bus-width = <1>;
-               spi-rx-bus-width = <4>;
-               broken-flash-reset;
-               status = "disabled";
-       };
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi0>;
+	num-cs = <4>;
+	status = "okay";
+
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		reg = <0>;
+		spi-max-frequency = <6250000>;
+		m25p,fast-read;
+		spi-tx-bus-width = <1>;
+		spi-rx-bus-width = <4>;
+		broken-flash-reset;
+		status = "disabled";
+	};
 };
 
 &qspi1 {
@@ -85,27 +85,27 @@ flash@0 {
 };
 
 &eth0 {
-       phy-mode = "rmii";
-       pinctrl-names = "default";
-       pinctrl-0 = <&pinctrl_gmac>;
-       rx-clk-delay = <0x00>; /* for RGMII */
-       tx-clk-delay = <0x00>; /* for RGMII */
-       phy-handle = <&phy_88E1111_0>;
-       status = "okay";
-
-       mdio0 {
-               #address-cells = <1>;
-               #size-cells = <0>;
-               compatible = "snps,dwmac-mdio";
-
-               phy_88E1111_0: ethernet-phy@0 {
-                       reg = <0x7>;
-               };
-       };
+	phy-mode = "rmii";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gmac>;
+	rx-clk-delay = <0x00>; /* for RGMII */
+	tx-clk-delay = <0x00>; /* for RGMII */
+	phy-handle = <&phy_88E1111_0>;
+	status = "okay";
+
+	mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+
+		phy_88E1111_0: ethernet-phy@0 {
+			reg = <0x7>;
+		};
+	};
 };
 
 &pcie5 {
-      status = "disabled";
+	status = "disabled";
 };
 
 &esos_rproc {
@@ -113,7 +113,7 @@ &esos_rproc {
 };
 
 &vpu {
-        status = "disabled";
+	status = "disabled";
 };
 
 &cpu_0 {
diff --git a/arch/riscv/boot/dts/spacemit/k1-x-lcd.dtsi b/arch/riscv/boot/dts/spacemit/k1-x-lcd.dtsi
index a4000423fd35..be11e4bbec49 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x-lcd.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-x-lcd.dtsi
@@ -14,15 +14,15 @@ dpu_online2_dsi: port@c0340000 {
 		interrupts = <90>, <89>;
 		interrupt-names = "ONLINE_IRQ", "OFFLINE_IRQ";
 		clocks = <&ccu CLK_DPU_PXCLK>,
-			<&ccu CLK_DPU_MCLK>,
-			<&ccu CLK_DPU_HCLK>,
-			<&ccu CLK_DPU_ESC>,
-			<&ccu CLK_DPU_BIT>;
+			 <&ccu CLK_DPU_MCLK>,
+			 <&ccu CLK_DPU_HCLK>,
+			 <&ccu CLK_DPU_ESC>,
+			 <&ccu CLK_DPU_BIT>;
 		clock-names = "pxclk", "mclk", "hclk", "escclk", "bitclk";
 		resets = <&reset RESET_MIPI>,
-			<&reset RESET_LCD_MCLK>,
-			<&reset RESET_LCD>,
-			<&reset RESET_DSI_ESC>;
+			 <&reset RESET_LCD_MCLK>,
+			 <&reset RESET_LCD>,
+			 <&reset RESET_DSI_ESC>;
 		reset-names= "dsi_reset", "mclk_reset", "lcd_reset","esc_reset";
 		power-domains = <&power K1X_PMU_LCD_PWR_DOMAIN>;
 		pipeline-id = <ONLINE2>;
diff --git a/arch/riscv/boot/dts/spacemit/k1-x.dtsi b/arch/riscv/boot/dts/spacemit/k1-x.dtsi
index 9dabfea04ccf..0b5fd6a476c0 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-x.dtsi
@@ -445,13 +445,6 @@ clk_32k: clock-clk32k {
 			clock-output-names = "clk_32k";
 		};
 
-		pll_clk_timer: clock-pll_clk_timer {
-			#clock-cells = <0>;
-			compatible = "fixed-clock";
-			clock-frequency = <52000000>;
-			clock-output-names = "pll_clk_timer";
-		};
-
 		pll_clk_cluster0: clock-pll_clk_cluster0 {
 			#clock-cells = <0>;
 			compatible = "fixed-clock";
@@ -464,7 +457,7 @@ pll_clk_cluster1: clock-pll_clk_cluster1 {
 			compatible = "fixed-clock";
 			clock-frequency = <10000000>;
 			clock-output-names = "pll_clk_cluster1";
-		};		
+		};
 	};
 
 	reserved-memory {
@@ -532,6 +525,7 @@ soc: soc {
 		compatible = "simple-bus";
 		#address-cells = <2>;
 		#size-cells = <2>;
+		dma-noncoherent;
 		ranges;
 
 		/* dram mapping for dma/usb/sdh/audio/crypto for ex. */
@@ -1097,8 +1091,8 @@ i2c0: i2c@d4010800 {
 			clocks = <&ccu CLK_TWSI0>;
 			resets = <&reset RESET_TWSI0>;
 			/*
-			dmas = <&pdma0 AP2_I2C0_RX 1
-				&pdma0 AP2_I2C0_TX 1>;
+			dmas = <&pdma0 DMA_I2C0_RX 1
+				&pdma0 DMA_I2C0_TX 1>;
 			dma-names = "rx", "tx";
 			*/
 			spacemit,dma-disable;
@@ -1129,8 +1123,8 @@ i2c1: i2c@d4011000 {
                         clocks = <&ccu CLK_TWSI1>;
                         resets = <&reset RESET_TWSI1>;
                         /*
-                        dmas = <&pdma0 AP2_I2C1_RX 1
-                                &pdma0 AP2_I2C1_TX 1>;
+			dmas = <&pdma0 DMA_I2C1_RX 1
+				&pdma0 DMA_I2C1_TX 1>;
                         dma-names = "rx", "tx";
                         */
                         spacemit,dma-disable;
@@ -1161,8 +1155,8 @@ i2c2: i2c@d4012000 {
                         clocks = <&ccu CLK_TWSI2>;
                         resets = <&reset RESET_TWSI2>;
                         /*
-                        dmas = <&pdma0 AP2_I2C2_RX 1
-                                &pdma0 AP2_I2C2_TX 1>;
+			dmas = <&pdma0 DMA_I2C2_RX 1
+				&pdma0 DMA_I2C2_TX 1>;
                         dma-names = "rx", "tx";
                         */
                         spacemit,dma-disable;
@@ -1190,13 +1184,8 @@ i2c3: i2c@f0614000 {
                         #size-cells = <0>;
                         interrupt-parent = <&intc>;
                         interrupts = <39>;
-                        /*
-                        dmas = <&pdma0 AP2_I2C3_RX 1
-                                &pdma0 AP2_I2C3_TX 1>;
-                        dma-names = "rx", "tx";
-                        */
                         spacemit,dma-disable;
-                        spacemit,i2c-fast-mode;
+			/* spacemit,i2c-fast-mode; */
                         /* spacemit,i2c-high-mode; */
                         spacemit,i2c-master-code = /bits/ 8 <0x0e>;
                         spacemit,i2c-clk-rate = <32000000>;
@@ -1223,8 +1212,8 @@ i2c4: i2c@d4012800 {
 			clocks = <&ccu CLK_TWSI4>;
                         resets = <&reset RESET_TWSI4>;
 			/*
-			dmas = <&pdma0 AP2_I2C4_RX 1
-				&pdma0 AP2_I2C4_TX 1>;
+			dmas = <&pdma0 DMA_I2C4_RX 1
+				&pdma0 DMA_I2C4_TX 1>;
 			dma-names = "rx", "tx";
 			*/
 			spacemit,dma-disable;
@@ -1255,8 +1244,8 @@ i2c5: i2c@d4013800 {
                         clocks = <&ccu CLK_TWSI5>;
                         resets = <&reset RESET_TWSI5>;
                         /*
-                        dmas = <&pdma0 AP2_I2C5_RX 1
-                                &pdma0 AP2_I2C5_TX 1>;
+			dmas = <&pdma0 DMA_I2C5_RX 1
+				&pdma0 DMA_I2C5_TX 1>;
                         dma-names = "rx", "tx";
                         */
                         spacemit,dma-disable;
@@ -1287,8 +1276,8 @@ i2c6: i2c@d4018800 {
 			clocks = <&ccu CLK_TWSI6>;
                         resets = <&reset RESET_TWSI6>;
 			/*
-			dmas = <&pdma0 AP_I2C6_RX 1
-				&pdma0 AP_I2C6_TX 1>;
+			dmas = <&pdma0 DMA_I2C6_RX 1
+				&pdma0 DMA_I2C6_TX 1>;
 			dma-names = "rx", "tx";
 			*/
 			spacemit,dma-disable;
@@ -1300,8 +1289,8 @@ i2c6: i2c@d4018800 {
 			spacemit,i2c-wcr = <0x142a>;
 			/* apb clock: 26MHz or 52MHz */
 			spacemit,apb_clock = <52000000>;
-                        power-domains = <&power K1X_PMU_BUS_PWR_DOMAIN>;
-                        cpuidle,pm-runtime,sleep;
+			power-domains = <&power K1X_PMU_BUS_PWR_DOMAIN>;
+			cpuidle,pm-runtime,sleep;
 			interconnects = <&dram_range0>;
 			interconnect-names = "dma-mem";
 			status = "disabled";
@@ -1319,8 +1308,8 @@ i2c7: i2c@d401d000 {
 			clocks = <&ccu CLK_TWSI7>;
                         resets = <&reset RESET_TWSI7>;
 			/*
-			dmas = <&pdma0 AP_I2C7_RX 1
-				&pdma0 AP_I2C7_TX 1>;
+			dmas = <&pdma0 DMA_I2C7_RX 1
+				&pdma0 DMA_I2C7_TX 1>;
 			dma-names = "rx", "tx";
 			*/
 			spacemit,dma-disable;
@@ -1351,8 +1340,8 @@ i2c8: i2c@d401d800 {
                         clocks = <&ccu CLK_TWSI8>;
                         resets = <&reset RESET_TWSI8>;
                         /*
-                        dmas = <&pdma0 AP_I2C8_RX 1
-                                &pdma0 AP_I2C8_TX 1>;
+			dmas = <&pdma0 DMA_I2C8_RX 1
+				&pdma0 DMA_I2C8_TX 1>;
                         dma-names = "rx", "tx";
                         */
                         spacemit,dma-disable;
@@ -1602,6 +1591,84 @@ counter0 {
 			};
 		};
 
+		timer1: timer@d4016000 {
+			compatible = "spacemit,soc-timer";
+			reg = <0x0 0xd4016000 0x0 0xc8>;
+			spacemit,timer-id = <1>;
+			spacemit,timer-fastclk-frequency = <12800000>;
+			spacemit,timer-apb-frequency = <52000000>;
+			spacemit,timer-frequency = <12800000>;
+			clocks = <&ccu CLK_TIMERS2>;
+			resets = <&reset RESET_TIMERS2>;
+			status = "disabled";
+
+			counter0 {
+				compatible = "spacemit,timer-match";
+				interrupts = <26>;
+				interrupt-parent = <&intc>;
+				spacemit,timer-counter-id = <0>;
+				status = "disabled";
+			};
+		};
+
+		watchdog: watchdog@d4080000 {
+			compatible = "spacemit,soc-wdt";
+			clocks = <&ccu CLK_WDT>;
+			resets = <&reset RESET_WDT>;
+			reg = <0x0 0xd4080000 0x0 0xff>,
+				<0x0 0xd4050000 0x0 0x1024>;
+			interrupts = <35>;
+			interrupt-parent = <&intc>;
+			spa,wdt-disabled;
+			status = "ok";
+		};
+
+		reboot: handler@d4282f90 {
+			compatible = "spacemit,k1x-reboot";
+			reg = <0x0 0xd4282f90 0x0 0x4>;
+			status = "ok";
+		};
+
+		rtc: rtc@d4010000 {
+			compatible = "mrvl,mmp-rtc";
+			reg = <0x0 0xd4010000 0x0 0x100>;
+			interrupt-parent = <&intc>;
+			interrupts = <21>, <22>;
+			interrupt-names = "rtc 1Hz", "rtc alarm";
+			clocks = <&ccu CLK_RTC>;
+			resets = <&reset RESET_RTC>;
+			status = "disabled";
+		};
+
+		flexcan0: fdcan@d4028000 {
+			compatible = "spacemit,k1x-flexcan";
+			reg = <0x0 0xd4028000 0x0 0x4000>;
+			interrupts = <16>;
+			interrupt-parent = <&intc>;
+			clocks = <&ccu CLK_CAN0>,<&ccu CLK_CAN0_BUS>;
+			clock-names = "per","ipg";
+			resets = <&reset RESET_CAN0>;
+			fsl,clk-source = <0>;
+			interconnects = <&dram_range0>;
+			interconnect-names = "dma-mem";
+			status = "disabled";
+		};
+
+		flexcan1: fdcan@c0870000 {
+			compatible = "spacemit,k1x-flexcan";
+			reg = <0x0 0xc0870000 0x0 0x4000>;
+			interrupt-parent = <&intc>;
+			clock-frequency = <20000000>;
+			fsl,clk-source = <0>;
+			clocks = <&ccu CLK_RCPU_CAN>,<&ccu CLK_RCPU_CAN_BUS>;
+			clock-names = "per","ipg";
+			resets = <&reset RESET_RCPU_CAN>;
+			interconnects = <&dram_range0>;
+			interconnect-names = "dma-mem";
+			rcpu-can;
+			status = "disabled";
+		};
+
 		gpio: gpio@d4019000 {
 			compatible = "spacemit,k1x-gpio";
 			reg = <0x0 0xd4019000 0x0 0x800>;
@@ -2009,7 +2076,7 @@ pcie2_rc: pcie@ca800000 {
 			#address-cells = <3>;
 			#size-cells = <2>;
 			ranges = <0x01000000 0x0 0xa0002000 0 0xa0002000 0x0 0x100000>,
-				<0x02000000 0x0 0xa0102000 0 0xa0102000 0x0 0x10000000>;
+				 <0x02000000 0x0 0xa0102000 0 0xa0102000 0x0 0x10000000>;
 			interconnects = <&dram_range2>;
 			interconnect-names = "dma-mem";
 
@@ -2043,10 +2110,10 @@ qspi: spi@d420c000 {
 			k1x,qspi-sfb1ad = <0x100000>;
 			k1x,qspi-sfb2ad = <0x100000>;
 			clocks = <&ccu CLK_QSPI>,
-				<&ccu CLK_QSPI_BUS>;
+				 <&ccu CLK_QSPI_BUS>;
 			clock-names = "qspi_clk", "qspi_bus_clk";
 			resets = <&reset RESET_QSPI>,
-				<&reset RESET_QSPI_BUS>;
+				 <&reset RESET_QSPI_BUS>;
 			reset-names = "qspi_reset", "qspi_bus_reset";
 			k1x,qspi-pmuap-reg = <0xd4282860>;
 			k1x,qspi-mpmu-acgr-reg = <0xd4051024>;
@@ -2065,25 +2132,25 @@ qspi: spi@d420c000 {
 			status = "disabled";
 		};
 
-                thermal: thermal@d4018000 {
-                        compatible = "spacemit,k1x-tsensor";
-                        reg = <0x0 0xd4018000 0x0 0x100>;
-                        interrupt-parent = <&intc>;
-                        interrupts = <61>;
-                        clocks = <&ccu CLK_TSEN>;
-                        clock-names = "thermal_core";
-                        resets = <&reset RESET_TSEN>;
-                        reset-names = "tsen_reset";
+		thermal: thermal@d4018000 {
+			compatible = "spacemit,k1x-tsensor";
+			reg = <0x0 0xd4018000 0x0 0x100>;
+			interrupt-parent = <&intc>;
+			interrupts = <61>;
+			clocks = <&ccu CLK_TSEN>;
+			clock-names = "thermal_core";
+			resets = <&reset RESET_TSEN>;
+			reset-names = "tsen_reset";
 			/* bjt-tsensor map:
-			 * bjt0: local,         bjt1: top,
-			 * bjt2: gpu,           bjt3: cluster0,
+			 * bjt0: local,		bjt1: top,
+			 * bjt2: gpu,		bjt3: cluster0,
 			 * bjt4: cluster1,
 			 */
 			sensor_range = <0x3 0x4>;
 			/* emergent_reboot_threshold = <110>; */
-                        #thermal-sensor-cells = <1>;
-                        status = "okay";
-                };
+			#thermal-sensor-cells = <1>;
+			status = "okay";
+		};
 
 		thermal-zones {
 			cluster0_thermal {
@@ -2114,9 +2181,6 @@ cls0_trip2: cls0-trip-point2 {
 				cooling-maps {
 					map0 {
 						trip = <&cls0_trip0>;
-/*
-						cooling-device = <&{/cpus/cpu@3/thermal-hotplug} 0 1>;
-*/
 						cooling-device = <&cpu_0 1 2>,
 								 <&cpu_1 1 2>,
 								 <&cpu_2 1 2>,
@@ -2125,9 +2189,6 @@ map0 {
 
 					map1 {
 						trip = <&cls0_trip1>;
-/*
-						cooling-device = <&{/cpus/cpu@3/thermal-hotplug} 0 1>;
-*/
 						cooling-device = <&cpu_0 3 3>,
 								 <&cpu_1 3 3>,
 								 <&cpu_2 3 3>,
@@ -2164,9 +2225,6 @@ cls1_trip2: cls1-trip-point2 {
 				cooling-maps {
 					map0 {
 						trip = <&cls1_trip0>;
-/*
-						cooling-device = <&{/cpus/cpu@7/thermal-hotplug} 0 1>;
-*/
 						cooling-device = <&cpu_4 1 2>,
 								 <&cpu_5 1 2>,
 								 <&cpu_6 1 2>,
@@ -2175,9 +2233,6 @@ map0 {
 
 					map1 {
 						trip = <&cls1_trip1>;
-/*
-						cooling-device = <&{/cpus/cpu@7/thermal-hotplug} 0 1>;
-*/
 						cooling-device = <&cpu_4 3 3>,
 								 <&cpu_5 3 3>,
 								 <&cpu_6 3 3>,
@@ -2377,7 +2432,7 @@ hdmi_dma: spacemit_snd_dma_hdmi {
 	hdmi_sspa: spacemit_snd_sspa {
 		compatible = "spacemit,spacemit-snd-sspa";
 		reg = <0 0xc0883900 0 0x300>,
-			<0 0xc0882000 0 0x50>;
+		      <0 0xc0882000 0 0x50>;
 		clocks = <&ccu CLK_RCPU_HDMIAUDIO>;
 		resets = <&reset RESET_RCPU_HDMIAUDIO>;
 		assigned-clocks = <&ccu CLK_RCPU_HDMIAUDIO>;
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_MINI-PC.dts b/arch/riscv/boot/dts/spacemit/k1-x_MINI-PC.dts
index 18ae87d0ebdd..c394ed224f02 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_MINI-PC.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_MINI-PC.dts
@@ -312,14 +312,14 @@ mac_address1: mac_address1@6 {
 	};
 
 	es8326@19{
-                compatible = "everest,es8326";
-                reg = <0x19>;
-                #sound-dai-cells = <0>;
-                interrupt-parent = <&gpio>;
-                interrupts = <126 1>;
-                spk-ctl-gpio = <&gpio 127 0>;
-                status = "okay";
-        };
+		compatible = "everest,es8326";
+		reg = <0x19>;
+		#sound-dai-cells = <0>;
+		interrupt-parent = <&gpio>;
+		interrupts = <126 1>;
+		spk-ctl-gpio = <&gpio 127 0>;
+		status = "okay";
+	};
 };
 
 &i2c3 {
@@ -577,7 +577,7 @@ &eth1 {
 	emac,reset-active-low;
 	emac,reset-delays-us = <0 10000 100000>;
 
-        /* store forward mode */
+	/* store forward mode */
 	tx-threshold = <1518>;
 	rx-threshold = <12>;
 	tx-ring-num = <1024>;
@@ -727,9 +727,9 @@ &cls1_trip2 {
 };
 
 &i2s0 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_sspa0_0>;
-        status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sspa0_0>;
+	status = "okay";
 };
 
 &sound_hdmi {
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_MUSE-N1.dts b/arch/riscv/boot/dts/spacemit/k1-x_MUSE-N1.dts
index b2d530a1c92c..685236365772 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_MUSE-N1.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_MUSE-N1.dts
@@ -204,7 +204,7 @@ mac_address1: mac_address1@6 {
 };
 
 &i2c4 {
-        pinctrl-names = "default";
+	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_i2c4_2>;
 
 	clock-frequency = <400000>;
@@ -360,14 +360,6 @@ pmic_pinctrl: pinctrl {
 			gpio-controller;
 			#gpio-cells = <2>;
 			spacemit,npins = <6>;
-/**
- *			led_pins: led-pins {
- *				pins = "PIN3";
- *				function = "sleep";
- *				bias-disable = <0>;
- *				drive-open-drain = <0x1>;
- *			};
- */
 		};
 
 		pwr_key: key {
@@ -393,48 +385,48 @@ &range GPIO_110 1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 		&range GPIO_115 2 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 		&range GPIO_118 2 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 		&range GPIO_125 1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
-                &range GPIO_127 1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
+		&range GPIO_127 1 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 	>;
 
 	pinctrl_gmac0: gmac0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_00,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rxdv */
-			K1X_PADCONF(GPIO_01,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d0 */
-			K1X_PADCONF(GPIO_02,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d1 */
-			K1X_PADCONF(GPIO_03,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_clk */
-			K1X_PADCONF(GPIO_04,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d2 */
-			K1X_PADCONF(GPIO_05,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d3 */
-			K1X_PADCONF(GPIO_06,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d0 */
-			K1X_PADCONF(GPIO_07,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d1 */
-			K1X_PADCONF(GPIO_08,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx */
-			K1X_PADCONF(GPIO_09,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d2 */
-			K1X_PADCONF(GPIO_10,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d3 */
-			K1X_PADCONF(GPIO_11,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_en */
-			K1X_PADCONF(GPIO_12,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac0_mdc */
-			K1X_PADCONF(GPIO_13,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac0_mdio */
-			K1X_PADCONF(GPIO_14,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_int_n */
-			K1X_PADCONF(GPIO_45,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_clk_ref */
+			K1X_PADCONF(GPIO_00, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rxdv */
+			K1X_PADCONF(GPIO_01, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d0 */
+			K1X_PADCONF(GPIO_02, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d1 */
+			K1X_PADCONF(GPIO_03, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_clk */
+			K1X_PADCONF(GPIO_04, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d2 */
+			K1X_PADCONF(GPIO_05, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d3 */
+			K1X_PADCONF(GPIO_06, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d0 */
+			K1X_PADCONF(GPIO_07, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d1 */
+			K1X_PADCONF(GPIO_08, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx */
+			K1X_PADCONF(GPIO_09, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d2 */
+			K1X_PADCONF(GPIO_10, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d3 */
+			K1X_PADCONF(GPIO_11, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_en */
+			K1X_PADCONF(GPIO_12, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac0_mdc */
+			K1X_PADCONF(GPIO_13, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac0_mdio */
+			K1X_PADCONF(GPIO_14, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_int_n */
+			K1X_PADCONF(GPIO_45, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_clk_ref */
 		>;
 	};
 
 	pinctrl_gmac1: gmac1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_29,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rxdv */
-			K1X_PADCONF(GPIO_30,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d0 */
-			K1X_PADCONF(GPIO_31,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d1 */
-			K1X_PADCONF(GPIO_32,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_clk */
-			K1X_PADCONF(GPIO_33,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d2 */
-			K1X_PADCONF(GPIO_34,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d3 */
-			K1X_PADCONF(GPIO_35,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d0 */
-			K1X_PADCONF(GPIO_36,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d1 */
-			K1X_PADCONF(GPIO_37,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx */
-			K1X_PADCONF(GPIO_38,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d2 */
-			K1X_PADCONF(GPIO_39,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d3 */
-			K1X_PADCONF(GPIO_40,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_en */
-			K1X_PADCONF(GPIO_41,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_mdc */
-			K1X_PADCONF(GPIO_42,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_mdio */
-			K1X_PADCONF(GPIO_43,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_int_n */
-			K1X_PADCONF(GPIO_46,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_clk_ref */
+			K1X_PADCONF(GPIO_29, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rxdv */
+			K1X_PADCONF(GPIO_30, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d0 */
+			K1X_PADCONF(GPIO_31, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d1 */
+			K1X_PADCONF(GPIO_32, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_clk */
+			K1X_PADCONF(GPIO_33, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d2 */
+			K1X_PADCONF(GPIO_34, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d3 */
+			K1X_PADCONF(GPIO_35, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d0 */
+			K1X_PADCONF(GPIO_36, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d1 */
+			K1X_PADCONF(GPIO_37, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx */
+			K1X_PADCONF(GPIO_38, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d2 */
+			K1X_PADCONF(GPIO_39, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d3 */
+			K1X_PADCONF(GPIO_40, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_en */
+			K1X_PADCONF(GPIO_41, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_mdc */
+			K1X_PADCONF(GPIO_42, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_mdio */
+			K1X_PADCONF(GPIO_43, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_int_n */
+			K1X_PADCONF(GPIO_46, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_clk_ref */
 		>;
 	};
 };
@@ -444,14 +436,14 @@ &gpio{
 		&pinctrl 49 GPIO_49 2
 		&pinctrl 58 GPIO_58 1
 		&pinctrl 63 GPIO_63 5
-                &pinctrl 75 GPIO_75 1
-                &pinctrl 79 GPIO_79 1
+		&pinctrl 75 GPIO_75 1
+		&pinctrl 79 GPIO_79 1
 		&pinctrl 90 GPIO_90 1
 		&pinctrl 110 GPIO_110 1
 		&pinctrl 115 GPIO_115 2
 		&pinctrl 118 GPIO_118 2
 		&pinctrl 125 GPIO_125 1
-                &pinctrl 127 GPIO_127 1
+		&pinctrl 127 GPIO_127 1
 	>;
 };
 
@@ -590,7 +582,7 @@ &eth1 {
 	emac,reset-active-low;
 	emac,reset-delays-us = <0 10000 100000>;
 
-        /* store forward mode */
+	/* store forward mode */
 	tx-threshold = <1518>;
 	rx-threshold = <12>;
 	tx-ring-num = <1024>;
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_MUSE-Pi.dts b/arch/riscv/boot/dts/spacemit/k1-x_MUSE-Pi.dts
index 6c47bd1d275c..a1199db2393f 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_MUSE-Pi.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_MUSE-Pi.dts
@@ -529,50 +529,50 @@ &range GPIO_125 3 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 
 	pinctrl_rcpu: pinctrl_rcpu_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_47,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
-			K1X_PADCONF(GPIO_48,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
+			K1X_PADCONF(GPIO_47, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
+			K1X_PADCONF(GPIO_48, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
 		>;
 	};
 
 	pinctrl_gmac0: gmac0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_00,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rxdv */
-			K1X_PADCONF(GPIO_01,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d0 */
-			K1X_PADCONF(GPIO_02,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d1 */
-			K1X_PADCONF(GPIO_03,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_clk */
-			K1X_PADCONF(GPIO_04,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d2 */
-			K1X_PADCONF(GPIO_05,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d3 */
-			K1X_PADCONF(GPIO_06,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d0 */
-			K1X_PADCONF(GPIO_07,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d1 */
-			K1X_PADCONF(GPIO_08,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx */
-			K1X_PADCONF(GPIO_09,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d2 */
-			K1X_PADCONF(GPIO_10,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d3 */
-			K1X_PADCONF(GPIO_11,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_en */
-			K1X_PADCONF(GPIO_12,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac0_mdc */
-			K1X_PADCONF(GPIO_13,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac0_mdio */
-			K1X_PADCONF(GPIO_14,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_int_n */
-			K1X_PADCONF(GPIO_45,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_clk_ref */
+			K1X_PADCONF(GPIO_00, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rxdv */
+			K1X_PADCONF(GPIO_01, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d0 */
+			K1X_PADCONF(GPIO_02, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d1 */
+			K1X_PADCONF(GPIO_03, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_clk */
+			K1X_PADCONF(GPIO_04, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d2 */
+			K1X_PADCONF(GPIO_05, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d3 */
+			K1X_PADCONF(GPIO_06, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d0 */
+			K1X_PADCONF(GPIO_07, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d1 */
+			K1X_PADCONF(GPIO_08, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx */
+			K1X_PADCONF(GPIO_09, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d2 */
+			K1X_PADCONF(GPIO_10, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d3 */
+			K1X_PADCONF(GPIO_11, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_en */
+			K1X_PADCONF(GPIO_12, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac0_mdc */
+			K1X_PADCONF(GPIO_13, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac0_mdio */
+			K1X_PADCONF(GPIO_14, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_int_n */
+			K1X_PADCONF(GPIO_45, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_clk_ref */
 		>;
 	};
 
 	pinctrl_gmac1: gmac1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_29,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rxdv */
-			K1X_PADCONF(GPIO_30,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d0 */
-			K1X_PADCONF(GPIO_31,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d1 */
-			K1X_PADCONF(GPIO_32,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_clk */
-			K1X_PADCONF(GPIO_33,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d2 */
-			K1X_PADCONF(GPIO_34,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d3 */
-			K1X_PADCONF(GPIO_35,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d0 */
-			K1X_PADCONF(GPIO_36,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d1 */
-			K1X_PADCONF(GPIO_37,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx */
-			K1X_PADCONF(GPIO_38,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d2 */
-			K1X_PADCONF(GPIO_39,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d3 */
-			K1X_PADCONF(GPIO_40,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_en */
-			K1X_PADCONF(GPIO_41,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_mdc */
-			K1X_PADCONF(GPIO_42,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_mdio */
-			K1X_PADCONF(GPIO_43,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_int_n */
-			K1X_PADCONF(GPIO_46,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_clk_ref */
+			K1X_PADCONF(GPIO_29, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rxdv */
+			K1X_PADCONF(GPIO_30, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d0 */
+			K1X_PADCONF(GPIO_31, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d1 */
+			K1X_PADCONF(GPIO_32, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_clk */
+			K1X_PADCONF(GPIO_33, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d2 */
+			K1X_PADCONF(GPIO_34, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d3 */
+			K1X_PADCONF(GPIO_35, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d0 */
+			K1X_PADCONF(GPIO_36, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d1 */
+			K1X_PADCONF(GPIO_37, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx */
+			K1X_PADCONF(GPIO_38, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d2 */
+			K1X_PADCONF(GPIO_39, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d3 */
+			K1X_PADCONF(GPIO_40, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_en */
+			K1X_PADCONF(GPIO_41, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_mdc */
+			K1X_PADCONF(GPIO_42, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_mdio */
+			K1X_PADCONF(GPIO_43, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_int_n */
+			K1X_PADCONF(GPIO_46, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_clk_ref */
 		>;
 	};
 };
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_deb1.dts b/arch/riscv/boot/dts/spacemit/k1-x_deb1.dts
index 651830a750ad..49e5a9b61a31 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_deb1.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_deb1.dts
@@ -470,14 +470,6 @@ pmic_pinctrl: pinctrl {
 			gpio-controller;
 			#gpio-cells = <2>;
 			spacemit,npins = <6>;
-/**
- *			led_pins: led-pins {
- *				pins = "PIN3";
- *				function = "sleep";
- *				bias-disable = <0>;
- *				drive-open-drain = <0x1>;
- *			};
- */
 		};
 
 		pwr_key: key {
@@ -521,50 +513,50 @@ &range GPIO_125 3 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 
 	pinctrl_rcpu: pinctrl_rcpu_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_47,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
-			K1X_PADCONF(GPIO_48,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
+			K1X_PADCONF(GPIO_47, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
+			K1X_PADCONF(GPIO_48, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
 		>;
 	};
 
 	pinctrl_gmac0: gmac0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_00,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rxdv */
-			K1X_PADCONF(GPIO_01,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d0 */
-			K1X_PADCONF(GPIO_02,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d1 */
-			K1X_PADCONF(GPIO_03,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_clk */
-			K1X_PADCONF(GPIO_04,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d2 */
-			K1X_PADCONF(GPIO_05,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d3 */
-			K1X_PADCONF(GPIO_06,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d0 */
-			K1X_PADCONF(GPIO_07,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d1 */
-			K1X_PADCONF(GPIO_08,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx */
-			K1X_PADCONF(GPIO_09,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d2 */
-			K1X_PADCONF(GPIO_10,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d3 */
-			K1X_PADCONF(GPIO_11,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_en */
-			K1X_PADCONF(GPIO_12,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac0_mdc */
-			K1X_PADCONF(GPIO_13,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac0_mdio */
-			K1X_PADCONF(GPIO_14,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_int_n */
-			K1X_PADCONF(GPIO_45,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_clk_ref */
+			K1X_PADCONF(GPIO_00, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rxdv */
+			K1X_PADCONF(GPIO_01, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d0 */
+			K1X_PADCONF(GPIO_02, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d1 */
+			K1X_PADCONF(GPIO_03, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_clk */
+			K1X_PADCONF(GPIO_04, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d2 */
+			K1X_PADCONF(GPIO_05, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d3 */
+			K1X_PADCONF(GPIO_06, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d0 */
+			K1X_PADCONF(GPIO_07, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d1 */
+			K1X_PADCONF(GPIO_08, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx */
+			K1X_PADCONF(GPIO_09, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d2 */
+			K1X_PADCONF(GPIO_10, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d3 */
+			K1X_PADCONF(GPIO_11, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_en */
+			K1X_PADCONF(GPIO_12, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac0_mdc */
+			K1X_PADCONF(GPIO_13, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac0_mdio */
+			K1X_PADCONF(GPIO_14, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_int_n */
+			K1X_PADCONF(GPIO_45, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_clk_ref */
 		>;
 	};
 
 	pinctrl_gmac1: gmac1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_29,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rxdv */
-			K1X_PADCONF(GPIO_30,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d0 */
-			K1X_PADCONF(GPIO_31,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d1 */
-			K1X_PADCONF(GPIO_32,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_clk */
-			K1X_PADCONF(GPIO_33,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d2 */
-			K1X_PADCONF(GPIO_34,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d3 */
-			K1X_PADCONF(GPIO_35,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d0 */
-			K1X_PADCONF(GPIO_36,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d1 */
-			K1X_PADCONF(GPIO_37,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx */
-			K1X_PADCONF(GPIO_38,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d2 */
-			K1X_PADCONF(GPIO_39,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_d3 */
-			K1X_PADCONF(GPIO_40,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_tx_en */
-			K1X_PADCONF(GPIO_41,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_mdc */
-			K1X_PADCONF(GPIO_42,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))   /* gmac1_mdio */
-			K1X_PADCONF(GPIO_43,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_int_n */
-			K1X_PADCONF(GPIO_46,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_clk_ref */
+			K1X_PADCONF(GPIO_29, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rxdv */
+			K1X_PADCONF(GPIO_30, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d0 */
+			K1X_PADCONF(GPIO_31, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d1 */
+			K1X_PADCONF(GPIO_32, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_clk */
+			K1X_PADCONF(GPIO_33, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d2 */
+			K1X_PADCONF(GPIO_34, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d3 */
+			K1X_PADCONF(GPIO_35, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d0 */
+			K1X_PADCONF(GPIO_36, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d1 */
+			K1X_PADCONF(GPIO_37, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx */
+			K1X_PADCONF(GPIO_38, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d2 */
+			K1X_PADCONF(GPIO_39, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_d3 */
+			K1X_PADCONF(GPIO_40, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_tx_en */
+			K1X_PADCONF(GPIO_41, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_mdc */
+			K1X_PADCONF(GPIO_42, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS0))	/* gmac1_mdio */
+			K1X_PADCONF(GPIO_43, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_int_n */
+			K1X_PADCONF(GPIO_46, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_clk_ref */
 		>;
 	};
 };
@@ -723,7 +715,7 @@ &eth1 {
 	emac,reset-active-low;
 	emac,reset-delays-us = <0 10000 100000>;
 
-        /* store forward mode */
+	/* store forward mode */
 	tx-threshold = <1518>;
 	rx-threshold = <12>;
 	tx-ring-num = <1024>;
@@ -972,9 +964,9 @@ &cls1_trip2 {
 };
 
 &i2s0 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_sspa0_0>;
-        status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sspa0_0>;
+	status = "okay";
 };
 
 &sound_hdmi {
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_deb2.dts b/arch/riscv/boot/dts/spacemit/k1-x_deb2.dts
index 96e0590deb84..1834f8734382 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_deb2.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_deb2.dts
@@ -524,8 +524,8 @@ &range GPIO_125 3 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 
 	pinctrl_rcpu: pinctrl_rcpu_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_47,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
-			K1X_PADCONF(GPIO_48,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
+			K1X_PADCONF(GPIO_47, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
+			K1X_PADCONF(GPIO_48, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
 		>;
 	};
 };
@@ -684,7 +684,7 @@ &eth1 {
 	emac,reset-active-low;
 	emac,reset-delays-us = <0 10000 100000>;
 
-        /* store forward mode */
+	/* store forward mode */
 	tx-threshold = <1518>;
 	rx-threshold = <12>;
 	tx-ring-num = <1024>;
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_evb.dts b/arch/riscv/boot/dts/spacemit/k1-x_evb.dts
index 51382a52e4bb..32f8f05437fa 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_evb.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_evb.dts
@@ -478,20 +478,20 @@ &range GPIO_121 2 (MUX_MODE0 | EDGE_NONE | PULL_UP   | PAD_1V8_DS2)
 
 	usbp1_vbus: usbp1_vbus {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_66, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* drive_vbus1_iso */
+			K1X_PADCONF(GPIO_66, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* drive_vbus1_iso */
 		>;
 	};
 
 	gpio80_pmx_func0: gpio80_pmx_func0 {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_80, MUX_MODE0, (EDGE_BOTH | PULL_UP | PAD_3V_DS4))  /* mmc cd */
+			K1X_PADCONF(GPIO_80, MUX_MODE0, (EDGE_BOTH | PULL_UP | PAD_3V_DS4))	/* mmc cd */
 		>;
 	};
 
 	pinctrl_rcpu: pinctrl_rcpu_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_47,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))   /* r_uart0_tx */
-			K1X_PADCONF(GPIO_48,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))   /* r_uart0_rx */
+			K1X_PADCONF(GPIO_47, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
+			K1X_PADCONF(GPIO_48, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
 		>;
 	};
 };
@@ -638,7 +638,7 @@ &eth1 {
 	emac,reset-active-low;
 	emac,reset-delays-us = <0 10000 100000>;
 
-        /* store forward mode */
+	/* store forward mode */
 	tx-threshold = <1518>;
 	rx-threshold = <12>;
 	tx-ring-num = <1024>;
@@ -834,8 +834,8 @@ &vi {
 };
 
 &cpu_0 {
-       clst0-supply = <&edcdc_1>;
-       vin-supply-names = "clst0";
+	clst0-supply = <&edcdc_1>;
+	vin-supply-names = "clst0";
 };
 
 &clst0_core_opp_table {
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_fpga_2x2.dts b/arch/riscv/boot/dts/spacemit/k1-x_fpga_2x2.dts
index 84b047d9b020..ac4ecc9de68e 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_fpga_2x2.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_fpga_2x2.dts
@@ -220,14 +220,6 @@ gpio_pmic: pinctrl {
 			#gpio-cells = <2>;
 
 			spacemit,npins = <6>;
-/**
- *			led_pins: led-pins {
- *				pins = "PIN3";
- *				function = "sleep";
- *				bias-disable = <0>;
- *				drive-open-drain = <0x1>;
- *			};
- */
 		};
 	};
 };
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_hs450.dts b/arch/riscv/boot/dts/spacemit/k1-x_hs450.dts
index e3b9241c94a1..72a8d088d4d4 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_hs450.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_hs450.dts
@@ -531,8 +531,8 @@ &range GPIO_125 3 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 
 	pinctrl_rcpu: pinctrl_rcpu_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_47,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
-			K1X_PADCONF(GPIO_48,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
+			K1X_PADCONF(GPIO_47, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
+			K1X_PADCONF(GPIO_48, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
 		>;
 	};
 };
@@ -767,9 +767,9 @@ &cls1_trip2 {
 };
 
 &i2s0 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_sspa0_0>;
-        status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sspa0_0>;
+	status = "okay";
 };
 
 &sound_hdmi {
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_kx312.dts b/arch/riscv/boot/dts/spacemit/k1-x_kx312.dts
index f566fd939620..c01092c1162d 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_kx312.dts
+++ b/arch/riscv/boot/dts/spacemit/k1-x_kx312.dts
@@ -499,8 +499,8 @@ &range GPIO_125 3 (MUX_MODE0 | EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)
 
 	pinctrl_rcpu: pinctrl_rcpu_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_47,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
-			K1X_PADCONF(GPIO_48,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
+			K1X_PADCONF(GPIO_47, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_tx */
+			K1X_PADCONF(GPIO_48, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* r_uart0_rx */
 		>;
 	};
 };
@@ -746,9 +746,9 @@ &cls1_trip2 {
 };
 
 &i2s0 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_sspa0_0>;
-        status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sspa0_0>;
+	status = "okay";
 };
 
 &sound_hdmi {
diff --git a/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi b/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
index f6ed1d715877..424ab0dd7e6d 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
@@ -5,1153 +5,1153 @@
 /* Pin Configuration Node: */
 /* Format: <pin_id  muxsel  edge/st/ds/pull> */
 &pinctrl {
-    pinctrl_uart0_0: uart0_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_DAT3, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* uart0_txd */
-            K1X_PADCONF(MMC1_DAT2, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* uart0_rxd */
-        >;
-    };
-
-    pinctrl_uart0_1: uart0_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_CMD, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* uart0_txd */
-            K1X_PADCONF(GPIO_80,  MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))       /* uart0_rxd */
-        >;
-    };
-
-    pinctrl_uart0_2: uart0_2_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_68,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))     /* uart0_txd */
-            K1X_PADCONF(GPIO_69,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))       /* uart0_rxd */
-        >;
-    };
-
-    pinctrl_uart2: uart2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_21,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* uart2_txd */
-            K1X_PADCONF(GPIO_22,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* uart2_rxd */
-            K1X_PADCONF(GPIO_23,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* uart2_cts_n */
-            K1X_PADCONF(GPIO_24,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* uart2_rts_n */
-        >;
-    };
-
-    pinctrl_uart3_0: uart3_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_81,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart3_txd */
-            K1X_PADCONF(GPIO_82,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart3_rxd */
-            K1X_PADCONF(GPIO_83,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart3_cts_n */
-            K1X_PADCONF(GPIO_84,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart3_rts_n */
-        >;
-    };
-
-    pinctrl_uart3_1: uart3_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_18,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* uart3_txd */
-            K1X_PADCONF(GPIO_19,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* uart3_rxd */
-            K1X_PADCONF(GPIO_20,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* uart3_cts_n */
-            K1X_PADCONF(GPIO_21,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart3_rts_n */
-        >;
-    };
-
-    pinctrl_uart3_2: uart3_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_53,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* uart3_txd */
-            K1X_PADCONF(GPIO_54,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart3_rxd */
-            K1X_PADCONF(GPIO_55,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart3_cts_n */
-            K1X_PADCONF(GPIO_56,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart3_rts_n */
-        >;
-    };
-
-    pinctrl_uart4_0: uart4_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(QSPI_DAT1, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))         /* uart4_txd */
-            K1X_PADCONF(QSPI_DAT0, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))         /* uart4_rxd */
-        >;
-    };
-
-    pinctrl_uart4_1: uart4_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_81,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* uart4_cts_n */
-            K1X_PADCONF(GPIO_82,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* uart4_rts_n */
-            K1X_PADCONF(GPIO_83,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* uart4_txd */
-            K1X_PADCONF(GPIO_84,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* uart4_rxd */
-        >;
-    };
-
-    pinctrl_uart4_2: uart4_2_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_23, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* uart4_txd */
-            K1X_PADCONF(GPIO_24, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* uart4_rxd */
-        >;
-    };
-
-    pinctrl_uart4_3: uart4_3_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_33,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_txd */
-            K1X_PADCONF(GPIO_34,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_rxd */
-            K1X_PADCONF(GPIO_35,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_cts_n */
-            K1X_PADCONF(GPIO_36,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_rts_n */
-        >;
-    };
-
-    pinctrl_uart4_4: uart4_4_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_111,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_txd */
-            K1X_PADCONF(GPIO_112,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_rxd */
-            K1X_PADCONF(GPIO_113,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_cts_n */
-            K1X_PADCONF(GPIO_114,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart4_rts_n */
-        >;
-    };
-
-    pinctrl_uart5_0: uart5_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(QSPI_CLK, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))         /* uart5_txd */
-            K1X_PADCONF(QSPI_CSI, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))         /* uart5_rxd */
-        >;
-    };
-
-    pinctrl_uart5_1: uart5_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_25,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_txd */
-            K1X_PADCONF(GPIO_26,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_rxd */
-            K1X_PADCONF(GPIO_27,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_cts_n */
-            K1X_PADCONF(GPIO_28,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_rts_n */
-        >;
-    };
-
-    pinctrl_uart5_2: uart5_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_42,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_txd */
-            K1X_PADCONF(GPIO_43,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_rxd */
-            K1X_PADCONF(GPIO_44,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_cts_n */
-            K1X_PADCONF(GPIO_45,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_rts_n */
-        >;
-    };
-
-    pinctrl_uart5_3: uart5_3_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(PRI_TDI,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* uart5_txd */
-            K1X_PADCONF(PRI_TMS,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* uart5_rxd */
-            K1X_PADCONF(PRI_TCK,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* uart5_cts_n */
-            K1X_PADCONF(PRI_TDO,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* uart5_rts_n */
-        >;
-    };
-
-    pinctrl_uart6_0: uart6_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_85,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart6_cts_n */
-            K1X_PADCONF(GPIO_86,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart6_txd */
-            K1X_PADCONF(GPIO_87,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* uart6_rxd */
-            K1X_PADCONF(GPIO_90,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* uart6_rts_n */
-        >;
-    };
-
-    pinctrl_uart6_1: uart6_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_00,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart6_txd */
-            K1X_PADCONF(GPIO_01,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart6_rxd */
-            K1X_PADCONF(GPIO_02,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart6_cts_n */
-            K1X_PADCONF(GPIO_03,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart6_rts_n */
-        >;
-    };
-
-    pinctrl_uart6_2: uart6_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_56,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* uart6_txd */
-            K1X_PADCONF(GPIO_57,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* uart6_rxd */
-        >;
-    };
-
-    pinctrl_uart7_0: uart7_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_88,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* uart7_txd */
-            K1X_PADCONF(GPIO_89,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* uart7_rxd */
-        >;
-    };
-
-    pinctrl_uart7_1: uart7_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_04,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart7_txd */
-            K1X_PADCONF(GPIO_05,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart7_rxd */
-            K1X_PADCONF(GPIO_06,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart7_cts_n */
-            K1X_PADCONF(GPIO_07,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart7_rts_n */
-        >;
-    };
-
-    pinctrl_uart8_0: uart8_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_82,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* uart8_txd */
-            K1X_PADCONF(GPIO_83,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* uart8_rxd */
-        >;
-    };
-
-    pinctrl_uart8_1: uart8_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_08,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart8_txd */
-            K1X_PADCONF(GPIO_09,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart8_rxd */
-            K1X_PADCONF(GPIO_10,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart8_cts_n */
-            K1X_PADCONF(GPIO_11,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart8_rts_n */
-        >;
-    };
-
-    pinctrl_uart8_2: uart8_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_75,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))  /* uart8_txd */
-            K1X_PADCONF(GPIO_76,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))  /* uart8_rxd */
-            K1X_PADCONF(GPIO_77,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))  /* uart8_cts_n */
-            K1X_PADCONF(GPIO_78,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))  /* uart8_rts_n */
-        >;
-    };
-
-    pinctrl_uart9_0: uart9_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_12,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart9_txd */
-            K1X_PADCONF(GPIO_13,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart9_rxd */
-        >;
-    };
-
-    pinctrl_uart9_1: uart9_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_110,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart9_cts_n */
-            K1X_PADCONF(GPIO_115,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart9_rts_n */
-            K1X_PADCONF(GPIO_116,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart9_txd */
-            K1X_PADCONF(GPIO_117,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart9_rxd */
-        >;
-    };
-
-    pinctrl_uart9_2: uart9_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(PRI_TCK,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* uart9_txd */
-            K1X_PADCONF(PRI_TDO,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* uart9_rxd */
-        >;
-    };
-
-    pinctrl_i2c0: i2c0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_54,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c0_scl */
-            K1X_PADCONF(GPIO_55,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c0_sda */
-        >;
-    };
-
-    pinctrl_i2c1: i2c1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_56,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c1_scl */
-            K1X_PADCONF(GPIO_57,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c1_sda */
-        >;
-    };
-
-    pinctrl_i2c2_0: i2c2_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_84,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))   /* i2c2_scl */
-            K1X_PADCONF(GPIO_85,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))   /* i2c2_sda */
-        >;
-    };
-
-    pinctrl_i2c2_1: i2c2_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(PRI_TDI,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c2_scl */
-            K1X_PADCONF(PRI_TMS,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c2_sda */
-        >;
-    };
-
-    pinctrl_i2c2_2: i2c2_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_68,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c2_scl */
-            K1X_PADCONF(GPIO_69,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c2_sda */
-        >;
-    };
-
-    pinctrl_i2c3_0: i2c3_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_38,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c3_scl */
-            K1X_PADCONF(GPIO_39,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c3_sda */
-        >;
-    };
-
-    pinctrl_i2c3_1: i2c3_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_47,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c3_scl */
-            K1X_PADCONF(GPIO_48,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c3_sda */
-        >;
-    };
-
-    pinctrl_i2c3_2: i2c3_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_77,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c3_scl */
-            K1X_PADCONF(GPIO_78,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c3_sda */
-        >;
-    };
-
-    pinctrl_i2c4_0: i2c4_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_40,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))   /* i2c4_scl */
-            K1X_PADCONF(GPIO_41,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))   /* i2c4_sda */
-        >;
-    };
-
-    pinctrl_i2c4_1: i2c4_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_75,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS0))   /* i2c4_scl */
-            K1X_PADCONF(GPIO_76,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS0))   /* i2c4_sda */
-        >;
-    };
-
-    pinctrl_i2c4_2: i2c4_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_51,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS0))   /* i2c4_scl */
-            K1X_PADCONF(GPIO_52,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS0))   /* i2c4_sda */
-        >;
-    };
-
-    pinctrl_i2c5_0: i2c5_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_81,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* i2c5_scl */
-            K1X_PADCONF(GPIO_82,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* i2c5_sda */
-        >;
-    };
-
-    pinctrl_i2c5_1: i2c5_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_54,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* i2c5_scl */
-            K1X_PADCONF(GPIO_55,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* i2c5_sda */
-        >;
-    };
-
-    pinctrl_i2c6_0: i2c6_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_83,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* i2c6_scl */
-            K1X_PADCONF(GPIO_90,    MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* i2c6_sda */
-        >;
-    };
-
-    pinctrl_i2c6_1: i2c6_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_118,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c6_scl */
-            K1X_PADCONF(GPIO_119,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c6_sda */
-        >;
-    };
-
-    pinctrl_i2c6_2: i2c6_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_56,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c6_scl */
-            K1X_PADCONF(GPIO_57,    MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))    /* i2c6_sda */
-        >;
-    };
-
-    pinctrl_i2c7: i2c7_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_118,   MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* i2c6_scl */
-            K1X_PADCONF(GPIO_119,   MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* i2c6_sda */
-        >;
-    };
-
-    pinctrl_i2c8: i2c8_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(PWR_SCL,    MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* pwr_scl */
-            K1X_PADCONF(PWR_SDA,    MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))     /* pwr_sda */
-        >;
-    };
-
-    pinctrl_one_wire_0: one_wire_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_110,   MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* one_wire */
-        >;
-    };
-
-    pinctrl_one_wire_1: one_wire_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_47,   MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))   /* one_wire */
-        >;
-    };
-
-    pinctrl_ir_rx_0: ir_rx_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(DVL1,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))        /* ir_rx */
-        >;
-    };
-
-    pinctrl_ir_rx_1: ir_rx_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_79,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))   /* ir_rx */
-        >;
-    };
-
-    pinctrl_ir_rx_2: ir_rx_2_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_58,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))     /* ir_rx */
-        >;
-    };
-
-    pinctrl_pwm0_0: pwm0_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_DAT3, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* pwm0 */
-        >;
-    };
-
-    pinctrl_pwm0_1: pwm0_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_14,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm0 */
-        >;
-    };
-
-    pinctrl_pwm0_2: pwm0_2_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_22, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* pwm0 */
-        >;
-    };
-
-    pinctrl_pwm1_0: pwm1_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_DAT2, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* pwm1 */
-        >;
-    };
-
-    pinctrl_pwm1_1: pwm1_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_29, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))        /* pwm1 */
-        >;
-    };
-
-    pinctrl_pwm1_2: pwm1_2_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_23, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))        /* pwm1 */
-        >;
-    };
-
-    pinctrl_pwm2_0: pwm2_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_DAT1, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* pwm2 */
-        >;
-    };
-
-    pinctrl_pwm2_1: pwm2_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_22, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* pwm2 */
-        >;
-    };
-
-    pinctrl_pwm2_2: pwm2_2_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_30, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))        /* pwm2 */
-        >;
-    };
-
-    pinctrl_pwm2_3: pwm2_3_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_24, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))        /* pwm2 */
-        >;
-    };
-
-    pinctrl_pwm3_0: pwm3_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_DAT0, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* pwm3 */
-        >;
-    };
-
-    pinctrl_pwm3_1: pwm3_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_33, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* pwm3 */
-        >;
-    };
-
-    pinctrl_pwm3_2: pwm3_2_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_25, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))        /* pwm3 */
-        >;
-    };
-
-    pinctrl_pwm4_0: pwm4_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_CMD, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))          /* pwm4 */
-        >;
-    };
-
-    pinctrl_pwm4_1: pwm4_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_34, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* pwm4 */
-        >;
-    };
-
-    pinctrl_pwm5_0: pwm5_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_CLK, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))          /* pwm5 */
-        >;
-    };
-
-    pinctrl_pwm5_1: pwm5_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_35, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* pwm5 */
-        >;
-    };
-
-    pinctrl_pwm6_0: pwm6_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_88,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm6 */
-        >;
-    };
-
-    pinctrl_pwm6_1: pwm6_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_36, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))         /* pwm6 */
-        >;
-    };
-
-    pinctrl_pwm7_0: pwm7_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_92,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* pwm7 */
-        >;
-    };
-
-    pinctrl_pwm7_1: pwm7_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_37,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm7 */
-        >;
-    };
-
-    pinctrl_pwm8_0: pwm8_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_00,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm8 */
-        >;
-    };
-
-    pinctrl_pwm8_1: pwm8_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_38,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* pwm8 */
-        >;
-    };
-
-    pinctrl_pwm9_0: pwm9_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_01,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm9 */
-        >;
-    };
-
-    pinctrl_pwm9_1: pwm9_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_39,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* pwm9 */
-        >;
-    };
-
-    pinctrl_pwm9_2: pwm9_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_74,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* pwm9 */
-        >;
-    };
-
-    pinctrl_pwm10_0: pwm10_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_02,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm10 */
-        >;
-    };
-
-    pinctrl_pwm10_1: pwm10_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_40,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* pwm10 */
-        >;
-    };
-
-    pinctrl_pwm11_0: pwm11_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_03,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm11 */
-        >;
-    };
-
-    pinctrl_pwm11_1: pwm11_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_41,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* pwm11 */
-        >;
-    };
-
-    pinctrl_pwm12_0: pwm12_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_04,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm12 */
-        >;
-    };
-
-    pinctrl_pwm12_1: pwm12_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_42,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm12 */
-        >;
-    };
-
-    pinctrl_pwm13_0: pwm13_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_05,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm13 */
-        >;
-    };
-
-    pinctrl_pwm13_1: pwm13_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_43,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm13 */
-        >;
-    };
-
-    pinctrl_pwm14_0: pwm14_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_06,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm14 */
-        >;
-    };
-
-    pinctrl_pwm14_1: pwm14_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_44,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm14 */
-        >;
-    };
-
-    pinctrl_pwm15_0: pwm15_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_07,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm15 */
-        >;
-    };
-
-    pinctrl_pwm15_1: pwm15_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_45,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm15 */
-        >;
-    };
-
-    pinctrl_pwm16_0: pwm16_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_09,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm16 */
-        >;
-    };
-
-    pinctrl_pwm16_1: pwm16_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_46,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm16 */
-        >;
-    };
-
-    pinctrl_pwm17_0: pwm17_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_10,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm17 */
-        >;
-    };
-
-    pinctrl_pwm17_1: pwm17_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_53,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm17 */
-        >;
-    };
-
-    pinctrl_pwm18_0: pwm18_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_11,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm18 */
-        >;
-    };
-
-    pinctrl_pwm18_1: pwm18_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_57,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* pwm18 */
-        >;
-    };
-
-    pinctrl_pwm19_0: pwm19_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_13,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* pwm19 */
-        >;
-    };
-
-    pinctrl_pwm19_1: pwm19_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_63,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* pwm19 */
-        >;
-    };
-
-    pinctrl_rpwm2_0: rpwm2_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_79,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))   /* rcpu_pwm2 */
-        >;
-    };
-
-    pinctrl_sspa0_0: sspa0_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_118,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))   /* sspa0_clk */
-            K1X_PADCONF(GPIO_119,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))   /* sspa0_frm */
-            K1X_PADCONF(GPIO_120,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa0_txd */
-            K1X_PADCONF(GPIO_121,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa0_rxd */
-            K1X_PADCONF(GPIO_122,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa0_sysclk */
-        >;
-    };
-
-    pinctrl_sspa0_1: sspa0_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_58,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))    /* sspa0_sysclk */
-            K1X_PADCONF(GPIO_111,   MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))    /* sspa0_clk */
-            K1X_PADCONF(GPIO_112,   MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))    /* sspa0_frm */
-            K1X_PADCONF(GPIO_113,   MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))    /* sspa0_txd */
-            K1X_PADCONF(GPIO_114,   MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))    /* sspa0_rxd */
-        >;
-    };
-
-    pinctrl_sspa1: sspa1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_24,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa1_sysclk */
-            K1X_PADCONF(GPIO_25,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa1_sclk */
-            K1X_PADCONF(GPIO_26,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa1_frm */
-            K1X_PADCONF(GPIO_27,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa1_txd */
-            K1X_PADCONF(GPIO_28,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))   /* sspa1_rxd */
-        >;
-    };
-
-    pinctrl_ssp2_0: ssp2_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_75,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_sclk */
-            K1X_PADCONF(GPIO_76,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_frm */
-            K1X_PADCONF(GPIO_77,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_txd */
-            K1X_PADCONF(GPIO_78,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_rxd */
-        >;
-    };
-
-    pinctrl_ssp2_1: ssp2_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_64,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_sclk */
-            K1X_PADCONF(GPIO_65,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_frm */
-            K1X_PADCONF(GPIO_66,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_txd */
-            K1X_PADCONF(GPIO_67,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp2_rxd */
-        >;
-    };
-
-    pinctrl_ssp3_0: ssp3_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_75,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp3_sclk */
-            K1X_PADCONF(GPIO_76,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp3_frm */
-            K1X_PADCONF(GPIO_77,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp3_txd */
-            K1X_PADCONF(GPIO_78,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* ssp3_rxd */
-        >;
-    };
-
-    pinctrl_ssp3_1: ssp3_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_59,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* ssp3_sclk */
-            K1X_PADCONF(GPIO_60,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* ssp3_frm */
-            K1X_PADCONF(GPIO_61,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* ssp3_txd */
-            K1X_PADCONF(GPIO_62,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* ssp3_rxd */
-        >;
-    };
-
-    pinctrl_qspi: qspi_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(QSPI_DAT3, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))        /* qspi_d3 */
-            K1X_PADCONF(QSPI_DAT2, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))        /* qspi_d2 */
-            K1X_PADCONF(QSPI_DAT1, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))        /* qspi_d1 */
-            K1X_PADCONF(QSPI_DAT0, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))        /* qspi_d1 */
-            K1X_PADCONF(QSPI_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))        /* qspi_clk */
-            K1X_PADCONF(QSPI_CSI,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))          /* qspi_csi */
-        >;
-    };
-
-    pinctrl_mmc1: mmc1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* mmc1_d3 */
-            K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* mmc1_d2 */
-            K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* mmc1_d1 */
-            K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* mmc1_d0 */
-            K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))         /* mmc1_cmd */
-            K1X_PADCONF(MMC1_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))       /* mmc1_clk */
-        >;
-    };
-
-    pinctrl_mmc1_fast: mmc1_fast_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))         /* mmc1_d3 */
-            K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))         /* mmc1_d2 */
-            K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))         /* mmc1_d1 */
-            K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))         /* mmc1_d0 */
-            K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))         /* mmc1_cmd */
-            K1X_PADCONF(MMC1_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS3))       /* mmc1_clk */
-        >;
-    };
-
-    pinctrl_mmc2: mmc2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_15,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* mmc2_data3 */
-            K1X_PADCONF(GPIO_16,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* mmc2_data2 */
-            K1X_PADCONF(GPIO_17,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* mmc2_data1 */
-            K1X_PADCONF(GPIO_18,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* mmc2_data0 */
-            K1X_PADCONF(GPIO_19,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* mmc2_cmd */
-            K1X_PADCONF(GPIO_20,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* mmc2_clk */
-        >;
-    };
-
-    pinctrl_usb0_0: usb0_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_125,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* vbus_on0 */
-            K1X_PADCONF(GPIO_126,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* usb_id0 */
-            K1X_PADCONF(GPIO_127,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* drive_vbus0_iso */
-        >;
-    };
-
-    pinctrl_usb0_1: usb0_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_64,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* vbus_on0 */
-            K1X_PADCONF(GPIO_65,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* usb_id0 */
-            K1X_PADCONF(GPIO_63,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* drive_vbus0_iso */
-        >;
-    };
-
-    pinctrl_usb1_0: usb1_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_124,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* drive_vbus1_iso */
-        >;
-    };
-
-    pinctrl_usb1_1: usb1_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_66,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* drive_vbus1_iso */
-        >;
-    };
-
-    pinctrl_usb2_0: usb2_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_121,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* vbus_on2 */
-            K1X_PADCONF(GPIO_122,    MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* usb_id2 */
-            K1X_PADCONF(GPIO_123,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* drive_vbus2_iso */
-        >;
-    };
-
-    pinctrl_usb2_1: usb2_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_68,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* vbus_on2 */
-            K1X_PADCONF(GPIO_69,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* usb_id2 */
-            K1X_PADCONF(GPIO_67,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* drive_vbus2_iso */
-        >;
-    };
-
-    pinctrl_pcie0_0: pcie0_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_15,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* PCIe0_perstn */
-            K1X_PADCONF(GPIO_16,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* PCIe0_waken */
-            K1X_PADCONF(GPIO_17,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* PCIe0_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie0_1: pcie0_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_29,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe0_perstn */
-            K1X_PADCONF(GPIO_30,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe0_waken */
-            K1X_PADCONF(GPIO_31,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe0_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie0_2: pcie0_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_110,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe0_perstn */
-            K1X_PADCONF(GPIO_115,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe0_waken */
-            K1X_PADCONF(GPIO_116,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe0_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie0_3: pcie0_3_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_53,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe0_perstn */
-            K1X_PADCONF(GPIO_54,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe0_waken */
-            K1X_PADCONF(GPIO_55,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe0_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie1_0: pcie1_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_15,    MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))  /* PCIe1_perstn */
-            K1X_PADCONF(GPIO_16,    MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))  /* PCIe1_waken */
-            K1X_PADCONF(GPIO_17,    MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))  /* PCIe1_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie1_1: pcie1_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_32,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe1_perstn */
-            K1X_PADCONF(GPIO_33,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe1_waken */
-            K1X_PADCONF(GPIO_34,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe1_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie1_2: pcie1_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_56,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe1_perstn */
-            K1X_PADCONF(GPIO_57,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe1_waken */
-            K1X_PADCONF(GPIO_58,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe1_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie1_3: pcie1_3_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_59,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe1_perstn */
-            K1X_PADCONF(GPIO_60,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe1_waken */
-            K1X_PADCONF(GPIO_61,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe1_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie2_0: pcie2_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_18,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* PCIe2_perstn */
-            K1X_PADCONF(GPIO_19,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* PCIe2_waken */
-            K1X_PADCONF(GPIO_20,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))  /* PCIe2_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie2_1: pcie2_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_35,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_perstn */
-            K1X_PADCONF(GPIO_36,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_waken */
-            K1X_PADCONF(GPIO_37,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie2_2: pcie2_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_62,     MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe2_perstn */
-            K1X_PADCONF(GPIO_74,     MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe2_waken */
-            K1X_PADCONF(GPIO_117,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie2_3: pcie2_3_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_111,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_perstn */
-            K1X_PADCONF(GPIO_112,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_waken */
-            K1X_PADCONF(GPIO_113,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_clkreqn */
-        >;
-    };
-
-    pinctrl_pcie2_4: pcie2_4_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_62,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe2_perstn */
-            K1X_PADCONF(GPIO_112,   MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* PCIe2_waken */
-            K1X_PADCONF(GPIO_117,   MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* PCIe2_clkreqn */
-        >;
-    };
-
-    pinctrl_gmac0: gmac0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_00,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rxdv */
-            K1X_PADCONF(GPIO_01,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d0 */
-            K1X_PADCONF(GPIO_02,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d1 */
-            K1X_PADCONF(GPIO_03,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_clk */
-            K1X_PADCONF(GPIO_04,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d2 */
-            K1X_PADCONF(GPIO_05,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_rx_d3 */
-            K1X_PADCONF(GPIO_06,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d0 */
-            K1X_PADCONF(GPIO_07,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d1 */
-            K1X_PADCONF(GPIO_08,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx */
-            K1X_PADCONF(GPIO_09,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d2 */
-            K1X_PADCONF(GPIO_10,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_d3 */
-            K1X_PADCONF(GPIO_11,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_tx_en */
-            K1X_PADCONF(GPIO_12,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_mdc */
-            K1X_PADCONF(GPIO_13,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_mdio */
-            K1X_PADCONF(GPIO_14,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_int_n */
-            K1X_PADCONF(GPIO_45,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac0_clk_ref */
-        >;
-    };
-
-    pinctrl_gmac1: gmac1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_29,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rxdv */
-            K1X_PADCONF(GPIO_30,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d0 */
-            K1X_PADCONF(GPIO_31,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d1 */
-            K1X_PADCONF(GPIO_32,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_clk */
-            K1X_PADCONF(GPIO_33,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d2 */
-            K1X_PADCONF(GPIO_34,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_rx_d3 */
-            K1X_PADCONF(GPIO_35,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx_d0 */
-            K1X_PADCONF(GPIO_36,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx_d1 */
-            K1X_PADCONF(GPIO_37,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx */
-            K1X_PADCONF(GPIO_38,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx_d2 */
-            K1X_PADCONF(GPIO_39,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx_d3 */
-            K1X_PADCONF(GPIO_40,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_tx_en */
-            K1X_PADCONF(GPIO_41,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_mdc */
-            K1X_PADCONF(GPIO_42,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_mdio */
-            K1X_PADCONF(GPIO_43,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_int_n */
-            K1X_PADCONF(GPIO_46,    MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))   /* gmac1_clk_ref */
-        >;
-    };
-
-    pinctrl_can_0: can_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_75,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* can_tx0 */
-            K1X_PADCONF(GPIO_76,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))    /* can_rx0 */
-        >;
-    };
-
-    pinctrl_can_1: can_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_54,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* can_tx0 */
-            K1X_PADCONF(GPIO_55,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* can_rx0 */
-        >;
-    };
-
-    pinctrl_hdmi_0: hdmi_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_86, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))         /* hdmi_tx_hscl */
-            K1X_PADCONF(GPIO_87, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))         /* hdmi_tx_hsda */
-            K1X_PADCONF(GPIO_88, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))       /* hdmi_tx_hcec */
-            K1X_PADCONF(GPIO_89, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))       /* hdmi_tx_pdp */
-        >;
-    };
-
-    pinctrl_hdmi_1: hdmi_1_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_59, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))         /* hdmi_tx_hscl */
-            K1X_PADCONF(GPIO_60, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))         /* hdmi_tx_hsda */
-            K1X_PADCONF(GPIO_61, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))         /* hdmi_tx_hcec */
-            K1X_PADCONF(GPIO_62, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))         /* hdmi_tx_pdp */
-        >;
-    };
-
-    pinctrl_spi_lcd_0: spi_lcd_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_86,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* dclk */
-            K1X_PADCONF(GPIO_87,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* dcx */
-            K1X_PADCONF(GPIO_88,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)) /* din */
-            K1X_PADCONF(GPIO_89,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)) /* dout0 */
-            K1X_PADCONF(GPIO_90,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2)) /* dout1 */
-            K1X_PADCONF(GPIO_91,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* dsi_te */
-            K1X_PADCONF(GPIO_92,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* smpn_rstb */
-        >;
-    };
-
-    pinctrl_spi_lcd_1: spi_lcd_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(PRI_TDI,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* dclk */
-            K1X_PADCONF(PRI_TMS,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* dcx */
-            K1X_PADCONF(PRI_TCK,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* din */
-            K1X_PADCONF(PRI_TDO,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* dout0 */
-            K1X_PADCONF(GPIO_74,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* dout1 */
-            K1X_PADCONF(GPIO_114,   MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* dsi_te */
-            K1X_PADCONF(GPIO_63,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* smpn_rstb */
-        >;
-    };
-
-    pinctrl_camera0: camera0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_53,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* cam_mclk0 */
-        >;
-    };
-
-    pinctrl_camera1: camera1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_58,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* cam_mclk1 */
-        >;
-    };
-
-    pinctrl_camera2: camera2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_120,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* cam_mclk2 */
-        >;
-    };
-
-    pinctrl_pmic: pmic_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(VCXO_EN, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))         /* vcxo_en */
-            K1X_PADCONF(DVL0,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))       /* dvl0 */
-            K1X_PADCONF(DVL1,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))       /* dvl1 */
-        >;
-    };
-
-    pinctrl_mn_clk_0: mn_clk_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_92,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))     /* mn_clk */
-        >;
-    };
-
-    pinctrl_mn_clk_1: mn_clk_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_81,    MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* mn_clk */
-        >;
-    };
-
-    pinctrl_mn_clk_2: mn_clk_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_44,    MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* mn_clk */
-        >;
-    };
-
-    pinctrl_mn_clk_3: mn_clk_3_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_20,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* mn_clk */
-        >;
-    };
-
-    pinctrl_mn_clk_4: mn_clk_4_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_23,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* mn_clk */
-        >;
-    };
-
-    pinctrl_mn_clk_5: mn_clk_5_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_32,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* mn_clk */
-        >;
-    };
-
-    pinctrl_mn_clk2_0: mn_clk2_0_grp {
-        pinctrl-single,pins = <
-            K1X_PADCONF(GPIO_91,    MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))      /* mn_clk2 */
-        >;
-    };
-
-    pinctrl_mn_clk2_1: mn_clk2_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_85,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))   /* mn_clk2 */
-        >;
-    };
-
-    pinctrl_vcxo_0: vcxo_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(DVL0,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* vcxo_req */
-            K1X_PADCONF(DVL1,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))    /* vcxo_out */
-        >;
-    };
-
-    pinctrl_vcxo_1: vcxo_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_16,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* vcxo_req */
-            K1X_PADCONF(GPIO_17,    MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* vcxo_out */
-        >;
-    };
-
-    pinctrl_vcxo_2: vcxo_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_89,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* vcxo_req */
-            K1X_PADCONF(GPIO_90,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* vcxo_out */
-        >;
-    };
-
-    pinctrl_vcxo_out_0: vcxo_out_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_91,    MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* vcxo_out_0 */
-        >;
-    };
-
-    pinctrl_vcxo_out_1: vcxo_out_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_12,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* vcxo_out */
-        >;
-    };
-
-    pinctrl_32k_out_0: 32k_out_0_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_21,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* 32k_out */
-        >;
-    };
-
-    pinctrl_32k_out_1: 32k_out_1_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_31,    MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* 32k_out */
-        >;
-    };
-
-    pinctrl_32k_out_2: 32k_out_2_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(GPIO_28,    MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))   /* 32k_out */
-        >;
-    };
-
-    pinctrl_pri: pri_grp {
-        pinctrl-single,pins =<
-            K1X_PADCONF(PRI_TDI,    MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* pri_tdi */
-            K1X_PADCONF(PRI_TMS,    MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* pri_tms */
-            K1X_PADCONF(PRI_TCK,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))  /* pri_tck */
-            K1X_PADCONF(PRI_TDO,    MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))    /* pri_tck */
-        >;
-    };
+	pinctrl_uart0_0: uart0_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_DAT3, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart0_txd */
+			K1X_PADCONF(MMC1_DAT2, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart0_rxd */
+		>;
+	};
+
+	pinctrl_uart0_1: uart0_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_CMD, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart0_txd */
+			K1X_PADCONF(GPIO_80,  MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart0_rxd */
+		>;
+	};
+
+	pinctrl_uart0_2: uart0_2_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_68, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart0_txd */
+			K1X_PADCONF(GPIO_69, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart0_rxd */
+		>;
+	};
+
+	pinctrl_uart2: uart2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_21, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_txd */
+			K1X_PADCONF(GPIO_22, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_rxd */
+			K1X_PADCONF(GPIO_23, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_cts_n */
+			K1X_PADCONF(GPIO_24, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_rts_n */
+		>;
+	};
+
+	pinctrl_uart3_0: uart3_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_81, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_txd */
+			K1X_PADCONF(GPIO_82, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rxd */
+			K1X_PADCONF(GPIO_83, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_cts_n */
+			K1X_PADCONF(GPIO_84, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rts_n */
+		>;
+	};
+
+	pinctrl_uart3_1: uart3_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_18, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_txd */
+			K1X_PADCONF(GPIO_19, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rxd */
+			K1X_PADCONF(GPIO_20, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_cts_n */
+			K1X_PADCONF(GPIO_21, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart3_rts_n */
+		>;
+	};
+
+	pinctrl_uart3_2: uart3_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_53, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart3_txd */
+			K1X_PADCONF(GPIO_54, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rxd */
+			K1X_PADCONF(GPIO_55, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_cts_n */
+			K1X_PADCONF(GPIO_56, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rts_n */
+		>;
+	};
+
+	pinctrl_uart4_0: uart4_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(QSPI_DAT1, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart4_txd */
+			K1X_PADCONF(QSPI_DAT0, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart4_rxd */
+		>;
+	};
+
+	pinctrl_uart4_1: uart4_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_81, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_cts_n */
+			K1X_PADCONF(GPIO_82, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rts_n */
+			K1X_PADCONF(GPIO_83, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_txd */
+			K1X_PADCONF(GPIO_84, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rxd */
+		>;
+	};
+
+	pinctrl_uart4_2: uart4_2_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_23, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_txd */
+			K1X_PADCONF(GPIO_24, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rxd */
+		>;
+	};
+
+	pinctrl_uart4_3: uart4_3_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_33, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_txd */
+			K1X_PADCONF(GPIO_34, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rxd */
+			K1X_PADCONF(GPIO_35, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_cts_n */
+			K1X_PADCONF(GPIO_36, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rts_n */
+		>;
+	};
+
+	pinctrl_uart4_4: uart4_4_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_111, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_txd */
+			K1X_PADCONF(GPIO_112, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rxd */
+			K1X_PADCONF(GPIO_113, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_cts_n */
+			K1X_PADCONF(GPIO_114, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rts_n */
+		>;
+	};
+
+	pinctrl_uart5_0: uart5_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(QSPI_CLK, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart5_txd */
+			K1X_PADCONF(QSPI_CSI, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart5_rxd */
+		>;
+	};
+
+	pinctrl_uart5_1: uart5_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_25, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_txd */
+			K1X_PADCONF(GPIO_26, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rxd */
+			K1X_PADCONF(GPIO_27, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_cts_n */
+			K1X_PADCONF(GPIO_28, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rts_n */
+		>;
+	};
+
+	pinctrl_uart5_2: uart5_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_42, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_txd */
+			K1X_PADCONF(GPIO_43, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rxd */
+			K1X_PADCONF(GPIO_44, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_cts_n */
+			K1X_PADCONF(GPIO_45, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rts_n */
+		>;
+	};
+
+	pinctrl_uart5_3: uart5_3_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(PRI_TDI, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_txd */
+			K1X_PADCONF(PRI_TMS, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rxd */
+			K1X_PADCONF(PRI_TCK, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_cts_n */
+			K1X_PADCONF(PRI_TDO, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rts_n */
+		>;
+	};
+
+	pinctrl_uart6_0: uart6_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_85, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_cts_n */
+			K1X_PADCONF(GPIO_86, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_txd */
+			K1X_PADCONF(GPIO_87, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_rxd */
+			K1X_PADCONF(GPIO_90, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_rts_n */
+		>;
+	};
+
+	pinctrl_uart6_1: uart6_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_00, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_txd */
+			K1X_PADCONF(GPIO_01, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_rxd */
+			K1X_PADCONF(GPIO_02, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_cts_n */
+			K1X_PADCONF(GPIO_03, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_rts_n */
+		>;
+	};
+
+	pinctrl_uart6_2: uart6_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_56, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_txd */
+			K1X_PADCONF(GPIO_57, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_rxd */
+		>;
+	};
+
+	pinctrl_uart7_0: uart7_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_88, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_txd */
+			K1X_PADCONF(GPIO_89, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_rxd */
+		>;
+	};
+
+	pinctrl_uart7_1: uart7_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_04, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_txd */
+			K1X_PADCONF(GPIO_05, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_rxd */
+			K1X_PADCONF(GPIO_06, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_cts_n */
+			K1X_PADCONF(GPIO_07, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_rts_n */
+		>;
+	};
+
+	pinctrl_uart8_0: uart8_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_82, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart8_txd */
+			K1X_PADCONF(GPIO_83, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart8_rxd */
+		>;
+	};
+
+	pinctrl_uart8_1: uart8_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_08, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_txd */
+			K1X_PADCONF(GPIO_09, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_rxd */
+			K1X_PADCONF(GPIO_10, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_cts_n */
+			K1X_PADCONF(GPIO_11, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_rts_n */
+		>;
+	};
+
+	pinctrl_uart8_2: uart8_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_75, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart8_txd */
+			K1X_PADCONF(GPIO_76, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart8_rxd */
+			K1X_PADCONF(GPIO_77, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart8_cts_n */
+			K1X_PADCONF(GPIO_78, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart8_rts_n */
+		>;
+	};
+
+	pinctrl_uart9_0: uart9_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_12, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_txd */
+			K1X_PADCONF(GPIO_13, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_rxd */
+		>;
+	};
+
+	pinctrl_uart9_1: uart9_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_110, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_cts_n */
+			K1X_PADCONF(GPIO_115, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_rts_n */
+			K1X_PADCONF(GPIO_116, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_txd */
+			K1X_PADCONF(GPIO_117, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_rxd */
+		>;
+	};
+
+	pinctrl_uart9_2: uart9_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(PRI_TCK, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_txd */
+			K1X_PADCONF(PRI_TDO, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_rxd */
+		>;
+	};
+
+	pinctrl_i2c0: i2c0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_54, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c0_scl */
+			K1X_PADCONF(GPIO_55, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c0_sda */
+		>;
+	};
+
+	pinctrl_i2c1: i2c1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_56, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c1_scl */
+			K1X_PADCONF(GPIO_57, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c1_sda */
+		>;
+	};
+
+	pinctrl_i2c2_0: i2c2_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_84, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_scl */
+			K1X_PADCONF(GPIO_85, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_sda */
+		>;
+	};
+
+	pinctrl_i2c2_1: i2c2_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(PRI_TDI, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_scl */
+			K1X_PADCONF(PRI_TMS, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_sda */
+		>;
+	};
+
+	pinctrl_i2c2_2: i2c2_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_68, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_scl */
+			K1X_PADCONF(GPIO_69, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_sda */
+		>;
+	};
+
+	pinctrl_i2c3_0: i2c3_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_38, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_scl */
+			K1X_PADCONF(GPIO_39, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_sda */
+		>;
+	};
+
+	pinctrl_i2c3_1: i2c3_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_47, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_scl */
+			K1X_PADCONF(GPIO_48, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_sda */
+		>;
+	};
+
+	pinctrl_i2c3_2: i2c3_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_77, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_scl */
+			K1X_PADCONF(GPIO_78, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_sda */
+		>;
+	};
+
+	pinctrl_i2c4_0: i2c4_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_40, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c4_scl */
+			K1X_PADCONF(GPIO_41, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c4_sda */
+		>;
+	};
+
+	pinctrl_i2c4_1: i2c4_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_75, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_scl */
+			K1X_PADCONF(GPIO_76, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_sda */
+		>;
+	};
+
+	pinctrl_i2c4_2: i2c4_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_51, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_scl */
+			K1X_PADCONF(GPIO_52, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_sda */
+		>;
+	};
+
+	pinctrl_i2c5_0: i2c5_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_81, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_scl */
+			K1X_PADCONF(GPIO_82, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_sda */
+		>;
+	};
+
+	pinctrl_i2c5_1: i2c5_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_54, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_scl */
+			K1X_PADCONF(GPIO_55, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_sda */
+		>;
+	};
+
+	pinctrl_i2c6_0: i2c6_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_83, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_90, MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* i2c6_sda */
+		>;
+	};
+
+	pinctrl_i2c6_1: i2c6_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_118, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_119, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
+		>;
+	};
+
+	pinctrl_i2c6_2: i2c6_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_56, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_57, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
+		>;
+	};
+
+	pinctrl_i2c7: i2c7_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_118, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_119, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* i2c6_sda */
+		>;
+	};
+
+	pinctrl_i2c8: i2c8_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(PWR_SCL, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* pwr_scl */
+			K1X_PADCONF(PWR_SDA, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* pwr_sda */
+		>;
+	};
+
+	pinctrl_one_wire_0: one_wire_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_110, MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* one_wire */
+		>;
+	};
+
+	pinctrl_one_wire_1: one_wire_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_47, MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* one_wire */
+		>;
+	};
+
+	pinctrl_ir_rx_0: ir_rx_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(DVL1, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* ir_rx */
+		>;
+	};
+
+	pinctrl_ir_rx_1: ir_rx_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_79, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* ir_rx */
+		>;
+	};
+
+	pinctrl_ir_rx_2: ir_rx_2_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_58, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* ir_rx */
+		>;
+	};
+
+	pinctrl_pwm0_0: pwm0_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_DAT3, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm0 */
+		>;
+	};
+
+	pinctrl_pwm0_1: pwm0_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_14, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm0 */
+		>;
+	};
+
+	pinctrl_pwm0_2: pwm0_2_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_22, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm0 */
+		>;
+	};
+
+	pinctrl_pwm1_0: pwm1_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_DAT2, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm1 */
+		>;
+	};
+
+	pinctrl_pwm1_1: pwm1_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_29, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm1 */
+		>;
+	};
+
+	pinctrl_pwm1_2: pwm1_2_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_23, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm1 */
+		>;
+	};
+
+	pinctrl_pwm2_0: pwm2_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_DAT1, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm2 */
+		>;
+	};
+
+	pinctrl_pwm2_1: pwm2_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_22, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm2 */
+		>;
+	};
+
+	pinctrl_pwm2_2: pwm2_2_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_30, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm2 */
+		>;
+	};
+
+	pinctrl_pwm2_3: pwm2_3_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_24, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm2 */
+		>;
+	};
+
+	pinctrl_pwm3_0: pwm3_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_DAT0, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm3 */
+		>;
+	};
+
+	pinctrl_pwm3_1: pwm3_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_33, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm3 */
+		>;
+	};
+
+	pinctrl_pwm3_2: pwm3_2_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_25, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm3 */
+		>;
+	};
+
+	pinctrl_pwm4_0: pwm4_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_CMD, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm4 */
+		>;
+	};
+
+	pinctrl_pwm4_1: pwm4_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_34, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm4 */
+		>;
+	};
+
+	pinctrl_pwm5_0: pwm5_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_CLK, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm5 */
+		>;
+	};
+
+	pinctrl_pwm5_1: pwm5_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_35, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm5 */
+		>;
+	};
+
+	pinctrl_pwm6_0: pwm6_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_88, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm6 */
+		>;
+	};
+
+	pinctrl_pwm6_1: pwm6_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_36, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm6 */
+		>;
+	};
+
+	pinctrl_pwm7_0: pwm7_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_92, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm7 */
+		>;
+	};
+
+	pinctrl_pwm7_1: pwm7_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_37, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm7 */
+		>;
+	};
+
+	pinctrl_pwm8_0: pwm8_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_00, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm8 */
+		>;
+	};
+
+	pinctrl_pwm8_1: pwm8_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_38, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm8 */
+		>;
+	};
+
+	pinctrl_pwm9_0: pwm9_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_01, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm9 */
+		>;
+	};
+
+	pinctrl_pwm9_1: pwm9_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_39, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm9 */
+		>;
+	};
+
+	pinctrl_pwm9_2: pwm9_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_74, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm9 */
+		>;
+	};
+
+	pinctrl_pwm10_0: pwm10_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_02, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm10 */
+		>;
+	};
+
+	pinctrl_pwm10_1: pwm10_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_40, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm10 */
+		>;
+	};
+
+	pinctrl_pwm11_0: pwm11_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_03, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm11 */
+		>;
+	};
+
+	pinctrl_pwm11_1: pwm11_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_41, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm11 */
+		>;
+	};
+
+	pinctrl_pwm12_0: pwm12_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_04, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm12 */
+		>;
+	};
+
+	pinctrl_pwm12_1: pwm12_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_42, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm12 */
+		>;
+	};
+
+	pinctrl_pwm13_0: pwm13_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_05, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm13 */
+		>;
+	};
+
+	pinctrl_pwm13_1: pwm13_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_43, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm13 */
+		>;
+	};
+
+	pinctrl_pwm14_0: pwm14_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_06, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm14 */
+		>;
+	};
+
+	pinctrl_pwm14_1: pwm14_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_44, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm14 */
+		>;
+	};
+
+	pinctrl_pwm15_0: pwm15_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_07, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm15 */
+		>;
+	};
+
+	pinctrl_pwm15_1: pwm15_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_45, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm15 */
+		>;
+	};
+
+	pinctrl_pwm16_0: pwm16_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_09, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm16 */
+		>;
+	};
+
+	pinctrl_pwm16_1: pwm16_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_46, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm16 */
+		>;
+	};
+
+	pinctrl_pwm17_0: pwm17_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_10, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm17 */
+		>;
+	};
+
+	pinctrl_pwm17_1: pwm17_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_53, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm17 */
+		>;
+	};
+
+	pinctrl_pwm18_0: pwm18_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_11, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm18 */
+		>;
+	};
+
+	pinctrl_pwm18_1: pwm18_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_57, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm18 */
+		>;
+	};
+
+	pinctrl_pwm19_0: pwm19_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_13, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm19 */
+		>;
+	};
+
+	pinctrl_pwm19_1: pwm19_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_63, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm19 */
+		>;
+	};
+
+	pinctrl_rpwm2_0: rpwm2_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_79, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* rcpu_pwm2 */
+		>;
+	};
+
+	pinctrl_sspa0_0: sspa0_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_118, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_clk */
+			K1X_PADCONF(GPIO_119, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_frm */
+			K1X_PADCONF(GPIO_120, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_txd */
+			K1X_PADCONF(GPIO_121, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_rxd */
+			K1X_PADCONF(GPIO_122, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_sysclk */
+		>;
+	};
+
+	pinctrl_sspa0_1: sspa0_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_58,  MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_sysclk */
+			K1X_PADCONF(GPIO_111, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_clk */
+			K1X_PADCONF(GPIO_112, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_frm */
+			K1X_PADCONF(GPIO_113, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_txd */
+			K1X_PADCONF(GPIO_114, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_rxd */
+		>;
+	};
+
+	pinctrl_sspa1: sspa1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_24, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_sysclk */
+			K1X_PADCONF(GPIO_25, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_sclk */
+			K1X_PADCONF(GPIO_26, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_frm */
+			K1X_PADCONF(GPIO_27, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_txd */
+			K1X_PADCONF(GPIO_28, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_rxd */
+		>;
+	};
+
+	pinctrl_ssp2_0: ssp2_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_75, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_sclk */
+			K1X_PADCONF(GPIO_76, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_frm */
+			K1X_PADCONF(GPIO_77, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_txd */
+			K1X_PADCONF(GPIO_78, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_rxd */
+		>;
+	};
+
+	pinctrl_ssp2_1: ssp2_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_64, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_sclk */
+			K1X_PADCONF(GPIO_65, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_frm */
+			K1X_PADCONF(GPIO_66, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_txd */
+			K1X_PADCONF(GPIO_67, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_rxd */
+		>;
+	};
+
+	pinctrl_ssp3_0: ssp3_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_75, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_sclk */
+			K1X_PADCONF(GPIO_76, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_frm */
+			K1X_PADCONF(GPIO_77, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_txd */
+			K1X_PADCONF(GPIO_78, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_rxd */
+		>;
+	};
+
+	pinctrl_ssp3_1: ssp3_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_59, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_sclk */
+			K1X_PADCONF(GPIO_60, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_frm */
+			K1X_PADCONF(GPIO_61, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_txd */
+			K1X_PADCONF(GPIO_62, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_rxd */
+		>;
+	};
+
+	pinctrl_qspi: qspi_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(QSPI_DAT3, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d3 */
+			K1X_PADCONF(QSPI_DAT2, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d2 */
+			K1X_PADCONF(QSPI_DAT1, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d1 */
+			K1X_PADCONF(QSPI_DAT0, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d1 */
+			K1X_PADCONF(QSPI_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_clk */
+			K1X_PADCONF(QSPI_CSI,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* qspi_csi */
+		>;
+	};
+
+	pinctrl_mmc1: mmc1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d3 */
+			K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d2 */
+			K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d1 */
+			K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d0 */
+			K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_cmd */
+			K1X_PADCONF(MMC1_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* mmc1_clk */
+		>;
+	};
+
+	pinctrl_mmc1_fast: mmc1_fast_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d3 */
+			K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d2 */
+			K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d1 */
+			K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d0 */
+			K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_cmd */
+			K1X_PADCONF(MMC1_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS3))	/* mmc1_clk */
+		>;
+	};
+
+	pinctrl_mmc2: mmc2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_15, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mmc2_data3 */
+			K1X_PADCONF(GPIO_16, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mmc2_data2 */
+			K1X_PADCONF(GPIO_17, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mmc2_data1 */
+			K1X_PADCONF(GPIO_18, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mmc2_data0 */
+			K1X_PADCONF(GPIO_19, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mmc2_cmd */
+			K1X_PADCONF(GPIO_20, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mmc2_clk */
+		>;
+	};
+
+	pinctrl_usb0_0: usb0_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_125, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vbus_on0 */
+			K1X_PADCONF(GPIO_126, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* usb_id0 */
+			K1X_PADCONF(GPIO_127, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus0_iso */
+		>;
+	};
+
+	pinctrl_usb0_1: usb0_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_64, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vbus_on0 */
+			K1X_PADCONF(GPIO_65, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* usb_id0 */
+			K1X_PADCONF(GPIO_63, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus0_iso */
+		>;
+	};
+
+	pinctrl_usb1_0: usb1_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_124, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus1_iso */
+		>;
+	};
+
+	pinctrl_usb1_1: usb1_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_66, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus1_iso */
+		>;
+	};
+
+	pinctrl_usb2_0: usb2_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_121, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vbus_on2 */
+			K1X_PADCONF(GPIO_122, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* usb_id2 */
+			K1X_PADCONF(GPIO_123, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus2_iso */
+		>;
+	};
+
+	pinctrl_usb2_1: usb2_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_68, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vbus_on2 */
+			K1X_PADCONF(GPIO_69, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* usb_id2 */
+			K1X_PADCONF(GPIO_67, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus2_iso */
+		>;
+	};
+
+	pinctrl_pcie0_0: pcie0_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_15, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_16, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_17, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie0_1: pcie0_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_29, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_30, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_31, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie0_2: pcie0_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_110, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_115, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_116, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie0_3: pcie0_3_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_53, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_54, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_55, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie1_0: pcie1_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_15, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_perstn */
+			K1X_PADCONF(GPIO_16, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_waken */
+			K1X_PADCONF(GPIO_17, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie1_1: pcie1_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_32, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_perstn */
+			K1X_PADCONF(GPIO_33, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_waken */
+			K1X_PADCONF(GPIO_34, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie1_2: pcie1_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_56, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_perstn */
+			K1X_PADCONF(GPIO_57, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_waken */
+			K1X_PADCONF(GPIO_58, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie1_3: pcie1_3_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_59, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_perstn */
+			K1X_PADCONF(GPIO_60, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_waken */
+			K1X_PADCONF(GPIO_61, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie2_0: pcie2_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_18, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_19, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_20, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie2_1: pcie2_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_35, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_36, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_37, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie2_2: pcie2_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_62,  MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_74,  MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_117, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie2_3: pcie2_3_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_111, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_112, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_113, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+		>;
+	};
+
+	pinctrl_pcie2_4: pcie2_4_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_62,  MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_112, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_117, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+		>;
+	};
+
+	pinctrl_gmac0: gmac0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_00, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rxdv */
+			K1X_PADCONF(GPIO_01, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d0 */
+			K1X_PADCONF(GPIO_02, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d1 */
+			K1X_PADCONF(GPIO_03, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_clk */
+			K1X_PADCONF(GPIO_04, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d2 */
+			K1X_PADCONF(GPIO_05, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_rx_d3 */
+			K1X_PADCONF(GPIO_06, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d0 */
+			K1X_PADCONF(GPIO_07, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d1 */
+			K1X_PADCONF(GPIO_08, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx */
+			K1X_PADCONF(GPIO_09, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d2 */
+			K1X_PADCONF(GPIO_10, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_d3 */
+			K1X_PADCONF(GPIO_11, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_tx_en */
+			K1X_PADCONF(GPIO_12, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_mdc */
+			K1X_PADCONF(GPIO_13, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_mdio */
+			K1X_PADCONF(GPIO_14, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_int_n */
+			K1X_PADCONF(GPIO_45, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac0_clk_ref */
+		>;
+	};
+
+	pinctrl_gmac1: gmac1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_29, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rxdv */
+			K1X_PADCONF(GPIO_30, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d0 */
+			K1X_PADCONF(GPIO_31, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d1 */
+			K1X_PADCONF(GPIO_32, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_clk */
+			K1X_PADCONF(GPIO_33, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d2 */
+			K1X_PADCONF(GPIO_34, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_rx_d3 */
+			K1X_PADCONF(GPIO_35, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx_d0 */
+			K1X_PADCONF(GPIO_36, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx_d1 */
+			K1X_PADCONF(GPIO_37, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx */
+			K1X_PADCONF(GPIO_38, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx_d2 */
+			K1X_PADCONF(GPIO_39, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx_d3 */
+			K1X_PADCONF(GPIO_40, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_tx_en */
+			K1X_PADCONF(GPIO_41, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_mdc */
+			K1X_PADCONF(GPIO_42, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_mdio */
+			K1X_PADCONF(GPIO_43, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_int_n */
+			K1X_PADCONF(GPIO_46, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* gmac1_clk_ref */
+		>;
+	};
+
+	pinctrl_can_0: can_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_75, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* can_tx0 */
+			K1X_PADCONF(GPIO_76, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* can_rx0 */
+		>;
+	};
+
+	pinctrl_can_1: can_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_54, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* can_tx0 */
+			K1X_PADCONF(GPIO_55, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* can_rx0 */
+		>;
+	};
+
+	pinctrl_hdmi_0: hdmi_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_86, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hscl */
+			K1X_PADCONF(GPIO_87, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hsda */
+			K1X_PADCONF(GPIO_88, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* hdmi_tx_hcec */
+			K1X_PADCONF(GPIO_89, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* hdmi_tx_pdp */
+		>;
+	};
+
+	pinctrl_hdmi_1: hdmi_1_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_59, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hscl */
+			K1X_PADCONF(GPIO_60, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hsda */
+			K1X_PADCONF(GPIO_61, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hcec */
+			K1X_PADCONF(GPIO_62, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_pdp */
+		>;
+	};
+
+	pinctrl_spi_lcd_0: spi_lcd_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_86, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dclk */
+			K1X_PADCONF(GPIO_87, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dcx */
+			K1X_PADCONF(GPIO_88, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* din */
+			K1X_PADCONF(GPIO_89, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dout0 */
+			K1X_PADCONF(GPIO_90, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dout1 */
+			K1X_PADCONF(GPIO_91, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dsi_te */
+			K1X_PADCONF(GPIO_92, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* smpn_rstb */
+		>;
+	};
+
+	pinctrl_spi_lcd_1: spi_lcd_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(PRI_TDI,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dclk */
+			K1X_PADCONF(PRI_TMS,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dcx */
+			K1X_PADCONF(PRI_TCK,  MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* din */
+			K1X_PADCONF(PRI_TDO,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dout0 */
+			K1X_PADCONF(GPIO_74,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dout1 */
+			K1X_PADCONF(GPIO_114, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dsi_te */
+			K1X_PADCONF(GPIO_63,  MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* smpn_rstb */
+		>;
+	};
+
+	pinctrl_camera0: camera0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_53, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* cam_mclk0 */
+		>;
+	};
+
+	pinctrl_camera1: camera1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_58, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* cam_mclk1 */
+		>;
+	};
+
+	pinctrl_camera2: camera2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_120, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* cam_mclk2 */
+		>;
+	};
+
+	pinctrl_pmic: pmic_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(VCXO_EN, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_en */
+			K1X_PADCONF(DVL0,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dvl0 */
+			K1X_PADCONF(DVL1,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dvl1 */
+		>;
+	};
+
+	pinctrl_mn_clk_0: mn_clk_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_92, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk */
+		>;
+	};
+
+	pinctrl_mn_clk_1: mn_clk_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_81, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk */
+		>;
+	};
+
+	pinctrl_mn_clk_2: mn_clk_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_44, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* mn_clk */
+		>;
+	};
+
+	pinctrl_mn_clk_3: mn_clk_3_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_20, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk */
+		>;
+	};
+
+	pinctrl_mn_clk_4: mn_clk_4_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_23, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* mn_clk */
+		>;
+	};
+
+	pinctrl_mn_clk_5: mn_clk_5_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_32, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* mn_clk */
+		>;
+	};
+
+	pinctrl_mn_clk2_0: mn_clk2_0_grp {
+		pinctrl-single,pins = <
+			K1X_PADCONF(GPIO_91, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk2 */
+		>;
+	};
+
+	pinctrl_mn_clk2_1: mn_clk2_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_85, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk2 */
+		>;
+	};
+
+	pinctrl_vcxo_0: vcxo_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(DVL0, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_req */
+			K1X_PADCONF(DVL1, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_out */
+		>;
+	};
+
+	pinctrl_vcxo_1: vcxo_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_16, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_req */
+			K1X_PADCONF(GPIO_17, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_out */
+		>;
+	};
+
+	pinctrl_vcxo_2: vcxo_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_89, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_req */
+			K1X_PADCONF(GPIO_90, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_out */
+		>;
+	};
+
+	pinctrl_vcxo_out_0: vcxo_out_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_91, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_out_0 */
+		>;
+	};
+
+	pinctrl_vcxo_out_1: vcxo_out_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_12, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_out */
+		>;
+	};
+
+	pinctrl_32k_out_0: 32k_out_0_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_21, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* 32k_out */
+		>;
+	};
+
+	pinctrl_32k_out_1: 32k_out_1_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_31, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* 32k_out */
+		>;
+	};
+
+	pinctrl_32k_out_2: 32k_out_2_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(GPIO_28, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* 32k_out */
+		>;
+	};
+
+	pinctrl_pri: pri_grp {
+		pinctrl-single,pins =<
+			K1X_PADCONF(PRI_TDI, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pri_tdi */
+			K1X_PADCONF(PRI_TMS, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pri_tms */
+			K1X_PADCONF(PRI_TCK, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pri_tck */
+			K1X_PADCONF(PRI_TDO, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pri_tck */
+		>;
+	};
 };
 
-- 
2.47.0

