<module name="SCACHE_MMU" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SCACHE_MMU_LARGE_ADDR_i_0" acronym="SCACHE_MMU_LARGE_ADDR_i_0" offset="0x0" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_ADDR_i_1" acronym="SCACHE_MMU_LARGE_ADDR_i_1" offset="0x4" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_ADDR_i_2" acronym="SCACHE_MMU_LARGE_ADDR_i_2" offset="0x8" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_ADDR_i_3" acronym="SCACHE_MMU_LARGE_ADDR_i_3" offset="0xC" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_ADDR_i_4" acronym="SCACHE_MMU_LARGE_ADDR_i_4" offset="0x10" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_ADDR_i_5" acronym="SCACHE_MMU_LARGE_ADDR_i_5" offset="0x14" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_ADDR_i_6" acronym="SCACHE_MMU_LARGE_ADDR_i_6" offset="0x18" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_ADDR_i_7" acronym="SCACHE_MMU_LARGE_ADDR_i_7" offset="0x1C" width="32" description="">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="24" end="0" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_0" acronym="SCACHE_MMU_LARGE_XLTE_i_0" offset="0x0" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_1" acronym="SCACHE_MMU_LARGE_XLTE_i_1" offset="0x4" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_2" acronym="SCACHE_MMU_LARGE_XLTE_i_2" offset="0x8" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_3" acronym="SCACHE_MMU_LARGE_XLTE_i_3" offset="0xC" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_4" acronym="SCACHE_MMU_LARGE_XLTE_i_4" offset="0x10" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_5" acronym="SCACHE_MMU_LARGE_XLTE_i_5" offset="0x14" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_6" acronym="SCACHE_MMU_LARGE_XLTE_i_6" offset="0x18" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_XLTE_i_7" acronym="SCACHE_MMU_LARGE_XLTE_i_7" offset="0x1C" width="32" description="Large page translated address">
    <bitfield id="ADDRESS" width="7" begin="31" end="25" resetval="0x00" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="24" end="1" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_0" acronym="SCACHE_MMU_LARGE_POLICY_i_0" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_1" acronym="SCACHE_MMU_LARGE_POLICY_i_1" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_2" acronym="SCACHE_MMU_LARGE_POLICY_i_2" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_3" acronym="SCACHE_MMU_LARGE_POLICY_i_3" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_4" acronym="SCACHE_MMU_LARGE_POLICY_i_4" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_5" acronym="SCACHE_MMU_LARGE_POLICY_i_5" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_6" acronym="SCACHE_MMU_LARGE_POLICY_i_6" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_LARGE_POLICY_i_7" acronym="SCACHE_MMU_LARGE_POLICY_i_7" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="not posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MED_ADDR_j_0" acronym="SCACHE_MMU_MED_ADDR_j_0" offset="0x60" width="32" description="">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_MED_ADDR_j_1" acronym="SCACHE_MMU_MED_ADDR_j_1" offset="0x64" width="32" description="">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_MED_ADDR_j_2" acronym="SCACHE_MMU_MED_ADDR_j_2" offset="0x68" width="32" description="">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_MED_ADDR_j_3" acronym="SCACHE_MMU_MED_ADDR_j_3" offset="0x6C" width="32" description="">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_MED_ADDR_j_4" acronym="SCACHE_MMU_MED_ADDR_j_4" offset="0x70" width="32" description="">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_MED_ADDR_j_5" acronym="SCACHE_MMU_MED_ADDR_j_5" offset="0x74" width="32" description="">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_MED_ADDR_j_6" acronym="SCACHE_MMU_MED_ADDR_j_6" offset="0x78" width="32" description="">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="16" end="0" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_MED_XLTE_j_0" acronym="SCACHE_MMU_MED_XLTE_j_0" offset="0xA0" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MED_XLTE_j_1" acronym="SCACHE_MMU_MED_XLTE_j_1" offset="0xA4" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MED_XLTE_j_2" acronym="SCACHE_MMU_MED_XLTE_j_2" offset="0xA8" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MED_XLTE_j_3" acronym="SCACHE_MMU_MED_XLTE_j_3" offset="0xAC" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MED_XLTE_j_4" acronym="SCACHE_MMU_MED_XLTE_j_4" offset="0xB0" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MED_XLTE_j_5" acronym="SCACHE_MMU_MED_XLTE_j_5" offset="0xB4" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MED_XLTE_j_6" acronym="SCACHE_MMU_MED_XLTE_j_6" offset="0xB8" width="32" description="Medium page translated address">
    <bitfield id="ADDRESS" width="15" begin="31" end="17" resetval="0x0000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="16" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MED_POLICY_j_0" acronym="SCACHE_MMU_MED_POLICY_j_0" offset="0xE0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MED_POLICY_j_1" acronym="SCACHE_MMU_MED_POLICY_j_1" offset="0xE4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MED_POLICY_j_2" acronym="SCACHE_MMU_MED_POLICY_j_2" offset="0xE8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MED_POLICY_j_3" acronym="SCACHE_MMU_MED_POLICY_j_3" offset="0xEC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MED_POLICY_j_4" acronym="SCACHE_MMU_MED_POLICY_j_4" offset="0xF0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MED_POLICY_j_5" acronym="SCACHE_MMU_MED_POLICY_j_5" offset="0xF4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MED_POLICY_j_6" acronym="SCACHE_MMU_MED_POLICY_j_6" offset="0xF8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="0" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="0" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="0" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Read returns 0. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_SMALL_ADDR_k_0" acronym="SCACHE_MMU_SMALL_ADDR_k_0" offset="0x120" width="32" description="Small Page0 Address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_SMALL_ADDR_k_1" acronym="SCACHE_MMU_SMALL_ADDR_k_1" offset="0x124" width="32" description="Small Page0 Address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="See." description="logical source address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SCACHE_MMU_SMALL_XLTE_k_0" acronym="SCACHE_MMU_SMALL_XLTE_k_0" offset="0x1A0" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="0x00000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_SMALL_XLTE_k_1" acronym="SCACHE_MMU_SMALL_XLTE_k_1" offset="0x1A4" width="32" description="Small page translated address">
    <bitfield id="ADDRESS" width="20" begin="31" end="12" resetval="0x00000" description="Logical source translated address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IGNORE" width="1" begin="0" end="0" resetval="0" description="Do not use translated address." range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_SMALL_POLICY_k_0" acronym="SCACHE_MMU_SMALL_POLICY_k_0" offset="0x220" width="32" description="Small page0 policy">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="1" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="1" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="1" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="1" description="Read returns 1. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_SMALL_POLICY_k_1" acronym="SCACHE_MMU_SMALL_POLICY_k_1" offset="0x224" width="32" description="Small page0 policy">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="L2_WR_POLICY" width="1" begin="23" end="23" resetval="0" description="L2 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L2_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L2_ALLOCATE" width="1" begin="22" end="22" resetval="0" description="L2 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L2_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L2_POSTED" width="1" begin="21" end="21" resetval="0" description="L2 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L2_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L2_CACHEABLE" width="1" begin="20" end="20" resetval="0" description="L2 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L2_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="L1_WR_POLICY" width="1" begin="19" end="19" resetval="0" description="L1 write policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_WR_POLICY_0" description="write through"/>
      <bitenum value="1" token="L1_WR_POLICY_1" description="write back"/>
    </bitfield>
    <bitfield id="L1_ALLOCATE" width="1" begin="18" end="18" resetval="0" description="L1 allocate policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_ALLOCATE_0" description="no writes are allocated"/>
      <bitenum value="1" token="L1_ALLOCATE_1" description="follow sideband"/>
    </bitfield>
    <bitfield id="L1_POSTED" width="1" begin="17" end="17" resetval="0" description="L1 posted policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_POSTED_0" description="non posted"/>
      <bitenum value="1" token="L1_POSTED_1" description="posted"/>
    </bitfield>
    <bitfield id="L1_CACHEABLE" width="1" begin="16" end="16" resetval="0" description="L1 cache policy" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHEABLE_0" description="non-cacheable"/>
      <bitenum value="1" token="L1_CACHEABLE_1" description="cacheable"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="COHERENCY" width="1" begin="8" end="8" resetval="0" description="coherency" range="" rwaccess="R"/>
    <bitfield id="EXCLUSION" width="1" begin="7" end="7" resetval="0" description="cache exclusion" range="" rwaccess="RW">
      <bitenum value="0" token="EXCLUSION_0" description="do not send exclusion sideband"/>
      <bitenum value="1" token="EXCLUSION_1" description="send exclusion sideband"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="6" end="6" resetval="0" description="preload region" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do not preload"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
    <bitfield id="READ" width="1" begin="5" end="5" resetval="1" description="read only" range="" rwaccess="RW"/>
    <bitfield id="EXECUTE" width="1" begin="4" end="4" resetval="1" description="execute only" range="" rwaccess="RW"/>
    <bitfield id="VOLATILE" width="1" begin="3" end="3" resetval="1" description="volatile qualifier, see policy matrix" range="" rwaccess="RW">
      <bitenum value="0" token="VOLATILE_0" description="do not follow volatile qualifier"/>
      <bitenum value="1" token="VOLATILE_1" description="follow volatile qualifier"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="1" description="Read returns 1. Write has no effect." range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="1" begin="1" end="1" resetval="0" description="size of page" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="enable page" range="" rwaccess="RW">
      <bitenum value="0" token="ENABLE_0" description="page not enabled"/>
      <bitenum value="1" token="ENABLE_1" description="page enabled"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_SMALL_MAINT_k_0" acronym="SCACHE_MMU_SMALL_MAINT_k_0" offset="0x2A0" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="preload page" range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_SMALL_MAINT_k_1" acronym="SCACHE_MMU_SMALL_MAINT_k_1" offset="0x2A4" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="4" end="4" resetval="0" description="generate interrupt when maintenance operation is complete" range="" rwaccess="RW"/>
    <bitfield id="INVALIDATE" width="1" begin="3" end="3" resetval="0" description="invalidate page" range="" rwaccess="RW"/>
    <bitfield id="CLEAN" width="1" begin="2" end="2" resetval="0" description="evict page" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="lock page" range="" rwaccess="RW"/>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="preload page" range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MAINT" acronym="SCACHE_MMU_MAINT" offset="0x4A8" width="32" description="Maintenance Configuration Register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="G_FLUSH" width="1" begin="10" end="10" resetval="0" description="Global flush bit" range="" rwaccess="RW">
      <bitenum value="0" token="G_FLUSH_0" description="do nothing, global flush done"/>
      <bitenum value="1" token="G_FLUSH_1" description="invalidate L1+L2"/>
    </bitfield>
    <bitfield id="L2_CACHE" width="1" begin="9" end="9" resetval="0" description="do maintenance operation in L2 Cache.Note: Hardware ensures that the maintenance operations are done in L1 first and then in L2" range="" rwaccess="RW">
      <bitenum value="0" token="L2_CACHE_0" description="do nothing"/>
      <bitenum value="1" token="L2_CACHE_1" description="perform maintenance operation selected by the maintenance bits"/>
    </bitfield>
    <bitfield id="L1_CACHE2" width="1" begin="8" end="8" resetval="0" description="do maintenance operation in L1 Cache 2" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHE2_0" description="do nothing"/>
      <bitenum value="1" token="L1_CACHE2_1" description="perform maintenance operation selected by the maintenance bits"/>
    </bitfield>
    <bitfield id="L1_CACHE1" width="1" begin="7" end="7" resetval="0" description="do maintenance operation in L1 Cache1" range="" rwaccess="RW">
      <bitenum value="0" token="L1_CACHE1_0" description="do not perform maintenance operation"/>
      <bitenum value="1" token="L1_CACHE1_1" description="perform maintenance operation selected by the maintenance bits"/>
    </bitfield>
    <bitfield id="CPU_INTERRUPT" width="1" begin="6" end="6" resetval="0" description="generate interrupt to cpu when maintenance operation initiated by CPU is complete" range="" rwaccess="RW">
      <bitenum value="0" token="CPU_INTERRUPT_0" description="do not generate interrupt"/>
      <bitenum value="1" token="CPU_INTERRUPT_1" description="generate interrupt"/>
    </bitfield>
    <bitfield id="HOST_INTERRUPT" width="1" begin="5" end="5" resetval="0" description="generate interrupt when maintenance operation is complete" range="" rwaccess="RW">
      <bitenum value="0" token="HOST_INTERRUPT_0" description="do not generate interrupt"/>
      <bitenum value="1" token="HOST_INTERRUPT_1" description="generate interrupt"/>
    </bitfield>
    <bitfield id="INVALIDATE" width="1" begin="4" end="4" resetval="0" description="invalidate lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" token="INVALIDATE_0" description="do nothing"/>
      <bitenum value="1" token="INVALIDATE_1" description="invalidate"/>
    </bitfield>
    <bitfield id="CLEAN" width="1" begin="3" end="3" resetval="0" description="evict dirty lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" token="CLEAN_0" description="do nothing"/>
      <bitenum value="1" token="CLEAN_1" description="clean"/>
    </bitfield>
    <bitfield id="UNLOCK" width="1" begin="2" end="2" resetval="0" description="unlock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" token="UNLOCK_0" description="do nothing"/>
      <bitenum value="1" token="UNLOCK_1" description="unlock"/>
    </bitfield>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="lock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" token="LOCK_0" description="do nothing"/>
      <bitenum value="1" token="LOCK_1" description="lock"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="preload region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" token="PRELOAD_0" description="do nothing"/>
      <bitenum value="1" token="PRELOAD_1" description="preload"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MTSTART" acronym="SCACHE_MMU_MTSTART" offset="0x4AC" width="32" description="Maintenance Start Configuratoin Register">
    <bitfield id="BEGIN_ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="Start address of maintenance operations, resets to 0x0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MTEND" acronym="SCACHE_MMU_MTEND" offset="0x4B0" width="32" description="Maintenance End Configuration Register">
    <bitfield id="END_ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="End address of maintenance operations, resets to 0x0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="SCACHE_MMU_MAINTST" acronym="SCACHE_MMU_MAINTST" offset="0x4B4" width="32" description="Maintenance Status Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATUS" width="1" begin="0" end="0" resetval="0" description="status bit" range="" rwaccess="R">
      <bitenum value="0" token="STATUS_0_r" description="do nothing, maintenance completed"/>
      <bitenum value="1" token="STATUS_1_r" description="maintenance ongoing"/>
    </bitfield>
  </register>
  <register id="SCACHE_MMU_MMUCONFIG" acronym="SCACHE_MMU_MMUCONFIG" offset="0x4B8" width="32" description="MMU Configuration Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PRIVILEGE" width="1" begin="1" end="1" resetval="0" description="Privilege bit. Once this bit is set, only global flush, debugger, or hardware reset can clear." range="" rwaccess="RW">
      <bitenum value="0" token="PRIVILEGE_0" description="CPU can access everything."/>
      <bitenum value="1" token="PRIVILEGE_1" description="CPU can only access maintenance, and DMA cannot access MMU at all."/>
    </bitfield>
    <bitfield id="MMU_LOCK" width="1" begin="0" end="0" resetval="0" description="MMU lock. Once this bit is set only a global flush, debugger, or hardware reset can clear." range="" rwaccess="RW">
      <bitenum value="0" token="MMU_LOCK_0" description="CPU can access everything."/>
      <bitenum value="1" token="MMU_LOCK_1" description="CPU can only access maintenance, and DMA cannot access the MMU."/>
    </bitfield>
  </register>
</module>
