# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU_test.srcs/sources_1/ip/RAM_B_0/sim/RAM_B_0.v" \
"../../../../CPU_test.srcs/sources_1/ip/ROM_D_0/sim/ROM_D_0.v" \
"../../../../IP/Pipeline/Pipeline_Ex/ALU_more.v" \
"../../../../IP/Counter_x.v" \
"../../../../IP/Pipeline/Ex_reg_Mem.v" \
"../../../../IP/HexTo8SEG.v" \
"../../../../IP/Pipeline/ID_reg_Ex.v" \
"../../../../IP/Pipeline/IF_reg_ID.v" \
"../../../../IP/Pipeline/Pipeline_ID/ImmGen.v" \
"../../../../IP/MC14495_ZJU.v" \
"../../../../IP/MIO_BUS.v" \
"../../../../IP/Pipeline/MUX2T1_32.v" \
"../../../../IP/MUX2T1_64.v" \
"../../../../IP/Pipeline/Mem_reg_WB.v" \
"../../../../IP/Multi_8CH32.v" \
"../../../../IP/P2S.v" \
"../../../../IP/Pipeline/Pipeline_CPU.v" \
"../../../../IP/Pipeline/Pipeline_Ex/Pipeline_Ex.v" \
"../../../../IP/Pipeline/Pipeline_ID/Pipeline_ID.v" \
"../../../../IP/Pipeline/Pipeline_IF/Pipeline_IF.v" \
"../../../../IP/Pipeline/Pipeline_Mem.v" \
"../../../../IP/Pipeline/Pipeline_WB.v" \
"../../../../IP/Pipeline/Pipeline_IF/REG32.v" \
"../../../../IP/Pipeline/Pipeline_ID/Regs.v" \
"../../../../IP/SAnti_jitter.v" \
"../../../../IP/Pipeline/Pipeline_ID/SCPU_ctrl.v" \
"../../../../IP/SPIO.v" \
"../../../../IP/SSeg7_Dev.v" \
"../../../../IP/SSeg_map.v" \
"../../../../IP/VGA/VGA.srcs/sources_1/imports/Framework/VGA.v" \
"../../../../IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaController.v" \
"../../../../IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v" \
"../../../../IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v" \
"../../../../IP/clk_div.v" \
"../../../../IP/Pipeline/forward.v" \
"../../../../IP/Pipeline/stall.v" \
"../../../../CPU_test.srcs/sources_1/new/CSSET.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
