$date
	Sun Oct 23 07:46:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#696763
b10 !
1"
#696766
b10 &
b10 %
1$
#696767
0"
#696770
b1 &
b1 %
1#
#696774
b0 &
0#
b0 %
0$
#1675079
b11010 !
1"
#1675082
b11010 &
b11010 %
1$
#1675083
0"
#1675086
b1101 &
b1101 %
#1675090
b101000 &
b101000 %
#1675094
b10100 &
b10100 %
#1675098
b1010 &
b1010 %
#1675102
b101 &
b101 %
#1675106
b10000 &
b10000 %
#1675110
b1000 &
b1000 %
#1675114
b100 &
b100 %
#1675118
b10 &
b10 %
#1675122
b1 &
b1 %
1#
#1675126
b0 &
0#
b0 %
0$
#2689257
b1010 !
1"
#2689258
b1010 &
b1010 %
1$
#2689259
0"
#2689262
b101 &
b101 %
#2689266
b10000 &
b10000 %
#2689270
b1000 &
b1000 %
#2689274
b100 &
b100 %
#2689278
b10 &
b10 %
#2689282
b1 &
b1 %
1#
#2689286
b0 &
0#
b0 %
0$
#4500012
