
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000050                       # Number of seconds simulated
sim_ticks                                    49766500                       # Number of ticks simulated
final_tick                                   49766500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156697                       # Simulator instruction rate (inst/s)
host_op_rate                                   164550                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26170961                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728592                       # Number of bytes of host memory used
host_seconds                                     1.90                       # Real time elapsed on the host
sim_insts                                      297969                       # Number of instructions simulated
sim_ops                                        312905                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         39360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         23488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             126656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        39360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            19                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 19                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        790893473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        471964072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         63014277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         63014277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         63014277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         64300282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         63014277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         63014277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         21862096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         64300282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         21862096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         66872294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         65586288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         66872294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         63014277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         19290085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         68158299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         68158299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         19290085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         68158299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         20576090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         64300282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         19290085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2545005174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    790893473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     63014277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     63014277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     63014277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     64300282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     63014277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     63014277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     64300282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     66872294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     65586288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     66872294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     63014277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     68158299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     68158299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     68158299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     64300282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1765685752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24434107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24434107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24434107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       790893473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       471964072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        63014277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        63014277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        63014277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        64300282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        63014277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        63014277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        21862096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        64300282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        21862096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        66872294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        65586288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        66872294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        63014277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        19290085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        68158299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        68158299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        19290085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        68158299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        20576090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        64300282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        19290085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2569439281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         19                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       19                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 125120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  126720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        31                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49764000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1980                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   19                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     35                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.551220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.871488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.063787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          196     47.80%     47.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           78     19.02%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      6.83%     73.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      4.88%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      1.95%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.46%     81.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.22%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.71%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62     15.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          410                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     79634750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               116291000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40733.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59483.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2514.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2546.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24894.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2766960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1509750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13252200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             32031720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                91500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               52703490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1121.768531                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE          500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45434750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   249480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   136125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1357200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26519535                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4923750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               36237450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.378852                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      8025000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37406250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  7834                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            5513                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1222                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               2469                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  1716                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           69.501823                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   830                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                352                       # Number of system calls
system.cpu00.numCycles                          99534                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            15249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        41178                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      7834                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             2546                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       41499                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2555                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                313                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          416                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                   13185                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 361                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            58862                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.839761                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.204584                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  36048     61.24%     61.24% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   8326     14.14%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   2360      4.01%     79.40% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  12128     20.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              58862                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.078707                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.413708                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  13527                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               25283                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   18326                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 770                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  956                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                919                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 341                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                39451                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                4124                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  956                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16676                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  2608                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         9989                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   15911                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               12722                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                36215                       # Number of instructions processed by rename
system.cpu00.rename.SquashedInsts                1443                       # Number of squashed instructions processed by rename
system.cpu00.rename.ROBFullEvents                  84                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                12211                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             39743                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              170477                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          44644                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               29157                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  10586                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              129                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          127                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    2090                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               5646                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              5993                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             232                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            103                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    34532                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               262                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   31588                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             411                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          8231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        20417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        58862                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.536645                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.940279                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             41680     70.81%     70.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              6816     11.58%     82.39% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              6579     11.18%     93.57% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              3537      6.01%     99.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4               247      0.42%     99.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5                 3      0.01%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         58862                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  2365     35.50%     35.50% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    9      0.14%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     35.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 1480     22.22%     57.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                2808     42.15%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               20414     64.63%     64.63% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                361      1.14%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     65.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     65.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               5298     16.77%     82.55% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              5512     17.45%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                31588                       # Type of FU issued
system.cpu00.iq.rate                         0.317359                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                      6662                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.210903                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           129034                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           43012                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        29680                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                77                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                38201                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    49                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             62                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1741                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          923                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  956                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   573                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 487                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             34809                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                5646                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               5993                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              125                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 482                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           33                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          932                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                965                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               30290                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                4869                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1298                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          15                       # number of nop insts executed
system.cpu00.iew.exec_refs                      10200                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   4529                       # Number of branches executed
system.cpu00.iew.exec_stores                     5331                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.304318                       # Inst execution rate
system.cpu00.iew.wb_sent                        29871                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       29708                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   14123                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   26374                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.298471                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.535489                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6894                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             901                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        57436                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.462480                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.167045                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        45041     78.42%     78.42% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         6402     11.15%     89.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         2628      4.58%     94.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1249      2.17%     96.32% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          752      1.31%     97.63% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          609      1.06%     98.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          402      0.70%     99.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          131      0.23%     99.61% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          222      0.39%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        57436                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              21908                       # Number of instructions committed
system.cpu00.commit.committedOps                26563                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                         8975                       # Number of memory references committed
system.cpu00.commit.loads                        3905                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                     3967                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   23198                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                340                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          17226     64.85%     64.85% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           359      1.35%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          3905     14.70%     80.91% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         5070     19.09%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           26563                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 222                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                      90098                       # The number of ROB reads
system.cpu00.rob.rob_writes                     68344                       # The number of ROB writes
system.cpu00.timesIdled                           454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         40672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     21908                       # Number of Instructions Simulated
system.cpu00.committedOps                       26563                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             4.543272                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       4.543272                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.220106                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.220106                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  35914                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 17314                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  104302                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  15167                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 11605                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              33                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         183.069286                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              8166                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             340                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           24.017647                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   183.069286                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.178779                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.178779                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.299805                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           19751                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          19751                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         4417                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          4417                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3693                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3693                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            2                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         8110                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           8110                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         8112                       # number of overall hits
system.cpu00.dcache.overall_hits::total          8112                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          243                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         1226                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1226                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         1469                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         1469                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         1469                       # number of overall misses
system.cpu00.dcache.overall_misses::total         1469                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     14283250                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     14283250                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data     78209970                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total     78209970                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       163000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       163000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data     92493220                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total     92493220                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data     92493220                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total     92493220                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         4660                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         4660                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         4919                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         4919                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data         9579                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total         9579                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data         9581                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total         9581                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.052146                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.052146                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.249238                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.249238                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153356                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153356                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153324                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153324                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 58778.806584                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 58778.806584                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 63792.797716                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 63792.797716                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        40750                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        40750                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 62963.390061                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 62963.390061                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 62963.390061                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 62963.390061                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets        10434                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets           111                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu00.dcache.writebacks::total              19                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           85                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         1007                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         1007                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         1092                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         1092                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         1092                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         1092                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          158                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          219                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          377                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          377                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          377                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          377                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      9596250                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      9596250                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     14094005                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     14094005                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       148500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       148500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     23690255                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     23690255                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     23690255                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     23690255                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.033906                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.033906                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.044521                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.044521                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.039357                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.039357                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.039349                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.039349                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 60735.759494                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 60735.759494                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 64356.187215                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 64356.187215                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        37125                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37125                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 62838.872679                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 62838.872679                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 62838.872679                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 62838.872679                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             238                       # number of replacements
system.cpu00.icache.tags.tagsinuse         255.874913                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             12409                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             615                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           20.177236                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   255.874913                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.499756                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.499756                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           26973                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          26973                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        12409                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         12409                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        12409                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          12409                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        12409                       # number of overall hits
system.cpu00.icache.overall_hits::total         12409                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          770                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          770                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          770                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          770                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          770                       # number of overall misses
system.cpu00.icache.overall_misses::total          770                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     43724987                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     43724987                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     43724987                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     43724987                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     43724987                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     43724987                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        13179                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        13179                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        13179                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        13179                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        13179                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        13179                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.058426                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.058426                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.058426                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.058426                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.058426                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.058426                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 56785.697403                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 56785.697403                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 56785.697403                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 56785.697403                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 56785.697403                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 56785.697403                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs        12338                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs             158                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    78.088608                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets    16.333333                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          154                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          154                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          154                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          616                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          616                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          616                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     35830493                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     35830493                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     35830493                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     35830493                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     35830493                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     35830493                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.046741                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.046741                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.046741                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.046741                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.046741                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.046741                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58166.384740                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58166.384740                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58166.384740                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58166.384740                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58166.384740                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58166.384740                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  6922                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            6454                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             146                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               3451                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3371                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           97.681831                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   196                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          24280                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             1398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        29676                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      6922                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             3567                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       16441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   359                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    7821                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            18290                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.729196                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.184073                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   2983     16.31%     16.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   7019     38.38%     54.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    256      1.40%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8032     43.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              18290                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.285091                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.222241                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   1460                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                2608                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   13846                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                 223                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  153                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                192                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                29169                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 592                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  153                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   1998                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   801                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1575                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   13501                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                 262                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                28531                       # Number of instructions processed by rename
system.cpu01.rename.SquashedInsts                 185                       # Number of squashed instructions processed by rename
system.cpu01.rename.ROBFullEvents                 183                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.SQFullEvents                   10                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             49340                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              138339                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          38526                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               47608                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   1721                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                     608                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               4188                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores               779                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             251                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            141                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    28267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   27956                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              38                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          1261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         2961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        18290                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.528486                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.058042                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              4380     23.95%     23.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              3377     18.46%     42.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              7085     38.74%     81.15% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              3383     18.50%     99.64% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4                65      0.36%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         18290                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  3841     77.11%     77.11% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    9      0.18%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     77.29% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  552     11.08%     88.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 579     11.62%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               22852     81.74%     81.74% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                195      0.70%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.44% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               4191     14.99%     97.43% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               718      2.57%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                27956                       # Type of FU issued
system.cpu01.iq.rate                         1.151400                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4981                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.178173                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            79218                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           29614                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        27583                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                32937                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          279                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          146                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  153                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                    44                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             28351                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                4188                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts                779                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                126                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               27725                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                4104                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             228                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           2                       # number of nop insts executed
system.cpu01.iew.exec_refs                       4795                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   6299                       # Number of branches executed
system.cpu01.iew.exec_stores                      691                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.141886                       # Inst execution rate
system.cpu01.iew.wb_sent                        27618                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       27583                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   19343                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   32935                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.136038                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.587308                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts           991                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        18093                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.497154                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.827322                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         5268     29.12%     29.12% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         8975     49.60%     78.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          448      2.48%     81.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          286      1.58%     82.78% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4           85      0.47%     83.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2530     13.98%     97.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          268      1.48%     98.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          103      0.57%     99.28% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8          130      0.72%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        18093                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              26146                       # Number of instructions committed
system.cpu01.commit.committedOps                27088                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         4542                       # Number of memory references committed
system.cpu01.commit.loads                        3909                       # Number of loads committed
system.cpu01.commit.membars                        39                       # Number of memory barriers committed
system.cpu01.commit.branches                     6234                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   21017                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                101                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          22351     82.51%     82.51% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           195      0.72%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          3909     14.43%     97.66% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          633      2.34%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           27088                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                 130                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      45665                       # The number of ROB reads
system.cpu01.rob.rob_writes                     56367                       # The number of ROB writes
system.cpu01.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      75253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     26146                       # Number of Instructions Simulated
system.cpu01.committedOps                       27088                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.928632                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.928632                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.076853                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.076853                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  37220                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 12201                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                   95178                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  36070                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  5457                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   37                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           5.854893                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              4588                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              35                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          131.085714                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     5.854893                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.005718                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.005718                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.034180                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            9447                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           9447                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         3986                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          3986                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          599                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          599                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            1                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data         4585                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           4585                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         4586                       # number of overall hits
system.cpu01.dcache.overall_hits::total          4586                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data           75                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           23                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            8                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data           98                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data           99                       # number of overall misses
system.cpu01.dcache.overall_misses::total           99                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      4513965                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      4513965                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3096749                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3096749                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       106500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       106500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      7610714                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      7610714                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      7610714                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      7610714                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         4061                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4061                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          622                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          622                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         4683                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         4683                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         4685                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         4685                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.018468                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.018468                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.036977                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.036977                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.020927                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.020927                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.021131                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.021131                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 60186.200000                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 60186.200000                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 134641.260870                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 134641.260870                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 13312.500000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 13312.500000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        12000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 77660.346939                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 77660.346939                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 76875.898990                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 76875.898990                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          159                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          159                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           37                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           14                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           51                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           51                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           38                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data            9                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           47                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           48                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      1966007                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      1966007                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       996501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       996501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        82500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        82500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      2962508                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      2962508                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      2972008                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      2972008                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.009357                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.009357                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.014469                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.014469                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.010036                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.010036                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.010245                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.010245                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 51737.026316                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 51737.026316                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 110722.333333                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 110722.333333                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 10312.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10312.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 63032.085106                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 63032.085106                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 61916.833333                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 61916.833333                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           8.506823                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              7761                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          158.387755                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     8.506823                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.016615                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.016615                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           15689                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          15689                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         7761                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          7761                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         7761                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           7761                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         7761                       # number of overall hits
system.cpu01.icache.overall_hits::total          7761                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           59                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           59                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           59                       # number of overall misses
system.cpu01.icache.overall_misses::total           59                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      6320499                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      6320499                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      6320499                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      6320499                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      6320499                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      6320499                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         7820                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         7820                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         7820                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         7820                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         7820                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         7820                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.007545                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.007545                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.007545                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.007545                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.007545                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 107127.101695                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 107127.101695                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 107127.101695                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 107127.101695                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 107127.101695                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 107127.101695                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs         2590                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs   199.230769                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           10                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           10                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           10                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           49                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           49                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           49                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5555499                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5555499                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5555499                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5555499                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5555499                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5555499                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.006266                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.006266                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.006266                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.006266                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.006266                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.006266                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 113377.530612                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 113377.530612                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 113377.530612                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 113377.530612                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 113377.530612                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 113377.530612                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  6551                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            6057                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             158                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               3256                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3160                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           97.051597                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   201                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          23729                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             1607                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        28331                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      6551                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3361                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       15955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   377                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          260                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    7521                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  33                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            18102                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.677328                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.203375                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   3420     18.89%     18.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   6709     37.06%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    265      1.46%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   7708     42.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              18102                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.276076                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.193940                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   1445                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                3190                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   13058                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                 246                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  163                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                191                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                27588                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 604                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  163                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   2020                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                   618                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2327                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   12700                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                 274                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                26921                       # Number of instructions processed by rename
system.cpu02.rename.SquashedInsts                 187                       # Number of squashed instructions processed by rename
system.cpu02.rename.ROBFullEvents                 171                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.SQFullEvents                    8                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             46310                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              130532                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          36326                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               44582                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   1724                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               51                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                     631                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               3953                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores               760                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             231                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    26580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   26305                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              47                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          1269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         2827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        18102                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.453154                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.081502                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4984     27.53%     27.53% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3228     17.83%     45.37% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              6655     36.76%     82.13% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              3173     17.53%     99.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4                62      0.34%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         18102                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  3604     77.01%     77.01% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    9      0.19%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     77.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  525     11.22%     88.42% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 542     11.58%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               21454     81.56%     81.56% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                195      0.74%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.30% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               3958     15.05%     97.35% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               698      2.65%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                26305                       # Type of FU issued
system.cpu02.iq.rate                         1.108559                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4680                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.177913                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            75437                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           27960                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        25939                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                30985                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          269                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          148                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  163                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                    51                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             26691                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                3953                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts                760                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          110                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                138                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               26081                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                3880                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             222                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       4551                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   5900                       # Number of branches executed
system.cpu02.iew.exec_stores                      671                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.099119                       # Inst execution rate
system.cpu02.iew.wb_sent                        25971                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       25939                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   18135                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   30869                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.093135                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.587483                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          1018                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             133                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        17888                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.421008                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.807694                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         5829     32.59%     32.59% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         8434     47.15%     79.74% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          441      2.47%     82.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          276      1.54%     83.74% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           81      0.45%     84.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2355     13.17%     97.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          255      1.43%     98.79% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7           90      0.50%     99.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          127      0.71%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        17888                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              24535                       # Number of instructions committed
system.cpu02.commit.committedOps                25419                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         4296                       # Number of memory references committed
system.cpu02.commit.loads                        3684                       # Number of loads committed
system.cpu02.commit.membars                        37                       # Number of memory barriers committed
system.cpu02.commit.branches                     5834                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   19738                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 95                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          20928     82.33%     82.33% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           195      0.77%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.10% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          3684     14.49%     97.59% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          612      2.41%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           25419                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 127                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      43847                       # The number of ROB reads
system.cpu02.rob.rob_writes                     53102                       # The number of ROB writes
system.cpu02.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      75804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     24535                       # Number of Instructions Simulated
system.cpu02.committedOps                       25419                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.967149                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.967149                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.033967                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.033967                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  34966                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 11544                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                   89613                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  33739                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  5246                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   96                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           5.987608                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              4318                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          119.944444                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     5.987608                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.005847                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.005847                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            8939                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           8939                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3752                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3752                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          563                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          563                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            1                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         4315                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           4315                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         4316                       # number of overall hits
system.cpu02.dcache.overall_hits::total          4316                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data           68                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           23                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           23                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data           91                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total           91                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data           92                       # number of overall misses
system.cpu02.dcache.overall_misses::total           92                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      4503739                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      4503739                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      3291250                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      3291250                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       293000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       293000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        36000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data      7794989                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total      7794989                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data      7794989                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total      7794989                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         3820                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         3820                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          586                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          586                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         4406                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         4406                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         4408                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         4408                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.017801                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.017801                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.039249                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.039249                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.020654                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.020654                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.020871                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.020871                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 66231.455882                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 66231.455882                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 143097.826087                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 143097.826087                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 12739.130435                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 12739.130435                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        12000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 85659.219780                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 85659.219780                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 84728.141304                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 84728.141304                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          288                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          288                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           31                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           14                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           45                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           45                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           37                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           23                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           46                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           47                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      1998503                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      1998503                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1019250                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1019250                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      3017753                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      3017753                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      3027253                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      3027253                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.009686                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.009686                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.015358                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.015358                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.010440                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.010440                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.010662                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.010662                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 54013.594595                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 54013.594595                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data       113250                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total       113250                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  9739.130435                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9739.130435                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 65603.326087                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 65603.326087                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 64409.638298                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 64409.638298                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           8.340727                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              7457                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          152.183673                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     8.340727                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.016290                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.016290                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           15089                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          15089                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         7457                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          7457                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         7457                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           7457                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         7457                       # number of overall hits
system.cpu02.icache.overall_hits::total          7457                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           63                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           63                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           63                       # number of overall misses
system.cpu02.icache.overall_misses::total           63                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      6309499                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      6309499                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      6309499                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      6309499                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      6309499                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      6309499                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         7520                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         7520                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         7520                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         7520                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         7520                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         7520                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.008378                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.008378                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.008378                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.008378                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.008378                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.008378                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 100150.777778                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 100150.777778                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 100150.777778                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 100150.777778                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 100150.777778                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 100150.777778                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs         2232                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          186                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           14                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           14                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           14                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           49                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           49                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           49                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5314499                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5314499                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5314499                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5314499                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5314499                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5314499                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006516                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006516                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006516                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006516                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006516                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006516                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 108459.163265                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 108459.163265                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 108459.163265                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 108459.163265                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 108459.163265                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 108459.163265                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  6530                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            6093                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             142                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               3246                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  3168                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           97.597043                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   185                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          23387                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             1450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        28022                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      6530                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3353                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       15286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   345                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          263                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    7383                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  34                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17302                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.725870                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.185300                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   2847     16.45%     16.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   6634     38.34%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    236      1.36%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   7585     43.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17302                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.279215                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.198187                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   1497                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                2340                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   13120                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                 199                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  146                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                179                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                27595                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 594                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  146                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   2010                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   669                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1471                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   12776                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                 230                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                26985                       # Number of instructions processed by rename
system.cpu03.rename.SquashedInsts                 179                       # Number of squashed instructions processed by rename
system.cpu03.rename.ROBFullEvents                 170                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenamedOperands             46613                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              130845                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          36458                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               44930                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   1679                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                     556                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               3969                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores               740                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             232                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            131                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    26736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                74                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   26423                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              38                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          1235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         2911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17302                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.527164                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.058399                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              4148     23.97%     23.97% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              3208     18.54%     42.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              6686     38.64%     81.16% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              3197     18.48%     99.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4                63      0.36%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17302                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3611     76.90%     76.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    9      0.19%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     77.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  528     11.24%     88.33% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 548     11.67%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               21579     81.67%     81.67% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                195      0.74%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.41% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               3970     15.02%     97.43% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               679      2.57%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                26423                       # Type of FU issued
system.cpu03.iq.rate                         1.129816                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4696                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.177724                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            74879                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           28048                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        26062                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                31119                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          272                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          145                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  146                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                    44                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             26812                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                3969                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts                740                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           27                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                122                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               26199                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                3886                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             221                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           2                       # number of nop insts executed
system.cpu03.iew.exec_refs                       4539                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   5943                       # Number of branches executed
system.cpu03.iew.exec_stores                      653                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.120238                       # Inst execution rate
system.cpu03.iew.wb_sent                        26094                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       26062                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   18274                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   31090                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.114380                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.587777                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts           963                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        17112                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.494565                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.826171                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         4998     29.21%     29.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         8478     49.54%     78.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          423      2.47%     81.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          273      1.60%     82.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           82      0.48%     83.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2391     13.97%     97.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          245      1.43%     98.70% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7           97      0.57%     99.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8          125      0.73%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        17112                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              24691                       # Number of instructions committed
system.cpu03.commit.committedOps                25575                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         4292                       # Number of memory references committed
system.cpu03.commit.loads                        3697                       # Number of loads committed
system.cpu03.commit.membars                        37                       # Number of memory barriers committed
system.cpu03.commit.branches                     5877                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   19851                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 95                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          21088     82.46%     82.46% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           195      0.76%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.22% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          3697     14.46%     97.67% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          595      2.33%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           25575                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                 125                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      43174                       # The number of ROB reads
system.cpu03.rob.rob_writes                     53286                       # The number of ROB writes
system.cpu03.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      76146                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     24691                       # Number of Instructions Simulated
system.cpu03.committedOps                       25575                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.947187                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.947187                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.055757                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.055757                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  35188                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 11558                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                   89949                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  34015                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  5198                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   29                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           5.611958                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              4345                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              35                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          124.142857                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     5.611958                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.005480                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.005480                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.034180                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            8939                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           8939                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3779                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3779                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          563                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          563                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            1                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu03.dcache.demand_hits::cpu03.data         4342                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           4342                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         4343                       # number of overall hits
system.cpu03.dcache.overall_hits::total          4343                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data           68                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           23                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            6                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data           91                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total           91                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data           92                       # number of overall misses
system.cpu03.dcache.overall_misses::total           92                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      4377980                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      4377980                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      2955750                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      2955750                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        73000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        37000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      7333730                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      7333730                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      7333730                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      7333730                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         3847                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         3847                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          586                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          586                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         4433                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         4433                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4435                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4435                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.017676                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.017676                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.039249                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.039249                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.020528                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.020528                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.020744                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.020744                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 64382.058824                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 64382.058824                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 128510.869565                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 128510.869565                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 12333.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 80590.439560                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 80590.439560                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 79714.456522                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 79714.456522                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          152                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           32                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           14                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           46                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           46                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           36                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data            9                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            6                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           45                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           46                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      2073504                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      2073504                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       910500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       910500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      2984004                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      2984004                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      2993004                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      2993004                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.009358                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.009358                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.015358                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.015358                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.010151                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.010151                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.010372                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.010372                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 57597.333333                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 57597.333333                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 101166.666667                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 101166.666667                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 66311.200000                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 66311.200000                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 65065.304348                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 65065.304348                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           8.091609                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              7320                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          149.387755                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     8.091609                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.015804                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.015804                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           14813                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          14813                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         7320                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          7320                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         7320                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           7320                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         7320                       # number of overall hits
system.cpu03.icache.overall_hits::total          7320                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           62                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           62                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           62                       # number of overall misses
system.cpu03.icache.overall_misses::total           62                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      6583750                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      6583750                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      6583750                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      6583750                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      6583750                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      6583750                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         7382                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         7382                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         7382                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         7382                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         7382                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         7382                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.008399                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.008399                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.008399                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.008399                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.008399                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.008399                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 106189.516129                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 106189.516129                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 106189.516129                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 106189.516129                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 106189.516129                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 106189.516129                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs         2281                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs   207.363636                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           13                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           13                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           13                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           49                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           49                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           49                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5439000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5439000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5439000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5439000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5439000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5439000                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006638                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006638                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006638                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006638                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006638                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006638                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst       111000                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total       111000                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst       111000                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total       111000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst       111000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total       111000                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6195                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5752                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             145                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               3078                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  2993                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           97.238467                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   179                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          22714                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             1377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        26698                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6195                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3172                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       14710                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   347                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    7051                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  35                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16529                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.723637                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.186596                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   2748     16.63%     16.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   6307     38.16%     54.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    239      1.45%     56.23% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   7235     43.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16529                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.272739                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.175398                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   1481                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                2281                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   12415                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                 205                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  147                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                177                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                26139                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 561                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  147                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   1984                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   550                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1531                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   12090                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                 227                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                25546                       # Number of instructions processed by rename
system.cpu04.rename.SquashedInsts                 174                       # Number of squashed instructions processed by rename
system.cpu04.rename.ROBFullEvents                 160                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.RenamedOperands             44053                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              123877                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          34519                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               42418                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   1631                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                     545                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               3763                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores               700                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             214                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    25278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                80                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   24989                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              46                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          1193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         2808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16529                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.511828                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.062938                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4071     24.63%     24.63% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              3066     18.55%     43.18% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              6315     38.21%     81.38% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              3015     18.24%     99.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4                62      0.38%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16529                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3398     76.98%     76.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    8      0.18%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     77.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  501     11.35%     88.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 507     11.49%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               20389     81.59%     81.59% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                195      0.78%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.37% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               3766     15.07%     97.44% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               639      2.56%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                24989                       # Type of FU issued
system.cpu04.iq.rate                         1.100158                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4414                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.176638                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            70965                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           26554                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        24639                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                29403                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          263                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          136                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  147                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                    45                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             25360                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                3763                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts                700                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           25                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           99                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                124                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               24779                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                3689                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             208                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           2                       # number of nop insts executed
system.cpu04.iew.exec_refs                       4302                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   5611                       # Number of branches executed
system.cpu04.iew.exec_stores                      613                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.090913                       # Inst execution rate
system.cpu04.iew.wb_sent                        24669                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       24639                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   17272                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   29361                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.084749                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.588263                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts           945                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             119                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        16337                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.479158                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.820938                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         4882     29.88%     29.88% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         8010     49.03%     78.91% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          411      2.52%     81.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          261      1.60%     83.03% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           81      0.50%     83.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2251     13.78%     97.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          234      1.43%     98.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           89      0.54%     99.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8          118      0.72%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        16337                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              23339                       # Number of instructions committed
system.cpu04.commit.committedOps                24165                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         4064                       # Number of memory references committed
system.cpu04.commit.loads                        3500                       # Number of loads committed
system.cpu04.commit.membars                        35                       # Number of memory barriers committed
system.cpu04.commit.branches                     5544                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   18764                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 89                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          19906     82.38%     82.38% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           195      0.81%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.18% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          3500     14.48%     97.67% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          564      2.33%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           24165                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                 118                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      41004                       # The number of ROB reads
system.cpu04.rob.rob_writes                     50426                       # The number of ROB writes
system.cpu04.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      76819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     23339                       # Number of Instructions Simulated
system.cpu04.committedOps                       24165                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.973221                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.973221                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.027516                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.027516                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  33280                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 10954                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                   85098                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  32110                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  4955                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           5.715788                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              4094                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          113.722222                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     5.715788                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.005582                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.005582                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            8462                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           8462                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3566                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3566                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          525                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          525                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            1                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data         4091                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           4091                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         4092                       # number of overall hits
system.cpu04.dcache.overall_hits::total          4092                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data           70                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           25                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           11                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data           95                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           95                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data           96                       # number of overall misses
system.cpu04.dcache.overall_misses::total           96                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      4102695                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      4102695                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      2742500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      2742500                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       139500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       139500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        36000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      6845195                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      6845195                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      6845195                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      6845195                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         3636                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         3636                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          550                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          550                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         4186                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         4186                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         4188                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         4188                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.019252                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.019252                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.045455                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.045455                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.022695                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.022695                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.022923                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.022923                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 58609.928571                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 58609.928571                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data       109700                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total       109700                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 12681.818182                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 12681.818182                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data        12000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 72054.684211                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 72054.684211                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 71304.114583                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 71304.114583                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           33                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           48                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           48                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           37                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           11                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           47                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           48                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      1861011                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      1861011                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data       869750                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total       869750                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      2730761                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      2730761                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      2740261                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      2740261                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.010176                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.010176                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.018182                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.018182                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.011228                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.011228                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.011461                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.011461                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 50297.594595                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 50297.594595                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data        86975                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total        86975                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  9681.818182                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9681.818182                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         9000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 58101.297872                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 58101.297872                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 57088.770833                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 57088.770833                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           7.966218                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              6985                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          139.700000                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     7.966218                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.015559                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.015559                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           14150                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          14150                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         6985                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          6985                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         6985                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           6985                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         6985                       # number of overall hits
system.cpu04.icache.overall_hits::total          6985                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           65                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           65                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           65                       # number of overall misses
system.cpu04.icache.overall_misses::total           65                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      6091748                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      6091748                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      6091748                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      6091748                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      6091748                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      6091748                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         7050                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         7050                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         7050                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         7050                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         7050                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         7050                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.009220                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.009220                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009220                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.009220                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009220                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 93719.200000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 93719.200000                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 93719.200000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 93719.200000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 93719.200000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 93719.200000                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs         1688                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs   140.666667                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           15                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           15                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           15                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           50                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           50                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           50                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5226998                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5226998                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5226998                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5226998                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5226998                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5226998                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.007092                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.007092                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.007092                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.007092                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.007092                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.007092                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 104539.960000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 104539.960000                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 104539.960000                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 104539.960000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 104539.960000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 104539.960000                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  5821                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5391                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             142                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               2889                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2807                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           97.161648                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   173                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          22212                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             1322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        25147                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      5821                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2980                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       14009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   339                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          321                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6647                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            15984                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.683871                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.202710                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   2987     18.69%     18.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   5924     37.06%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    228      1.43%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   6845     42.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              15984                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.262066                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.132136                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   1438                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                2475                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   11742                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                 186                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  143                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                173                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                24678                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 574                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  143                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   1929                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   732                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1557                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   11412                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                 211                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                24096                       # Number of instructions processed by rename
system.cpu05.rename.SquashedInsts                 180                       # Number of squashed instructions processed by rename
system.cpu05.rename.ROBFullEvents                 153                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenamedOperands             41394                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              116817                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          32550                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               39774                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   1609                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                     506                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               3573                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               689                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             205                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            116                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    23840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                74                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   23544                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              38                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          1198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         2804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        15984                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.472973                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.075988                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              4233     26.48%     26.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2926     18.31%     44.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              5916     37.01%     81.80% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              2850     17.83%     99.63% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4                59      0.37%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         15984                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3171     76.13%     76.13% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    9      0.22%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     76.35% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  490     11.76%     88.12% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 495     11.88%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               19149     81.33%     81.33% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                195      0.83%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.16% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               3572     15.17%     97.33% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               628      2.67%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                23544                       # Type of FU issued
system.cpu05.iq.rate                         1.059968                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4165                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.176903                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            67272                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           25115                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        23197                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                27709                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          267                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          145                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  143                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                    45                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             23916                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                3573                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                689                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           24                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                122                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               23328                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                3489                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             213                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           2                       # number of nop insts executed
system.cpu05.iew.exec_refs                       4091                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5257                       # Number of branches executed
system.cpu05.iew.exec_stores                      602                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.050243                       # Inst execution rate
system.cpu05.iew.wb_sent                        23226                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       23197                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   16227                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   27556                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.044345                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.588874                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts           945                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15797                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.437995                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.812818                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         5033     31.86%     31.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         7518     47.59%     79.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          399      2.53%     81.98% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          245      1.55%     83.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           75      0.47%     84.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2110     13.36%     97.36% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          217      1.37%     98.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7           87      0.55%     99.28% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8          113      0.72%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15797                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              21919                       # Number of instructions committed
system.cpu05.commit.committedOps                22716                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         3850                       # Number of memory references committed
system.cpu05.commit.loads                        3306                       # Number of loads committed
system.cpu05.commit.membars                        34                       # Number of memory barriers committed
system.cpu05.commit.branches                     5192                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   17662                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 86                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          18671     82.19%     82.19% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           195      0.86%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          3306     14.55%     97.61% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          544      2.39%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           22716                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                 113                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      39033                       # The number of ROB reads
system.cpu05.rob.rob_writes                     47521                       # The number of ROB writes
system.cpu05.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      77321                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     21919                       # Number of Instructions Simulated
system.cpu05.committedOps                       22716                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.013367                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.013367                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.986809                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.986809                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  31325                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 10387                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   80163                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  30028                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  4742                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   41                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           5.537913                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              3886                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          107.944444                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     5.537913                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.005408                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.005408                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            8045                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           8045                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3374                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3374                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          509                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          509                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            1                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data         3883                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           3883                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         3884                       # number of overall hits
system.cpu05.dcache.overall_hits::total          3884                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data           75                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           23                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data           98                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data           99                       # number of overall misses
system.cpu05.dcache.overall_misses::total           99                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      4500743                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      4500743                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      3333750                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      3333750                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       115500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       115500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      7834493                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      7834493                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      7834493                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      7834493                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         3449                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         3449                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          532                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          532                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         3981                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         3981                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         3983                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         3983                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.021745                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.021745                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.043233                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.043233                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.024617                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.024617                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.024856                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.024856                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 60009.906667                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 60009.906667                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 144945.652174                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 144945.652174                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 12833.333333                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 12833.333333                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 12333.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 79943.806122                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 79943.806122                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 79136.292929                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 79136.292929                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          187                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          187                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           38                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           14                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           52                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           52                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           37                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data            9                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            9                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           46                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           47                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1935002                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1935002                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1043500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1043500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      2978502                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      2978502                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      2988002                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      2988002                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.016917                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.016917                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.011555                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.011555                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.011800                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.011800                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 52297.351351                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 52297.351351                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 115944.444444                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 115944.444444                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  9833.333333                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9833.333333                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 64750.043478                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 64750.043478                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 63574.510638                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 63574.510638                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           7.653030                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6586                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          134.408163                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     7.653030                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.014947                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.014947                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           13341                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          13341                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6586                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6586                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6586                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6586                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6586                       # number of overall hits
system.cpu05.icache.overall_hits::total          6586                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           60                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           60                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           60                       # number of overall misses
system.cpu05.icache.overall_misses::total           60                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      6543498                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      6543498                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      6543498                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      6543498                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      6543498                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      6543498                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6646                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6646                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6646                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6646                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6646                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6646                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.009028                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009028                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.009028                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009028                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.009028                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009028                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 109058.300000                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 109058.300000                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 109058.300000                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 109058.300000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 109058.300000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 109058.300000                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs         2267                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs   174.384615                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           11                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           11                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           49                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           49                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           49                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5549748                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5549748                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5549748                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5549748                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5549748                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5549748                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.007373                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.007373                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.007373                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.007373                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.007373                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.007373                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 113260.163265                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 113260.163265                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 113260.163265                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 113260.163265                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 113260.163265                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 113260.163265                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  6182                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5733                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             150                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               3068                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2989                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           97.425033                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   185                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          21697                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             1548                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        26603                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      6182                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3174                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       14200                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   359                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          263                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    7046                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  42                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            16429                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.733398                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.184529                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   2682     16.32%     16.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   6253     38.06%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    257      1.56%     55.95% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   7237     44.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              16429                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.284924                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.226114                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   1656                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                1901                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   12546                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                 173                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  153                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                189                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                26358                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 553                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  153                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   2146                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   276                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1405                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   12206                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                 243                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                25749                       # Number of instructions processed by rename
system.cpu06.rename.SquashedInsts                 185                       # Number of squashed instructions processed by rename
system.cpu06.rename.ROBFullEvents                 146                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                   47                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             44119                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              124842                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          34756                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               42362                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   1755                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                     501                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               3810                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               777                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             204                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    25471                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                70                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   25149                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          1390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         3102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        16429                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.530769                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.057907                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              3888     23.67%     23.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              3123     19.01%     42.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              6297     38.33%     81.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3052     18.58%     99.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4                69      0.42%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         16429                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3326     75.75%     75.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    8      0.18%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     75.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  504     11.48%     87.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 553     12.59%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               20449     81.31%     81.31% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                195      0.78%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.09% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               3805     15.13%     97.22% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               700      2.78%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                25149                       # Type of FU issued
system.cpu06.iq.rate                         1.159100                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4391                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.174599                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            71173                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           26934                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        24744                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                29540                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          313                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          206                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  153                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                    64                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             25543                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                3810                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                777                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           26                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          104                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                130                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               24895                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                3721                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             252                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           2                       # number of nop insts executed
system.cpu06.iew.exec_refs                       4382                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5616                       # Number of branches executed
system.cpu06.iew.exec_stores                      661                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.147394                       # Inst execution rate
system.cpu06.iew.wb_sent                        24780                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       24744                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   17273                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   29237                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.140434                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.590792                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          1116                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             124                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        16212                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.489699                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.814534                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         4712     29.06%     29.06% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         8060     49.72%     78.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          417      2.57%     81.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          252      1.55%     82.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           73      0.45%     83.36% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2284     14.09%     97.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          219      1.35%     98.80% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7           85      0.52%     99.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8          110      0.68%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        16212                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              23306                       # Number of instructions committed
system.cpu06.commit.committedOps                24151                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         4068                       # Number of memory references committed
system.cpu06.commit.loads                        3497                       # Number of loads committed
system.cpu06.commit.membars                        35                       # Number of memory barriers committed
system.cpu06.commit.branches                     5536                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   18762                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 91                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          19888     82.35%     82.35% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           195      0.81%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          3497     14.48%     97.64% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          571      2.36%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           24151                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                 110                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      41031                       # The number of ROB reads
system.cpu06.rob.rob_writes                     50764                       # The number of ROB writes
system.cpu06.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      77836                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     23306                       # Number of Instructions Simulated
system.cpu06.committedOps                       24151                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.930962                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.930962                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.074158                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.074158                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  33392                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 11060                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   85509                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  32049                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  5044                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           5.648489                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              4140                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs                 115                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     5.648489                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.005516                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.005516                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            8567                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           8567                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         3611                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3611                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          536                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          536                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            1                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         4147                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           4147                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         4148                       # number of overall hits
system.cpu06.dcache.overall_hits::total          4148                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data           73                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           27                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            5                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          100                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          100                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          101                       # number of overall misses
system.cpu06.dcache.overall_misses::total          101                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      3129477                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      3129477                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      2262750                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      2262750                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        61500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        61500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      5392227                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      5392227                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      5392227                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      5392227                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         3684                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         3684                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          563                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          563                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         4247                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         4247                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         4249                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         4249                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.019815                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.019815                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.047957                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.047957                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.023546                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.023546                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.023770                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.023770                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 42869.547945                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 42869.547945                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 83805.555556                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 83805.555556                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        12300                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        12300                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 53922.270000                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 53922.270000                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 53388.386139                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 53388.386139                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          261                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           35                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           52                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           52                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           38                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           48                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           49                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      1386757                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      1386757                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       675750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       675750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      2062507                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      2062507                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      2072007                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      2072007                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.010315                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.010315                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.017762                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.017762                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.011302                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.011302                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.011532                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.011532                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 36493.605263                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 36493.605263                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data        67575                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total        67575                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         9300                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9300                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 42968.895833                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 42968.895833                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 42285.857143                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 42285.857143                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           7.549783                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              6978                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          142.408163                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     7.549783                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.014746                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.014746                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           14139                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          14139                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         6978                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          6978                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         6978                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           6978                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         6978                       # number of overall hits
system.cpu06.icache.overall_hits::total          6978                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           67                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           67                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           67                       # number of overall misses
system.cpu06.icache.overall_misses::total           67                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      6883500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      6883500                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      6883500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      6883500                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      6883500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      6883500                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         7045                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         7045                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         7045                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         7045                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         7045                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         7045                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.009510                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009510                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.009510                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009510                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.009510                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009510                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 102738.805970                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 102738.805970                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 102738.805970                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 102738.805970                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 102738.805970                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 102738.805970                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs         1775                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs   161.363636                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           18                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           18                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           18                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           49                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           49                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           49                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5216250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5216250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5216250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5216250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5216250                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5216250                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.006955                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.006955                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.006955                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.006955                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.006955                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.006955                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 106454.081633                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 106454.081633                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 106454.081633                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 106454.081633                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 106454.081633                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 106454.081633                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  5586                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5168                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             143                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               2765                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  2683                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           97.034358                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   166                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          20478                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             1572                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        24157                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      5586                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             2849                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       12936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   337                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          261                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    6392                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  34                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            15080                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.716180                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.191890                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   2595     17.21%     17.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   5673     37.62%     54.83% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    229      1.52%     56.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6583     43.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              15080                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.272781                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.179656                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   1402                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                2045                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   11316                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                 175                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  142                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                168                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                23826                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 564                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  142                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   1879                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   336                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1494                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   10990                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                 239                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                23256                       # Number of instructions processed by rename
system.cpu07.rename.SquashedInsts                 177                       # Number of squashed instructions processed by rename
system.cpu07.rename.ROBFullEvents                 139                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.SQFullEvents                   48                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             39812                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              112767                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          31436                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               38206                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   1599                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                     487                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               3448                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               694                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             180                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            101                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    23003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                62                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   22704                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              50                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          1266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         2864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        15080                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.505570                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.066200                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              3743     24.82%     24.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              2841     18.84%     43.66% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              5697     37.78%     81.44% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              2727     18.08%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4                72      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         15080                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  3003     75.76%     75.76% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    7      0.18%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     75.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  472     11.91%     87.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 482     12.16%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               18446     81.25%     81.25% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                195      0.86%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.10% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               3445     15.17%     97.28% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               618      2.72%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                22704                       # Type of FU issued
system.cpu07.iq.rate                         1.108702                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3964                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.174595                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            64497                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           24334                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        22334                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                26668                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          280                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          189                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  142                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                    56                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             23067                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                3448                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                694                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           24                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           99                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               22471                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                3369                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             228                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           2                       # number of nop insts executed
system.cpu07.iew.exec_refs                       3951                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   5058                       # Number of branches executed
system.cpu07.iew.exec_stores                      582                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.097324                       # Inst execution rate
system.cpu07.iew.wb_sent                        22364                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       22334                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   15613                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   26412                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.090634                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.591133                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          1014                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             117                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        14882                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.464790                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.817418                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         4538     30.49%     30.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         7243     48.67%     79.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          374      2.51%     81.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          219      1.47%     83.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           68      0.46%     83.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2059     13.84%     97.44% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          193      1.30%     98.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           78      0.52%     99.26% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8          110      0.74%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        14882                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              21055                       # Number of instructions committed
system.cpu07.commit.committedOps                21799                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         3673                       # Number of memory references committed
system.cpu07.commit.loads                        3168                       # Number of loads committed
system.cpu07.commit.membars                        32                       # Number of memory barriers committed
system.cpu07.commit.branches                     4985                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   16944                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 81                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          17931     82.26%     82.26% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           195      0.89%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          3168     14.53%     97.68% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          505      2.32%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           21799                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                 110                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      37299                       # The number of ROB reads
system.cpu07.rob.rob_writes                     45838                       # The number of ROB writes
system.cpu07.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      79055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     21055                       # Number of Instructions Simulated
system.cpu07.committedOps                       21799                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.972596                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.972596                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.028177                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.028177                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  30182                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 10022                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   77205                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  28871                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  4592                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   24                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           5.395131                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              3738                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          103.833333                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     5.395131                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.005269                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.005269                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            7734                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           7734                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3264                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3264                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          471                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          471                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            1                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data         3735                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           3735                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         3736                       # number of overall hits
system.cpu07.dcache.overall_hits::total          3736                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data           71                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           25                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            5                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data           96                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data           97                       # number of overall misses
system.cpu07.dcache.overall_misses::total           97                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      3735717                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      3735717                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      2987250                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      2987250                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        61500                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        61500                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        36000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      6722967                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      6722967                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      6722967                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      6722967                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         3335                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3335                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          496                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          496                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         3831                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         3831                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         3833                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         3833                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.021289                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.021289                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.050403                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.050403                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.025059                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.025059                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.025307                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.025307                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 52615.732394                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 52615.732394                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data       119490                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total       119490                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        12300                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        12300                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        12000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 70030.906250                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 70030.906250                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 69308.938144                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 69308.938144                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          351                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          351                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           33                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           16                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           49                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           49                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           38                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data            9                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            5                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           47                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           48                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1485009                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1485009                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       883250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       883250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      2368259                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      2368259                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      2377759                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      2377759                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.011394                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.011394                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.018145                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.018145                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.012268                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.012268                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.012523                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.012523                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 39079.184211                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 39079.184211                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 98138.888889                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 98138.888889                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         9300                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9300                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         9000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 50388.489362                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 50388.489362                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 49536.645833                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 49536.645833                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           7.361178                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              6331                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          126.620000                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     7.361178                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.014377                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.014377                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           12832                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          12832                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         6331                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          6331                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         6331                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           6331                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         6331                       # number of overall hits
system.cpu07.icache.overall_hits::total          6331                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           60                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           60                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           60                       # number of overall misses
system.cpu07.icache.overall_misses::total           60                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      6177498                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      6177498                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      6177498                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      6177498                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      6177498                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      6177498                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         6391                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         6391                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         6391                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         6391                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         6391                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         6391                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.009388                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.009388                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.009388                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.009388                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.009388                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.009388                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 102958.300000                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 102958.300000                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 102958.300000                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 102958.300000                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 102958.300000                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 102958.300000                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs         1979                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs   131.933333                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           10                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           10                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           50                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           50                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           50                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5290248                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5290248                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5290248                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5290248                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5290248                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5290248                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.007824                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.007824                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.007824                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.007824                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.007824                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.007824                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 105804.960000                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 105804.960000                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 105804.960000                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 105804.960000                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 105804.960000                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 105804.960000                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  4888                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            4459                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             124                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               2418                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2327                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           96.236559                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   166                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          19719                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             1477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        20341                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      4888                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2493                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       11382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   291                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          304                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    5428                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            13429                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.638618                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.219358                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   2830     21.07%     21.07% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   4796     35.71%     56.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    200      1.49%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5603     41.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              13429                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.247883                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.031543                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   1432                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                2159                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    9580                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                 140                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  118                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                20054                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 423                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  118                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   1812                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   329                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1678                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    9328                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                 164                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                19569                       # Number of instructions processed by rename
system.cpu08.rename.SquashedInsts                 128                       # Number of squashed instructions processed by rename
system.cpu08.rename.ROBFullEvents                  89                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   26                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             33880                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups               94676                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          26039                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               32447                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   1422                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                     369                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               2773                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               611                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             154                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             92                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    19357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                75                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   19149                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              28                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          1138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         2140                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        13429                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.425944                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.086366                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              3833     28.54%     28.54% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2450     18.24%     46.79% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              4781     35.60%     82.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              2323     17.30%     99.69% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4                42      0.31%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         13429                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2551     77.59%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     77.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  295      8.97%     86.56% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 442     13.44%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               15808     82.55%     82.55% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.02%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.57% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               2773     14.48%     97.05% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               565      2.95%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                19149                       # Type of FU issued
system.cpu08.iq.rate                         0.971094                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3288                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.171706                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            55040                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           20570                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        18844                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                22437                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          233                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          170                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  118                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                    57                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             19435                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                2773                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                611                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           19                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                102                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               18960                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                2721                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             186                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       3253                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4403                       # Number of branches executed
system.cpu08.iew.exec_stores                      532                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.961509                       # Inst execution rate
system.cpu08.iew.wb_sent                        18875                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       18844                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   13083                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   22224                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.955627                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.588688                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts           936                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts              97                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        13254                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.380263                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.769897                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4438     33.48%     33.48% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         6275     47.34%     80.83% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          260      1.96%     82.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          144      1.09%     83.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           54      0.41%     84.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1811     13.66%     97.95% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          154      1.16%     99.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7           72      0.54%     99.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8           46      0.35%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        13254                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              17630                       # Number of instructions committed
system.cpu08.commit.committedOps                18294                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         2981                       # Number of memory references committed
system.cpu08.commit.loads                        2540                       # Number of loads committed
system.cpu08.commit.membars                        29                       # Number of memory barriers committed
system.cpu08.commit.branches                     4330                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   14081                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 73                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          15311     83.69%     83.69% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.01%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.71% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          2540     13.88%     97.59% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          441      2.41%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           18294                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                  46                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      32178                       # The number of ROB reads
system.cpu08.rob.rob_writes                     38647                       # The number of ROB writes
system.cpu08.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      79814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     17630                       # Number of Instructions Simulated
system.cpu08.committedOps                       18294                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.118491                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.118491                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.894062                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.894062                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  25126                       # number of integer regfile reads
system.cpu08.int_regfile_writes                  8083                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   64821                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  25041                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  3931                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           3.947038                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              3045                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              24                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          126.875000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     3.947038                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.003855                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.003855                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            6297                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           6297                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         2639                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          2639                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          403                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          403                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            1                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         3042                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           3042                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         3043                       # number of overall hits
system.cpu08.dcache.overall_hits::total          3043                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data           43                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           21                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           14                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data           64                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data           65                       # number of overall misses
system.cpu08.dcache.overall_misses::total           65                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      3391743                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      3391743                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3207500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3207500                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       186998                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       186998                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      6599243                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      6599243                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      6599243                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      6599243                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         2682                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         2682                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          424                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          424                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         3106                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         3106                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         3108                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         3108                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.016033                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.016033                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.049528                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.049528                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.020605                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.020605                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.020914                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.020914                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 78877.744186                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 78877.744186                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 152738.095238                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 152738.095238                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        13357                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        13357                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 103113.171875                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 103113.171875                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 101526.815385                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 101526.815385                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          236                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          236                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           17                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           14                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           31                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           31                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           26                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           33                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           34                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      1342257                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      1342257                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       978000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       978000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       142002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       142002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      2320257                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      2320257                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      2329757                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      2329757                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.009694                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.009694                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.016509                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.016509                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.010625                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.010625                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.010940                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.010940                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 51625.269231                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 51625.269231                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 139714.285714                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 139714.285714                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data        10143                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10143                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 70310.818182                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 70310.818182                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 68522.264706                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 68522.264706                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           7.129737                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              5367                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          103.211538                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     7.129737                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.013925                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.013925                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           10906                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          10906                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         5367                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          5367                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         5367                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           5367                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         5367                       # number of overall hits
system.cpu08.icache.overall_hits::total          5367                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           60                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           60                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           60                       # number of overall misses
system.cpu08.icache.overall_misses::total           60                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      6471250                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      6471250                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      6471250                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      6471250                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      6471250                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      6471250                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         5427                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         5427                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         5427                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         5427                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         5427                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         5427                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.011056                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.011056                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.011056                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.011056                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.011056                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.011056                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 107854.166667                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 107854.166667                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 107854.166667                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 107854.166667                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 107854.166667                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 107854.166667                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs         2278                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs   162.714286                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst            8                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst            8                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst            8                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           52                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           52                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5510500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5510500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5510500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5510500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5510500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5510500                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.009582                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.009582                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.009582                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.009582                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.009582                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.009582                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 105971.153846                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 105971.153846                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 105971.153846                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 105971.153846                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 105971.153846                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 105971.153846                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  4599                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            4206                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             117                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               2286                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2198                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.150481                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   146                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          18860                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             1519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        19201                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      4599                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2344                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       11126                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   273                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          323                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    5118                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            13304                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.556975                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.239882                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   3312     24.89%     24.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   4542     34.14%     59.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    178      1.34%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5272     39.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              13304                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.243849                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.018081                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   1375                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                2694                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    8976                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                 150                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  109                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                156                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                18888                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 381                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  109                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   1739                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   776                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1729                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8747                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                 204                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                18438                       # Number of instructions processed by rename
system.cpu09.rename.SquashedInsts                 118                       # Number of squashed instructions processed by rename
system.cpu09.rename.ROBFullEvents                  96                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.SQFullEvents                   55                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             31900                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               89273                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          24597                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               30525                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   1364                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                     377                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               2592                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               562                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             144                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             74                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    18215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                70                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   18033                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              54                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          1081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         1883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        13304                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.355457                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.103392                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4284     32.20%     32.20% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2260     16.99%     49.19% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4544     34.16%     83.34% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              2179     16.38%     99.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4                37      0.28%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         13304                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2462     78.81%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     78.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  259      8.29%     87.10% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 403     12.90%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               14920     82.74%     82.74% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.02%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.75% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               2597     14.40%     97.16% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               513      2.84%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                18033                       # Type of FU issued
system.cpu09.iq.rate                         0.956151                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3124                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.173238                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            52545                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           19366                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        17755                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                21157                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          203                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          153                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  109                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             18287                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                2592                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                562                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                 96                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               17859                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                2565                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             171                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           2                       # number of nop insts executed
system.cpu09.iew.exec_refs                       3046                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   4150                       # Number of branches executed
system.cpu09.iew.exec_stores                      481                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.946925                       # Inst execution rate
system.cpu09.iew.wb_sent                        17783                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       17755                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   12348                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   21059                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.941410                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.586353                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts           918                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts              90                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        13129                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.310382                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.748731                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4837     36.84%     36.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         5895     44.90%     81.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          246      1.87%     83.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          144      1.10%     84.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           53      0.40%     85.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1697     12.93%     98.04% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          157      1.20%     99.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           54      0.41%     99.65% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8           46      0.35%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        13129                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              16589                       # Number of instructions committed
system.cpu09.commit.committedOps                17204                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         2798                       # Number of memory references committed
system.cpu09.commit.loads                        2389                       # Number of loads committed
system.cpu09.commit.membars                        28                       # Number of memory barriers committed
system.cpu09.commit.branches                     4075                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   13237                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 68                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          14404     83.72%     83.72% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.01%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.74% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          2389     13.89%     97.62% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          409      2.38%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           17204                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                  46                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      30971                       # The number of ROB reads
system.cpu09.rob.rob_writes                     36431                       # The number of ROB writes
system.cpu09.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      80673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     16589                       # Number of Instructions Simulated
system.cpu09.committedOps                       17204                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.136898                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.136898                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.879586                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.879586                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  23667                       # number of integer regfile reads
system.cpu09.int_regfile_writes                  7618                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   61074                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  23660                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  3700                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           3.803533                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              2857                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              24                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          119.041667                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     3.803533                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.003714                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.003714                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            5926                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           5926                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         2482                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          2482                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          372                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          372                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            1                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         2854                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           2854                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         2855                       # number of overall hits
system.cpu09.dcache.overall_hits::total          2855                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data           47                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           21                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           13                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data           68                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data           69                       # number of overall misses
system.cpu09.dcache.overall_misses::total           69                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      4756745                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      4756745                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      4137000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      4137000                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       167000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       167000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      8893745                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      8893745                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      8893745                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      8893745                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         2529                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         2529                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          393                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          393                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         2922                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         2922                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         2924                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         2924                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.018584                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.018584                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.053435                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.053435                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.023272                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.023272                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.023598                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.023598                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 101207.340426                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 101207.340426                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data       197000                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total       197000                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 12846.153846                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 12846.153846                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 130790.367647                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 130790.367647                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 128894.855072                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 128894.855072                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          357                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          357                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           21                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           14                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           35                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           35                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           26                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           33                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           34                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1881001                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1881001                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1248000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1248000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      3129001                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      3129001                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      3138001                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      3138001                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.010281                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.010281                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.011294                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.011294                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.011628                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.011628                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 72346.192308                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 72346.192308                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 178285.714286                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 178285.714286                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9000                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  9846.153846                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9846.153846                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 94818.212121                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 94818.212121                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 92294.147059                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 92294.147059                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           6.875680                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5057                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           99.156863                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.875680                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.013429                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.013429                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           10285                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          10285                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         5057                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          5057                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         5057                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           5057                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         5057                       # number of overall hits
system.cpu09.icache.overall_hits::total          5057                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           60                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           60                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           60                       # number of overall misses
system.cpu09.icache.overall_misses::total           60                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      5917250                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      5917250                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      5917250                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      5917250                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      5917250                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      5917250                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         5117                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         5117                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         5117                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         5117                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         5117                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         5117                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.011726                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011726                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.011726                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011726                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.011726                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011726                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 98620.833333                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 98620.833333                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 98620.833333                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 98620.833333                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 98620.833333                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 98620.833333                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs         1692                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          141                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst            9                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst            9                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst            9                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           51                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           51                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      4922000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      4922000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      4922000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      4922000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      4922000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      4922000                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.009967                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.009967                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.009967                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.009967                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.009967                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 96509.803922                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 96509.803922                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 96509.803922                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 96509.803922                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 96509.803922                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 96509.803922                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  4407                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            4046                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             110                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               2186                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2108                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.431839                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   140                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          18326                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             1387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        18289                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      4407                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2248                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       10414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   259                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          334                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    4864                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            12356                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.592425                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.230446                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   2854     23.10%     23.10% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   4335     35.08%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    160      1.29%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   5007     40.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              12356                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.240478                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.997981                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   1387                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                2125                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    8619                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                 123                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  102                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                149                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                18098                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 367                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  102                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   1718                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   721                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1265                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    8396                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                 154                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                17692                       # Number of instructions processed by rename
system.cpu10.rename.SquashedInsts                 102                       # Number of squashed instructions processed by rename
system.cpu10.rename.ROBFullEvents                  93                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.SQFullEvents                   25                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             30671                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               85605                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          23555                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               29369                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   1298                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                     339                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               2512                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               531                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             148                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             67                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    17521                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   17334                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              50                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          1006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         1868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        12356                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.402881                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.092503                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              3686     29.83%     29.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              2171     17.57%     47.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4370     35.37%     82.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              2093     16.94%     99.71% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4                36      0.29%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         12356                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2378     78.30%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     78.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  271      8.92%     87.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 388     12.78%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               14327     82.65%     82.65% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.02%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.67% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               2516     14.51%     97.18% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               488      2.82%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                17334                       # Type of FU issued
system.cpu10.iq.rate                         0.945869                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3037                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.175205                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            50109                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           18583                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        17061                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                20371                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          204                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          129                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  102                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                    58                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             17579                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                2512                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                531                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                 89                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               17172                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                2481                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             160                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           2                       # number of nop insts executed
system.cpu10.iew.exec_refs                       2942                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   3990                       # Number of branches executed
system.cpu10.iew.exec_stores                      461                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.937029                       # Inst execution rate
system.cpu10.iew.wb_sent                        17088                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       17061                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   11856                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   20228                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.930972                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.586118                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts           839                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts              83                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        12196                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.358724                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.769395                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4245     34.81%     34.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         5637     46.22%     81.03% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          236      1.94%     82.96% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          144      1.18%     84.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           53      0.43%     84.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1621     13.29%     97.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          155      1.27%     99.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           57      0.47%     99.61% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8           48      0.39%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        12196                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              15956                       # Number of instructions committed
system.cpu10.commit.committedOps                16571                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         2710                       # Number of memory references committed
system.cpu10.commit.loads                        2308                       # Number of loads committed
system.cpu10.commit.membars                        28                       # Number of memory barriers committed
system.cpu10.commit.branches                     3919                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   12760                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 68                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          13859     83.63%     83.63% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.01%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.65% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          2308     13.93%     97.57% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          402      2.43%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           16571                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                  48                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      29324                       # The number of ROB reads
system.cpu10.rob.rob_writes                     34994                       # The number of ROB writes
system.cpu10.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      81207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     15956                       # Number of Instructions Simulated
system.cpu10.committedOps                       16571                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.148533                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.148533                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.870676                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.870676                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  22747                       # number of integer regfile reads
system.cpu10.int_regfile_writes                  7323                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   58716                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  22712                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  3579                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   29                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           3.863166                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              2766                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          110.640000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     3.863166                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.003773                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.003773                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            5732                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           5732                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         2389                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          2389                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          374                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          374                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            1                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         2763                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           2763                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         2764                       # number of overall hits
system.cpu10.dcache.overall_hits::total          2764                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data           53                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           19                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            6                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data           72                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data           73                       # number of overall misses
system.cpu10.dcache.overall_misses::total           73                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      4457235                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      4457235                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3427500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3427500                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        75000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        75000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      7884735                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      7884735                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      7884735                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      7884735                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         2442                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         2442                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          393                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          393                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         2835                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         2835                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         2837                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         2837                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.021704                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.021704                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.048346                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.048346                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.025397                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.025397                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025731                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025731                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 84098.773585                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 84098.773585                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 180394.736842                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 180394.736842                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        12500                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 109510.208333                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 109510.208333                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 108010.068493                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 108010.068493                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          120                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           26                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           12                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           38                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           38                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           27                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           34                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           35                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      1794753                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      1794753                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1069500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1069500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        57000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        57000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      2864253                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      2864253                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      2873253                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      2873253                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.011057                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.011057                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.011993                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.011993                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.012337                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.012337                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 66472.333333                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 66472.333333                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 152785.714286                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 152785.714286                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 84242.735294                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 84242.735294                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 82092.942857                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 82092.942857                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           6.722852                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              4801                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           92.326923                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     6.722852                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.013131                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.013131                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            9778                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           9778                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         4801                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          4801                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         4801                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           4801                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         4801                       # number of overall hits
system.cpu10.icache.overall_hits::total          4801                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           62                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           62                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           62                       # number of overall misses
system.cpu10.icache.overall_misses::total           62                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      6080750                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      6080750                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      6080750                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      6080750                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      6080750                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      6080750                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         4863                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         4863                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         4863                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         4863                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         4863                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         4863                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.012749                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.012749                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.012749                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.012749                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.012749                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.012749                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 98076.612903                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 98076.612903                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 98076.612903                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 98076.612903                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 98076.612903                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 98076.612903                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs         1708                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs   142.333333                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           10                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           10                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           52                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           52                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5318750                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5318750                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5318750                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5318750                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5318750                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5318750                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.010693                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.010693                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.010693                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.010693                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.010693                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.010693                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 102283.653846                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 102283.653846                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 102283.653846                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 102283.653846                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 102283.653846                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 102283.653846                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  3916                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            3579                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               1947                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  1869                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           95.993837                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   125                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          17655                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             1418                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        16341                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      3916                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             1994                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        9230                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   243                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          402                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    4346                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  24                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            11337                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.555173                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.241333                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   2840     25.05%     25.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   3857     34.02%     59.07% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    146      1.29%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   4494     39.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              11337                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.221807                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.925573                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   1371                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                2086                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    7662                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                 124                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                   94                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                135                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                16114                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 370                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                   94                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   1698                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                   529                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1391                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    7444                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                 181                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                15724                       # Number of instructions processed by rename
system.cpu11.rename.SquashedInsts                 105                       # Number of squashed instructions processed by rename
system.cpu11.rename.ROBFullEvents                  93                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.SQFullEvents                   47                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             27193                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               76075                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          20926                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               26064                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   1118                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                     334                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               2225                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               492                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             143                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             69                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    15554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                58                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   15389                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              34                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined           874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         1650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        11337                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.357414                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.102051                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              3634     32.05%     32.05% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1938     17.09%     49.15% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              3871     34.14%     83.29% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1867     16.47%     99.76% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4                27      0.24%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         11337                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2124     78.09%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     78.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  249      9.15%     87.24% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 347     12.76%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               12711     82.60%     82.60% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.02%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.62% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               2232     14.50%     97.12% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               443      2.88%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                15389                       # Type of FU issued
system.cpu11.iq.rate                         0.871651                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      2720                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.176750                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            44866                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           16486                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        15153                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                18109                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          168                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          123                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                   94                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                    46                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             15614                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                2225                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                492                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                 83                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               15242                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                2199                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             144                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           2                       # number of nop insts executed
system.cpu11.iew.exec_refs                       2617                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   3537                       # Number of branches executed
system.cpu11.iew.exec_stores                      418                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.863325                       # Inst execution rate
system.cpu11.iew.wb_sent                        15179                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       15153                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   10519                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   17977                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.858284                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.585137                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts           709                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts              77                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        11198                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.316128                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.759926                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4136     36.94%     36.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         4997     44.62%     81.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          219      1.96%     83.51% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          130      1.16%     84.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           46      0.41%     85.09% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1436     12.82%     97.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          134      1.20%     99.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           55      0.49%     99.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8           45      0.40%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        11198                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              14181                       # Number of instructions committed
system.cpu11.commit.committedOps                14738                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         2426                       # Number of memory references committed
system.cpu11.commit.loads                        2057                       # Number of loads committed
system.cpu11.commit.membars                        26                       # Number of memory barriers committed
system.cpu11.commit.branches                     3480                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   11356                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 62                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          12310     83.53%     83.53% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.01%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          2057     13.96%     97.50% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          369      2.50%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           14738                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                  45                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      26392                       # The number of ROB reads
system.cpu11.rob.rob_writes                     31045                       # The number of ROB writes
system.cpu11.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      81878                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     14181                       # Number of Instructions Simulated
system.cpu11.committedOps                       14738                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.244976                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.244976                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.803229                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.803229                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  20178                       # number of integer regfile reads
system.cpu11.int_regfile_writes                  6528                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   52152                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  20110                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  3249                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   41                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           3.849272                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              2460                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           94.615385                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     3.849272                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.003759                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.003759                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            5120                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           5120                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         2121                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          2121                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          336                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          336                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            1                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data         2457                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           2457                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         2458                       # number of overall hits
system.cpu11.dcache.overall_hits::total          2458                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data           47                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           21                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            9                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data           68                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data           69                       # number of overall misses
system.cpu11.dcache.overall_misses::total           69                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      3022250                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      3022250                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3284000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3284000                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       112000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       112000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        36000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      6306250                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      6306250                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      6306250                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      6306250                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         2168                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         2168                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          357                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          357                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         2525                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         2525                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         2527                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         2527                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.021679                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.021679                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.058824                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.058824                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.026931                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.026931                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.027305                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027305                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 64303.191489                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 64303.191489                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 156380.952381                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 156380.952381                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 12444.444444                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 12444.444444                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 92738.970588                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 92738.970588                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 91394.927536                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 91394.927536                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          183                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           21                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           14                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           35                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           35                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           26                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           33                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           34                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      1138500                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      1138500                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1016750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1016750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      2155250                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      2155250                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      2164750                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      2164750                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.011993                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.011993                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.019608                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.013069                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013069                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.013455                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013455                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 43788.461538                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 43788.461538                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data       145250                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total       145250                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  9444.444444                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9444.444444                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 65310.606061                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 65310.606061                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 63669.117647                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 63669.117647                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           6.109447                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              4287                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           87.489796                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     6.109447                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.011933                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.011933                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            8737                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           8737                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         4287                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          4287                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         4287                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           4287                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         4287                       # number of overall hits
system.cpu11.icache.overall_hits::total          4287                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           57                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           57                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           57                       # number of overall misses
system.cpu11.icache.overall_misses::total           57                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      5868249                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      5868249                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      5868249                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      5868249                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      5868249                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      5868249                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         4344                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         4344                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         4344                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         4344                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         4344                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         4344                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.013122                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.013122                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.013122                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.013122                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.013122                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.013122                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 102951.736842                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 102951.736842                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 102951.736842                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 102951.736842                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 102951.736842                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 102951.736842                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs         1862                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs   155.166667                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            8                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            8                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            8                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           49                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           49                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           49                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5060999                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5060999                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5060999                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5060999                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5060999                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5060999                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.011280                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.011280                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.011280                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.011280                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.011280                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.011280                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 103285.693878                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 103285.693878                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 103285.693878                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 103285.693878                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 103285.693878                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 103285.693878                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  3735                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            3391                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               1843                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1759                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.442214                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   127                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          17131                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             1320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        15549                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      3735                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             1886                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        8985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   243                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          345                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    4159                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            10863                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.547363                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.242817                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   2760     25.41%     25.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   3680     33.88%     59.28% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    140      1.29%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   4283     39.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              10863                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.218026                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.907653                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1333                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                2042                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    7274                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                 120                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                   94                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                137                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                15284                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 347                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                   94                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   1644                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                   546                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1384                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    7070                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                 125                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                14912                       # Number of instructions processed by rename
system.cpu12.rename.SquashedInsts                  95                       # Number of squashed instructions processed by rename
system.cpu12.rename.ROBFullEvents                  76                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.SQFullEvents                    8                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             25753                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               72111                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          19802                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               24579                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   1163                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                     302                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               2125                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               458                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             131                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             58                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    14739                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                59                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   14556                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              34                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined           904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         1764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        10863                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.339961                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.104031                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3553     32.71%     32.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1881     17.32%     50.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              3643     33.54%     83.56% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1755     16.16%     99.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4                31      0.29%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         10863                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1979     78.13%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     78.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  241      9.51%     87.64% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 313     12.36%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               12010     82.51%     82.51% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.02%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               2122     14.58%     97.11% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               421      2.89%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                14556                       # Type of FU issued
system.cpu12.iq.rate                         0.849688                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2533                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.174018                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            42539                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           15702                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        14310                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                17089                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          192                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          110                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                   94                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                    52                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             14800                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                2125                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                458                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           14                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                 82                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               14407                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                2084                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             146                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           2                       # number of nop insts executed
system.cpu12.iew.exec_refs                       2482                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   3341                       # Number of branches executed
system.cpu12.iew.exec_stores                      398                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.840990                       # Inst execution rate
system.cpu12.iew.wb_sent                        14337                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       14310                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                    9911                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   16882                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.835328                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.587075                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts           752                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts              78                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        10717                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.296445                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.750039                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4041     37.71%     37.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         4733     44.16%     81.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          207      1.93%     83.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          118      1.10%     84.90% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           43      0.40%     85.30% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1358     12.67%     97.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          129      1.20%     99.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           47      0.44%     99.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8           41      0.38%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        10717                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              13375                       # Number of instructions committed
system.cpu12.commit.committedOps                13894                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         2281                       # Number of memory references committed
system.cpu12.commit.loads                        1933                       # Number of loads committed
system.cpu12.commit.membars                        24                       # Number of memory barriers committed
system.cpu12.commit.branches                     3282                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   10704                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 58                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          11611     83.57%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.01%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          1933     13.91%     97.50% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          348      2.50%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           13894                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                  41                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      25127                       # The number of ROB reads
system.cpu12.rob.rob_writes                     29450                       # The number of ROB writes
system.cpu12.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      82402                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     13375                       # Number of Instructions Simulated
system.cpu12.committedOps                       13894                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.280822                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.280822                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.780748                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.780748                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  19059                       # number of integer regfile reads
system.cpu12.int_regfile_writes                  6180                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   49287                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  18973                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  3124                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           3.523415                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              2315                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              24                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           96.458333                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     3.523415                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.003441                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.003441                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            4828                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           4828                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         1997                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          1997                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          315                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          315                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            1                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data         2312                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           2312                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         2313                       # number of overall hits
system.cpu12.dcache.overall_hits::total          2313                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data           45                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           19                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           11                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data           64                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data           65                       # number of overall misses
system.cpu12.dcache.overall_misses::total           65                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      3021990                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      3021990                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3155750                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3155750                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       139500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       139500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        38000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        38000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      6177740                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      6177740                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      6177740                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      6177740                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         2042                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         2042                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          334                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          334                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         2376                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         2376                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         2378                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         2378                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.022037                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.022037                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.056886                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.056886                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.026936                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026936                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.027334                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.027334                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 67155.333333                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 67155.333333                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 166092.105263                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 166092.105263                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 12681.818182                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 12681.818182                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 12666.666667                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 12666.666667                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 96527.187500                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 96527.187500                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 95042.153846                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 95042.153846                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           19                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           12                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           31                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           31                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           26                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           11                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           33                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           34                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      1131252                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      1131252                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1056250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1056250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      2187502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      2187502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      2197002                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      2197002                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.012733                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.012733                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.020958                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.020958                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013889                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013889                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.014298                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.014298                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 43509.692308                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 43509.692308                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 150892.857143                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 150892.857143                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  9681.818182                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9681.818182                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 66287.939394                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 66287.939394                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 64617.705882                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 64617.705882                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           6.216743                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              4095                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           77.264151                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     6.216743                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.012142                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.012142                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            8367                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           8367                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         4095                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          4095                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         4095                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           4095                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         4095                       # number of overall hits
system.cpu12.icache.overall_hits::total          4095                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           62                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           62                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           62                       # number of overall misses
system.cpu12.icache.overall_misses::total           62                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      5725749                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      5725749                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      5725749                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      5725749                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      5725749                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      5725749                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         4157                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         4157                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         4157                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         4157                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         4157                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         4157                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.014915                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.014915                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.014915                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.014915                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.014915                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.014915                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 92350.790323                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 92350.790323                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 92350.790323                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 92350.790323                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 92350.790323                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 92350.790323                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs         1747                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs   134.384615                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst            9                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst            9                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst            9                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5138749                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5138749                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5138749                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5138749                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5138749                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5138749                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.012750                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.012750                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.012750                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.012750                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.012750                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.012750                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 96957.528302                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 96957.528302                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 96957.528302                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 96957.528302                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 96957.528302                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 96957.528302                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  3346                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            3014                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               1650                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1566                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           94.909091                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   117                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          16310                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             1279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        13997                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      3346                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             1683                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        8235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   239                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    3756                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  27                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            10087                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.509468                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.253701                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   2776     27.52%     27.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   3286     32.58%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    135      1.34%     61.44% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   3890     38.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              10087                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.205150                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.858185                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1406                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                1926                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    6553                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                 110                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                   92                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                133                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                13776                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 351                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                   92                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   1715                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   604                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1225                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    6345                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                 106                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                13396                       # Number of instructions processed by rename
system.cpu13.rename.SquashedInsts                 104                       # Number of squashed instructions processed by rename
system.cpu13.rename.ROBFullEvents                  71                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.RenamedOperands             22966                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               64773                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          17761                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               21785                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   1177                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                     277                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               1914                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               447                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             121                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             53                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    13215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                58                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   13027                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              36                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined           933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         1777                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        10087                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.291464                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.111613                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              3541     35.10%     35.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1689     16.74%     51.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              3258     32.30%     84.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1574     15.60%     99.75% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4                25      0.25%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         10087                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1782     77.18%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     77.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  226      9.79%     86.96% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 301     13.04%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               10715     82.25%     82.25% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.02%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               1907     14.64%     96.91% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               402      3.09%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                13027                       # Type of FU issued
system.cpu13.iq.rate                         0.798712                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      2309                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.177247                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            38484                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           14206                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        12787                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                15336                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          189                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          129                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                   92                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                    57                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             13275                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                1914                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                447                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           12                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                 83                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               12877                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                1872                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             148                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           2                       # number of nop insts executed
system.cpu13.iew.exec_refs                       2247                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   2970                       # Number of branches executed
system.cpu13.iew.exec_stores                      375                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.789516                       # Inst execution rate
system.cpu13.iew.wb_sent                        12814                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       12787                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                    8829                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   15051                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.783998                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.586606                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts           779                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts              78                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples         9938                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.241699                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.728632                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         4003     40.28%     40.28% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         4200     42.26%     82.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          191      1.92%     84.46% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          110      1.11%     85.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           44      0.44%     86.01% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         1197     12.04%     98.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          118      1.19%     99.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           41      0.41%     99.66% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8           34      0.34%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total         9938                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              11870                       # Number of instructions committed
system.cpu13.commit.committedOps                12340                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         2043                       # Number of memory references committed
system.cpu13.commit.loads                        1725                       # Number of loads committed
system.cpu13.commit.membars                        23                       # Number of memory barriers committed
system.cpu13.commit.branches                     2911                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                    9512                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 53                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          10295     83.43%     83.43% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.02%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.44% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          1725     13.98%     97.42% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          318      2.58%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           12340                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                  34                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      22854                       # The number of ROB reads
system.cpu13.rob.rob_writes                     26401                       # The number of ROB writes
system.cpu13.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          6223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      83223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     11870                       # Number of Instructions Simulated
system.cpu13.committedOps                       12340                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.374052                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.374052                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.727774                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.727774                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  16999                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  5566                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   44085                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  16837                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  2882                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   52                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           3.303427                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              2084                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              24                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           86.833333                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     3.303427                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.003226                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.003226                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            4365                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           4365                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         1797                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          1797                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          284                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          284                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            1                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data         2081                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           2081                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         2082                       # number of overall hits
system.cpu13.dcache.overall_hits::total          2082                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data           43                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           19                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           12                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data           62                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data           63                       # number of overall misses
system.cpu13.dcache.overall_misses::total           63                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      2959235                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      2959235                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      2763750                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      2763750                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       159500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       159500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      5722985                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      5722985                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      5722985                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      5722985                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         1840                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         1840                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          303                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          303                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         2143                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         2143                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         2145                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         2145                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.023370                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.023370                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.062706                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.062706                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.028931                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.028931                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.029371                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.029371                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 68819.418605                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 68819.418605                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 145460.526316                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 145460.526316                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 13291.666667                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 13291.666667                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 92306.209677                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 92306.209677                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 90841.031746                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 90841.031746                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           17                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           29                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           29                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           26                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           12                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           33                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           34                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      1132003                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      1132003                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data       895000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total       895000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      2027003                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      2027003                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      2036503                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      2036503                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.014130                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.014130                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.023102                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.023102                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.015399                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.015399                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.015851                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.015851                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 43538.576923                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 43538.576923                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 127857.142857                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 127857.142857                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10291.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10291.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 61424.333333                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 61424.333333                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 59897.147059                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 59897.147059                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           5.902506                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              3695                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           69.716981                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     5.902506                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.011528                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.011528                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            7561                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           7561                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         3695                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3695                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         3695                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3695                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         3695                       # number of overall hits
system.cpu13.icache.overall_hits::total          3695                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           59                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           59                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           59                       # number of overall misses
system.cpu13.icache.overall_misses::total           59                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      5856499                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      5856499                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      5856499                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      5856499                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      5856499                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      5856499                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         3754                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3754                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         3754                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3754                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         3754                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3754                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.015717                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.015717                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.015717                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.015717                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.015717                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.015717                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 99262.694915                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 99262.694915                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 99262.694915                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 99262.694915                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 99262.694915                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 99262.694915                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs         2309                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs              16                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs   144.312500                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst            6                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst            6                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst            6                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           53                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           53                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           53                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5237999                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5237999                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5237999                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5237999                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5237999                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5237999                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.014118                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.014118                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.014118                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.014118                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.014118                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.014118                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 98830.169811                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 98830.169811                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 98830.169811                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 98830.169811                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 98830.169811                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 98830.169811                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  3142                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            2845                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect              97                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               1541                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1457                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           94.548994                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          15813                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             1939                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        13144                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      3142                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             1570                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        7507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   225                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                565                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    3524                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  28                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            10386                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.375505                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.269301                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   3502     33.72%     33.72% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   3128     30.12%     63.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    110      1.06%     64.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   3646     35.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              10386                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.198697                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.831215                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   1782                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                2217                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    6213                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                  90                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                   84                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                121                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                13028                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 359                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                   84                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2076                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   526                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1575                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6000                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                 125                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                12699                       # Number of instructions processed by rename
system.cpu14.rename.SquashedInsts                  89                       # Number of squashed instructions processed by rename
system.cpu14.rename.ROBFullEvents                  71                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.SQFullEvents                   26                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             21743                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               61375                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          16823                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               20688                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   1044                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               21                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           21                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                     265                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               1837                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               413                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             121                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             54                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    12543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   12372                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              36                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined           837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         1573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        10386                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.191219                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.124945                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              4194     40.38%     40.38% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1559     15.01%     55.39% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              3113     29.97%     85.36% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1493     14.38%     99.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4                27      0.26%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         10386                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1698     77.15%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     77.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  220     10.00%     87.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 283     12.86%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               10157     82.10%     82.10% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.02%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.12% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               1825     14.75%     96.87% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               387      3.13%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                12372                       # Type of FU issued
system.cpu14.iq.rate                         0.782394                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      2201                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.177902                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            37364                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           13429                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        12146                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                14573                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          188                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores           95                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                   84                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                    54                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             12594                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                1837                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                413                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           12                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                 73                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               12233                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                1789                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             136                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           2                       # number of nop insts executed
system.cpu14.iew.exec_refs                       2161                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   2812                       # Number of branches executed
system.cpu14.iew.exec_stores                      372                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.773604                       # Inst execution rate
system.cpu14.iew.wb_sent                        12167                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       12146                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                    8344                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   14242                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.768102                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.585873                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts           707                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts              69                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        10248                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.147053                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.695792                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4603     44.92%     44.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         3987     38.91%     83.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          187      1.82%     85.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          108      1.05%     86.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           42      0.41%     87.11% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1130     11.03%     98.14% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          119      1.16%     99.30% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           38      0.37%     99.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8           34      0.33%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        10248                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              11281                       # Number of instructions committed
system.cpu14.commit.committedOps                11755                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         1967                       # Number of memory references committed
system.cpu14.commit.loads                        1649                       # Number of loads committed
system.cpu14.commit.membars                        23                       # Number of memory barriers committed
system.cpu14.commit.branches                     2761                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                    9077                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 53                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu           9786     83.25%     83.25% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.02%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          1649     14.03%     97.29% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          318      2.71%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           11755                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                  34                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      22494                       # The number of ROB reads
system.cpu14.rob.rob_writes                     25074                       # The number of ROB writes
system.cpu14.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      83720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     11281                       # Number of Instructions Simulated
system.cpu14.committedOps                       11755                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.401737                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.401737                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.713400                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.713400                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  16135                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  5312                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   41880                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  15894                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  2788                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   28                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           3.330288                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              2015                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           77.500000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     3.330288                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.003252                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.003252                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            4206                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           4206                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         1724                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          1724                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          286                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          286                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            1                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data         2010                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           2010                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         2011                       # number of overall hits
system.cpu14.dcache.overall_hits::total          2011                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data           39                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           22                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            7                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data           61                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data           62                       # number of overall misses
system.cpu14.dcache.overall_misses::total           62                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3286750                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3286750                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3080750                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3080750                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        90500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        90500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        36000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      6367500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      6367500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      6367500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      6367500                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         1763                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         1763                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          308                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          308                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         2071                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         2071                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         2073                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         2073                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.022121                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.022121                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.071429                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.071429                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.029454                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.029454                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.029908                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.029908                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 84275.641026                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 84275.641026                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 140034.090909                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 140034.090909                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 12928.571429                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 12928.571429                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        12000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 104385.245902                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 104385.245902                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 102701.612903                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 102701.612903                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          166                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           13                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           14                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           27                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           27                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           26                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data            8                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           34                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           35                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      1302750                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      1302750                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       984000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       984000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        69000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        69000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      2286750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      2286750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      2296250                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      2296250                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.014748                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.014748                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.025974                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.025974                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.016417                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.016417                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.016884                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.016884                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 50105.769231                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 50105.769231                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data       123000                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total       123000                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9857.142857                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9857.142857                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         9000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 67257.352941                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 67257.352941                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 65607.142857                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 65607.142857                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           5.868326                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              3461                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           65.301887                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     5.868326                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.011462                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.011462                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7099                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7099                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         3461                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3461                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         3461                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3461                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         3461                       # number of overall hits
system.cpu14.icache.overall_hits::total          3461                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           62                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           62                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           62                       # number of overall misses
system.cpu14.icache.overall_misses::total           62                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6118748                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6118748                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6118748                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6118748                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6118748                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6118748                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         3523                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3523                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         3523                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3523                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         3523                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3523                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.017599                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.017599                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.017599                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.017599                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.017599                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.017599                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 98689.483871                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 98689.483871                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 98689.483871                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 98689.483871                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 98689.483871                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 98689.483871                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs         2457                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs   175.500000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst            9                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst            9                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           53                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           53                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           53                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5255500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5255500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5255500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5255500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5255500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5255500                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.015044                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.015044                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.015044                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.015044                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.015044                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.015044                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 99160.377358                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 99160.377358                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 99160.377358                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 99160.377358                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 99160.377358                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 99160.377358                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  2880                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            2575                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               1409                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1325                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.038325                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   111                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          15299                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             1914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        12120                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      2880                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             1436                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        7330                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   233                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    3262                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  25                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples             9578                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.384631                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.271080                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   3215     33.57%     33.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2852     29.78%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    123      1.28%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   3388     35.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total               9578                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.188248                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.792209                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1246                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                2499                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    5645                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                 101                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                   87                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                125                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                11871                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 349                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                   87                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   1543                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                    80                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2303                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    5442                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                 123                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                11535                       # Number of instructions processed by rename
system.cpu15.rename.SquashedInsts                  85                       # Number of squashed instructions processed by rename
system.cpu15.rename.ROBFullEvents                  59                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.SQFullEvents                   29                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             19673                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               55712                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          15230                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               18648                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   1021                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                     252                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               1673                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               376                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             110                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             49                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    11362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   11206                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              33                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined           786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         1464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples         9578                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.169973                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.123253                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              3947     41.21%     41.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1452     15.16%     56.37% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              2806     29.30%     85.67% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1350     14.09%     99.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4                23      0.24%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total          9578                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1527     76.85%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     76.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  200     10.07%     86.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 260     13.09%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu                9190     82.01%     82.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.03%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.04% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               1657     14.79%     96.82% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               356      3.18%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                11206                       # Type of FU issued
system.cpu15.iq.rate                         0.732466                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1987                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.177316                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            34008                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           12205                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        10995                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                13193                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          176                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores           71                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                   87                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                    51                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             11421                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                1673                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                376                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           11                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                 77                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               11080                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                1628                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             124                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           2                       # number of nop insts executed
system.cpu15.iew.exec_refs                       1971                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   2542                       # Number of branches executed
system.cpu15.iew.exec_stores                      343                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.724230                       # Inst execution rate
system.cpu15.iew.wb_sent                        11016                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       10995                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                    7512                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   12816                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.718674                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.586142                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts           674                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts              73                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         9440                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.126377                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.685905                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4328     45.85%     45.85% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         3604     38.18%     84.03% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          182      1.93%     85.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          100      1.06%     87.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           39      0.41%     87.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1011     10.71%     98.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          110      1.17%     99.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           34      0.36%     99.66% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8           32      0.34%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         9440                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              10188                       # Number of instructions committed
system.cpu15.commit.committedOps                10633                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         1802                       # Number of memory references committed
system.cpu15.commit.loads                        1497                       # Number of loads committed
system.cpu15.commit.membars                        22                       # Number of memory barriers committed
system.cpu15.commit.branches                     2490                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                    8221                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 50                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu           8829     83.03%     83.03% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.02%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          1497     14.08%     97.13% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          305      2.87%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           10633                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                  32                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      20546                       # The number of ROB reads
system.cpu15.rob.rob_writes                     22766                       # The number of ROB writes
system.cpu15.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      84234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     10188                       # Number of Instructions Simulated
system.cpu15.committedOps                       10633                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.501669                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.501669                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.665926                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.665926                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  14568                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  4847                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   37959                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  14311                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  2641                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           3.288754                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              1837                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           68.037037                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     3.288754                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.003212                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.003212                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            3856                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           3856                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         1559                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          1559                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          271                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          271                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            1                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data         1830                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1830                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         1831                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1831                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data           40                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           19                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           12                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data           59                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data           60                       # number of overall misses
system.cpu15.dcache.overall_misses::total           60                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      2169750                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      2169750                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2252250                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2252250                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       159000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       159000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        36000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      4422000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      4422000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      4422000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      4422000                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         1599                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1599                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          290                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          290                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         1889                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1889                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         1891                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1891                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.025016                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.025016                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.065517                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.065517                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.031233                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.031233                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.031729                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.031729                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 54243.750000                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 54243.750000                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 118539.473684                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 118539.473684                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        13250                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        13250                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data        12000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 74949.152542                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 74949.152542                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data        73700                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total        73700                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           15                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           26                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           26                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           25                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data            8                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           12                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           33                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           34                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      1551500                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      1551500                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       659250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       659250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      2210750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      2210750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      2220250                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      2220250                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.015635                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.015635                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.027586                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.027586                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.017470                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.017470                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.017980                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.017980                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data        62060                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total        62060                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 82406.250000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 82406.250000                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        10250                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10250                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         9000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 66992.424242                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 66992.424242                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 65301.470588                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 65301.470588                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.338843                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              3205                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           64.100000                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.338843                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.010427                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.010427                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            6574                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           6574                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         3205                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          3205                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         3205                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           3205                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         3205                       # number of overall hits
system.cpu15.icache.overall_hits::total          3205                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           57                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           57                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           57                       # number of overall misses
system.cpu15.icache.overall_misses::total           57                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      6023499                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      6023499                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      6023499                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      6023499                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      6023499                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      6023499                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         3262                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         3262                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         3262                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         3262                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         3262                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         3262                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.017474                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.017474                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.017474                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.017474                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.017474                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.017474                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 105675.421053                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 105675.421053                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 105675.421053                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 105675.421053                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 105675.421053                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 105675.421053                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs         2401                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs   171.500000                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            7                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            7                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            7                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           50                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      5155499                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      5155499                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      5155499                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      5155499                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      5155499                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      5155499                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.015328                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.015328                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.015328                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.015328                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.015328                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.015328                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 103109.980000                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 103109.980000                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 103109.980000                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 103109.980000                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 103109.980000                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 103109.980000                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2171                       # Transaction distribution
system.membus.trans_dist::ReadResp               2170                       # Transaction distribution
system.membus.trans_dist::Writeback                19                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              73                       # Transaction distribution
system.membus.trans_dist::ReadExReq               317                       # Transaction distribution
system.membus.trans_dist::ReadExResp              317                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port           89                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port           73                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        39360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  127872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              572                       # Total snoops (count)
system.membus.snoop_fanout::samples              2611                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   2611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                2611                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3211500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3271999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2020491                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy             260250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer6.occupancy             283992                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy             261250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer10.occupancy            354247                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            260500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer14.occupancy            263996                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer17.occupancy            264750                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer18.occupancy            300739                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer21.occupancy            261000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer22.occupancy            285498                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer25.occupancy            259750                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer26.occupancy            275993                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer29.occupancy            266000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer30.occupancy            271741                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer33.occupancy            278000                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer34.occupancy            247241                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer37.occupancy            269000                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer38.occupancy            239499                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer41.occupancy            276750                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer42.occupancy            208747                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer45.occupancy            260250                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer46.occupancy            218750                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer49.occupancy            283000                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer50.occupancy            228498                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer53.occupancy            281500                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer54.occupancy            234997                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer57.occupancy            282499                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer58.occupancy            210750                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer61.occupancy            268500                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer62.occupancy            230250                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
