// Seed: 3933577612
module module_0 (
    output wor id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    output wire id_8,
    input wand id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output uwire id_13
);
  id_15(
      .id_0(1'b0), .id_1(1), .id_2(1), .id_3(id_6), .id_4(1)
  );
  wire id_16;
  wire id_17;
  initial id_8 = id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    output wire id_7,
    input tri1 id_8,
    input tri id_9,
    output supply1 id_10,
    input wire id_11,
    input uwire id_12,
    output wire id_13,
    output tri0 id_14
);
  assign id_1 = 1;
  tri0 id_16;
  id_17(
      .id_0(), .id_1(1'b0 | id_13), .id_2(1)
  ); module_0(
      id_13, id_11, id_3, id_5, id_16, id_5, id_8, id_12, id_1, id_16, id_9, id_9, id_3, id_7
  );
  assign id_13 = id_16;
  wire id_18;
  wire id_19;
  always @(negedge 1) $display((1), 1'b0);
endmodule
