#ifndef OpcodeDefine
#define OpcodeDefine(x, s)
#endif

#ifndef TypeSpecifierDefine
#define TypeSpecifierDefine(x, y)
#endif

#ifndef TypeQualifierDefine
#define TypeQualifierDefine(x, y)
#endif

#ifndef NodeTypeDefine
#define NodeTypeDefine(x)
#endif

#ifndef SSAValueTypeDefine
#define SSAValueTypeDefine(x)
#endif

#ifndef ShiftTypeDefine
#define ShiftTypeDefine(x, y)
#endif

#ifndef ConditionTypeDefine
#define ConditionTypeDefine(x, v)
#endif

#ifndef ARMv7aOpcodeDefine
#define ARMv7aOpcodeDefine(x, y, z)
#endif


#ifndef ARMv7aInsnFormatDefine
#define ARMv7aInsnFormatDefine(x)
#endif

OpcodeDefine(OP_None, "")
OpcodeDefine(OP_Phi, "phi")
OpcodeDefine(OP_Mul, "mul")
OpcodeDefine(OP_Div, "div")
OpcodeDefine(OP_Mod, "mod")
OpcodeDefine(OP_Add, "add")
OpcodeDefine(OP_Sub, "sub")
OpcodeDefine(OP_Lt,  "lt")
OpcodeDefine(OP_Gt,  "gt")
OpcodeDefine(OP_Le,  "le")
OpcodeDefine(OP_Ge,  "ge")
OpcodeDefine(OP_Eq,  "eq")
OpcodeDefine(OP_Ne,  "ne")
OpcodeDefine(OP_Land,"land")
OpcodeDefine(OP_Lor, "lor")
OpcodeDefine(OP_Lnot,"lnot")
OpcodeDefine(OP_Neg, "neg")
OpcodeDefine(OP_Branch,  "br")
OpcodeDefine(OP_Jump,       "j")
OpcodeDefine(OP_Allocate,   "alloca")
OpcodeDefine(OP_Call,       "call")
OpcodeDefine(OP_Store,      "store")
OpcodeDefine(OP_Load,       "load")
OpcodeDefine(OP_Offset,     "offset")
OpcodeDefine(OP_Return,     "ret")
OpcodeDefine(OP_Memset0,    "memset0")
OpcodeDefine(OP_End, "")
// OpcodeDefine(OP_COPYREG, "COPYREG") // special IR node used to eliminate Phi node.

TypeSpecifierDefine(TS_None,  0)
TypeSpecifierDefine(TS_Void,  1 << 0)
TypeSpecifierDefine(TS_Int,   1 << 8)
TypeSpecifierDefine(TS_Float, 1 << 12)

TypeQualifierDefine(TQ_None,  0)
TypeQualifierDefine(TQ_Const, 1 << 0)

NodeTypeDefine(ND_Module)
NodeTypeDefine(ND_GlobalDeclaration)
NodeTypeDefine(ND_LocalDeclaration)
NodeTypeDefine(ND_FunctionDeclaration)
NodeTypeDefine(ND_CompoundStmt)
NodeTypeDefine(ND_IfStmt)
NodeTypeDefine(ND_WhileStmt)
NodeTypeDefine(ND_ContinueStmt)
NodeTypeDefine(ND_BreakStmt)
NodeTypeDefine(ND_ReturnStmt)
NodeTypeDefine(ND_InitListExpr)
NodeTypeDefine(ND_ArraySubscriptExpr)
NodeTypeDefine(ND_UnaryExpr)
NodeTypeDefine(ND_BinaryExpr)
NodeTypeDefine(ND_CallExpr)
NodeTypeDefine(ND_RefExpr)
NodeTypeDefine(ND_IntegerLiteral)
NodeTypeDefine(ND_FloatLiteral)
NodeTypeDefine(ND_AssignExpr)

SSAValueTypeDefine(SV_Module)
SSAValueTypeDefine(SV_BasicBlock)
SSAValueTypeDefine(SV_Intrinsic)
SSAValueTypeDefine(SV_Instruction)
SSAValueTypeDefine(SV_ConstantInteger)
SSAValueTypeDefine(SV_ConstantArray)
SSAValueTypeDefine(SV_GlobalVariable)
SSAValueTypeDefine(SV_Function)
SSAValueTypeDefine(SV_Argument)
SSAValueTypeDefine(SV_Undef)

ShiftTypeDefine(SF_None, "")
ShiftTypeDefine(SF_LSL,  "LSL")
ShiftTypeDefine(SF_LSR,  "LSR")
ShiftTypeDefine(SF_ASR,  "ASR")
ShiftTypeDefine(SF_ROR,  "ROR")
ShiftTypeDefine(SF_RRX,  "RRX")

ConditionTypeDefine(CT_EQ,  0)
ConditionTypeDefine(CT_NE,  1)
ConditionTypeDefine(CT_CS,  2)
ConditionTypeDefine(CT_CC,  3)
ConditionTypeDefine(CT_MI,  4)
ConditionTypeDefine(CT_PL,  5)
ConditionTypeDefine(CT_VS,  6)
ConditionTypeDefine(CT_VC,  7)
ConditionTypeDefine(CT_HI,  8)
ConditionTypeDefine(CT_LS,  9)
ConditionTypeDefine(CT_GE,  10)
ConditionTypeDefine(CT_LT,  11)
ConditionTypeDefine(CT_GT,  12)
ConditionTypeDefine(CT_LE,  13)
ConditionTypeDefine(CT_Any, 14)

ARMv7aInsnFormatDefine(IF_Other)
ARMv7aInsnFormatDefine(IF_RdRnRm)
ARMv7aInsnFormatDefine(IF_RdRm)
// ARMv7aInsnFormatDefine(IF_RdRmRs)
ARMv7aInsnFormatDefine(IF_RdRmRnRa)
ARMv7aInsnFormatDefine(IF_RdLoRdHiRnRm)
ARMv7aInsnFormatDefine(IF_RdRnOperand2)
ARMv7aInsnFormatDefine(IF_RdOperand2)
ARMv7aInsnFormatDefine(IF_RnOperand2)
ARMv7aInsnFormatDefine(IF_Label)
ARMv7aInsnFormatDefine(IF_RdImm)
ARMv7aInsnFormatDefine(IF_Rm) // bx(s)
ARMv7aInsnFormatDefine(IF_RdRnImm) // temporarily no pre-index/post-index

// arithmetic operations
ARMv7aOpcodeDefine(NOP,     "nop",  IF_Other)
ARMv7aOpcodeDefine(ADD,     "add",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(ADC,     "adc",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(SUB,     "sub",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(SDC,     "sdc",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(RSB,     "rsb",  IF_RdRnOperand2) // rsb{s} rd = op2 - rn
ARMv7aOpcodeDefine(RSC,     "rsc",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(MUL,     "mul",  IF_RdRnRm) // mul{s}{cond} rd = rm * rs
ARMv7aOpcodeDefine(MLA,     "mla",  IF_RdRmRnRa) // mla{s}{cond} rd = rm * rs + rn
ARMv7aOpcodeDefine(MLS,     "mls",  IF_RdRmRnRa) // mls{cond} rd = rn - rm * rs
ARMv7aOpcodeDefine(UMULL,   "umull",IF_RdLoRdHiRnRm) // umull{s}{cond} RdHi:RdLo = Rm * Rs
ARMv7aOpcodeDefine(UMLAL,   "umlal",IF_RdLoRdHiRnRm) // umlal{s}{cond} RdHi:RdLo += Rm * Rs
ARMv7aOpcodeDefine(UMAAL,   "umaal",IF_RdLoRdHiRnRm) // umall{cond} RdHi:RdLo = RdHi + RdLo + Rm * Rs
ARMv7aOpcodeDefine(SMULL,   "smull",IF_RdLoRdHiRnRm)
ARMv7aOpcodeDefine(SMLAL,   "smlal",IF_RdLoRdHiRnRm)
ARMv7aOpcodeDefine(SDIV,    "sdiv", IF_RdRnRm) // sdiv{cond} Rd = Rn / Rm
ARMv7aOpcodeDefine(UDIV,    "udiv", IF_RdRnRm)

// load/store value to registers
ARMv7aOpcodeDefine(CPY,     "cpy",  IF_RdRm)
ARMv7aOpcodeDefine(MOV,     "mov",  IF_RdOperand2) // dst = op2, pseudo cpy will be translated to mov
ARMv7aOpcodeDefine(MVN,     "mvn",  IF_RdOperand2) // dst = ~op2
ARMv7aOpcodeDefine(MOVW,    "movw", IF_RdImm) // rd[31:16] = Imm
ARMv7aOpcodeDefine(MOVT,    "movt", IF_RdImm) // rd = zext(imm)
ARMv7aOpcodeDefine(LDR,     "ldr",  IF_RdRnImm)
ARMv7aOpcodeDefine(LDR_PC,  "ldr",  IF_RdImm) // we use pc relative as a pseudo-asm like ldr r0, =0xdeadbeef
ARMv7aOpcodeDefine(STR,     "str",  IF_RdRnImm)


ARMv7aOpcodeDefine(CLZ,     "clz",  IF_RdRm)       // cls{cond} counting leading zeros
ARMv7aOpcodeDefine(CMP,     "cmp",  IF_RnOperand2) // cmp{cond} same as subs
ARMv7aOpcodeDefine(CMN,     "cmn",  IF_RnOperand2) // cmn{cond} same as adds
ARMv7aOpcodeDefine(TST,     "tst",  IF_RnOperand2) // tst{cond} same as ands
ARMv7aOpcodeDefine(TEQ,     "teq",  IF_RnOperand2) // teq{cond} same as eors
ARMv7aOpcodeDefine(AND,     "and",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(EOR,     "eor",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(ORR,     "orr",  IF_RdRnOperand2)
ARMv7aOpcodeDefine(BIC,     "bic",  IF_RdRnOperand2) // bic{s}{cond} rd = rn & ~op2
ARMv7aOpcodeDefine(SEL,     "sel",  IF_RdRnRm)

// branch operations
ARMv7aOpcodeDefine(B,       "b",    IF_Label) // b{cond}
ARMv7aOpcodeDefine(BL,      "bl",   IF_Label)
ARMv7aOpcodeDefine(BX,      "bx",   IF_Rm) // bx{s} jump to rd and switch arm/thumb mode

#undef OpcodeDefine
#undef TypeSpecifierDefine
#undef TypeQualifierDefine
#undef NodeTypeDefine
#undef SSAValueTypeDefine
#undef ShiftTypeDefine
#undef ConditionTypeDefine
#undef ARMv7aOpcodeDefine
#undef ARMv7aInsnFormatDefine
