[2025-09-17 16:10:07] START suite=gap trace=429.mcf-192B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-192B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3564169 heartbeat IPC: 2.806 cumulative IPC: 2.806 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6978528 cumulative IPC: 2.866 (Simulation time: 00 hr 02 min 28 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6978528 cumulative IPC: 2.866 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6978529 heartbeat IPC: 2.929 cumulative IPC: 5 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 74001913 heartbeat IPC: 0.1492 cumulative IPC: 0.1492 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 142119691 heartbeat IPC: 0.1468 cumulative IPC: 0.148 (Simulation time: 00 hr 19 min 21 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 209824944 heartbeat IPC: 0.1477 cumulative IPC: 0.1479 (Simulation time: 00 hr 26 min 23 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 275888011 heartbeat IPC: 0.1514 cumulative IPC: 0.1487 (Simulation time: 00 hr 32 min 09 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 343980724 heartbeat IPC: 0.1469 cumulative IPC: 0.1484 (Simulation time: 00 hr 36 min 34 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 420149896 heartbeat IPC: 0.1313 cumulative IPC: 0.1452 (Simulation time: 00 hr 42 min 22 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 487043403 heartbeat IPC: 0.1495 cumulative IPC: 0.1458 (Simulation time: 00 hr 46 min 06 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 553368649 heartbeat IPC: 0.1508 cumulative IPC: 0.1464 (Simulation time: 00 hr 48 min 51 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 621171453 heartbeat IPC: 0.1475 cumulative IPC: 0.1465 (Simulation time: 00 hr 51 min 42 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 682103619 cumulative IPC: 0.1466 (Simulation time: 00 hr 54 min 30 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 682103619 cumulative IPC: 0.1466 (Simulation time: 00 hr 54 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-192B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1466 instructions: 100000001 cycles: 682103619
CPU 0 Branch Prediction Accuracy: 90.81% MPKI: 22.09 Average ROB Occupancy at Mispredict: 23.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02127
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 22.07
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05


====Backend Stall Breakdown====
ROB_STALL: 866593
LQ_STALL: 25359
SQ_STALL: 182


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 252.24367
REPLAY_LOAD: 84.36261
NON_REPLAY_LOAD: 37.304203

== Total ==
ADDR_TRANS: 209110
REPLAY_LOAD: 89340
NON_REPLAY_LOAD: 568143

== Counts ==
ADDR_TRANS: 829
REPLAY_LOAD: 1059
NON_REPLAY_LOAD: 15230

cpu0->cpu0_STLB TOTAL        ACCESS:   14580066 HIT:   14295453 MISS:     284613 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   14580066 HIT:   14295453 MISS:     284613 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 359.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15025682 HIT:    4024182 MISS:   11001500 MSHR_MERGE:        823
cpu0->cpu0_L2C LOAD         ACCESS:   14284745 HIT:    3920499 MISS:   10364246 MSHR_MERGE:         16
cpu0->cpu0_L2C RFO          ACCESS:       7794 HIT:       1763 MISS:       6031 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:       5064 HIT:        789 MISS:       4275 MSHR_MERGE:        807
cpu0->cpu0_L2C WRITE        ACCESS:      75219 HIT:      75219 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     652860 HIT:      25912 MISS:     626948 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       2716 ISSUED:       2716 USEFUL:       1066 USELESS:        391
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1321258 HIT:    1321255 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1321258 HIT:    1321255 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 102.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25497928 HIT:    6636716 MISS:   18861212 MSHR_MERGE:    3913469
cpu0->cpu0_L1D LOAD         ACCESS:   24699471 HIT:    6505493 MISS:   18193978 MSHR_MERGE:    3909237
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:       3145 HIT:        734 MISS:       2411 MSHR_MERGE:         63
cpu0->cpu0_L1D WRITE        ACCESS:     127000 HIT:     118238 MISS:       8762 MSHR_MERGE:        968
cpu0->cpu0_L1D TRANSLATION  ACCESS:     668312 HIT:      12251 MISS:     656061 MSHR_MERGE:       3201
cpu0->cpu0_L1D PREFETCH REQUESTED:       3145 ISSUED:       3145 USEFUL:        429 USELESS:       1901
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     970251 HIT:     970250 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     970251 HIT:     970250 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 638 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24818559 HIT:    6362147 MISS:   18456412 MSHR_MERGE:    3876348
cpu0->cpu0_DTLB LOAD         ACCESS:   24818559 HIT:    6362147 MISS:   18456412 MSHR_MERGE:    3876348
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.96 cycles
cpu0->LLC TOTAL        ACCESS:   11070928 HIT:    3162609 MISS:    7908319 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   10364229 HIT:    2930818 MISS:    7433411 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       6031 HIT:       1498 MISS:       4533 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       3468 HIT:        304 MISS:       3164 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      70252 HIT:      70107 MISS:        145 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     626948 HIT:     159882 MISS:     467066 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1512
  ROW_BUFFER_MISS:    7906654
  AVG DBUS CONGESTED CYCLE: 3.2
Channel 0 WQ ROW_BUFFER_HIT:      19070
  ROW_BUFFER_MISS:      46533
  FULL:          0
Channel 0 REFRESHES ISSUED:      56842

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1052896      3561009      2641238      7065942
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          256         2009         5841        17081
  STLB miss resolved @ L2C                0          136         4629         7939        23927
  STLB miss resolved @ LLC                0          209        10945        51404       173564
  STLB miss resolved @ MEM                0          724        38091       166888       382983

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            2
[2025-09-17 17:04:38] END   suite=gap trace=429.mcf-192B (rc=0)
