// Seed: 2758744232
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    output wire id_4,
    output wire id_5
);
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    input supply0 id_11,
    output supply0 id_12,
    output wor id_13,
    input uwire id_14,
    output uwire id_15,
    output wire id_16,
    output uwire id_17,
    input wor id_18,
    input supply0 id_19,
    output tri id_20,
    output wire id_21,
    input wand id_22,
    input tri0 id_23,
    output supply1 id_24
);
  initial assert (id_14);
  module_0 modCall_1 (
      id_19,
      id_9,
      id_3,
      id_19,
      id_10,
      id_12
  );
endmodule
