("Adder_32bit_nlogic:/\tAdder_32bit_nlogic ECE555 schematic" (("open" (nil hierarchy "/{ECE555 Adder_32bit_nlogic schematic }:a"))) (((-4.9125 -13.95) (9.225 -3.00625)) "a" "Schematics" 4))("Adder_32bit_nlogic:/\tAdder_32bit_nlogic ECE555 extracted" (("open" (nil hierarchy "/{ECE555 Adder_32bit_nlogic extracted }:a"))) (((-351.535 2034.317) (612.738 2340.625)) "a" "Layout" 1))("INV_2bit_540_270:/\tINV_2bit_540_270 ECE555 layout" (("open" (nil hierarchy "/{ECE555 INV_2bit_540_270 layout }:a"))) (((-21.539 -16.932) (-0.875 -1.382)) "a" "Layout" 8))("INV_540_270:/\tINV_540_270 ECE555 extracted" (("open" (nil hierarchy "/{ECE555 INV_540_270 extracted }:a"))) (((-15.279 -10.819) (-10.419 -7.317)) "a" "Layout" 5))("INV_540_270:/\tINV_540_270 ECE555 schematic" (("open" (nil hierarchy "/{ECE555 INV_540_270 schematic }:r"))) (((-1.14375 -2.86875) (4.33125 1.1375)) "r" "Schematics" 5))("INV_540_270:/\tINV_540_270 ECE555 layout" (("open" (nil hierarchy "/{ECE555 INV_540_270 layout }:a"))) (((-30.158 -16.609) (-9.19 -1.501)) "a" "Layout" 7))("n_GREY_CELL:/\tn_GREY_CELL ECE555 layout" (("open" (nil hierarchy "/{ECE555 n_GREY_CELL layout }:a"))) (((8.279 -4.773) (16.628 1.236)) "a" "Layout" 3))("BLACK_CELL_n:/\tBLACK_CELL_n ECE555 layout" (("open" (nil hierarchy "/{ECE555 BLACK_CELL_n layout }:r"))) (((-53.117 -54.397) (76.499 44.971)) "r" "Layout" 4))("Adder_32bit_nlogic:/\tAdder_32bit_nlogic ECE555 layout" (("open" (nil hierarchy "/{ECE555 Adder_32bit_nlogic layout }:a"))) (((-1322.281 872.97) (967.159 2595.882)) "a" "Layout" 1))("Prop_Gen:/\tProp_Gen ECE555 layout" (("open" (nil hierarchy "/{ECE555 Prop_Gen layout }:a"))) (((-19.576 -12.898) (-3.584 -0.864)) "a" "Layout" 17))