## Name: sarish Varshan.V
## Reg no: 23012018

## Experiment--02-Implementation-of-combinational-logic
## Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
 Hardware – PCs, Cyclone II , USB flasher
 Software – Quartus prime

## Logic Diagram

![Screenshot 2023-12-18 160136](https://github.com/sarishvarshan/Experiment--02-Implementation-of-combinational-logic-/assets/152167665/bd6f2c13-cb6a-4d63-be0b-a03654925fd3)

## Procedure
## Program:

![Screenshot 2023-12-18 161919](https://github.com/sarishvarshan/Experiment--02-Implementation-of-combinational-logic-/assets/152167665/4a5a33ee-5685-4ba0-a80c-64f02cbdd3eb)


## Timing Diagram:
![Screenshot 2023-12-18 160122](https://github.com/sarishvarshan/Experiment--02-Implementation-of-combinational-logic-/assets/152167665/b08d18ea-2653-454f-a1bb-bfab28f41439)

## Truth table:

![Screenshot 2023-12-18 160150](https://github.com/sarishvarshan/Experiment--02-Implementation-of-combinational-logic-/assets/152167665/bba5e45e-5bb2-4e67-8bdb-e985c2522913)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
