// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_fprop3_conv_fprop3,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu19p-fsvb3824-2-e,HLS_INPUT_CLOCK=3.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.983000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=11179,HLS_SYN_LUT=9924,HLS_VERSION=2024_2}" *)

module conv_fprop3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_core,
        ap_part,
        ap_parent,
        s4_pooling_layer_map_w,
        s4_pooling_layer_map_h,
        s4_pooling_layer_map_count,
        s4_pooling_layer_map_data_address0,
        s4_pooling_layer_map_data_ce0,
        s4_pooling_layer_map_data_q0,
        s4_pooling_layer_map_error_address0,
        s4_pooling_layer_map_error_ce0,
        s4_pooling_layer_map_error_we0,
        s4_pooling_layer_map_error_d0,
        s4_pooling_layer_map_error_q0,
        s4_pooling_layer_map_error_address1,
        s4_pooling_layer_map_error_ce1,
        s4_pooling_layer_map_error_we1,
        s4_pooling_layer_map_error_d1,
        s4_pooling_layer_map_error_q1,
        s4_pooling_layer_map_b_address0,
        s4_pooling_layer_map_b_ce0,
        s4_pooling_layer_map_b_we0,
        s4_pooling_layer_map_b_d0,
        s4_pooling_layer_map_b_q0,
        s4_pooling_layer_map_b_address1,
        s4_pooling_layer_map_b_ce1,
        s4_pooling_layer_map_b_we1,
        s4_pooling_layer_map_b_d1,
        s4_pooling_layer_map_b_q1,
        s4_pooling_layer_map_db_address0,
        s4_pooling_layer_map_db_ce0,
        s4_pooling_layer_map_db_we0,
        s4_pooling_layer_map_db_d0,
        s4_pooling_layer_map_db_q0,
        s4_pooling_layer_map_db_address1,
        s4_pooling_layer_map_db_ce1,
        s4_pooling_layer_map_db_we1,
        s4_pooling_layer_map_db_d1,
        s4_pooling_layer_map_db_q1,
        s4_pooling_layer_kernel_w,
        s4_pooling_layer_kernel_h,
        s4_pooling_layer_kernel_count,
        s4_pooling_layer_kernel_address0,
        s4_pooling_layer_kernel_ce0,
        s4_pooling_layer_kernel_we0,
        s4_pooling_layer_kernel_d0,
        s4_pooling_layer_kernel_q0,
        s4_pooling_layer_kernel_address1,
        s4_pooling_layer_kernel_ce1,
        s4_pooling_layer_kernel_we1,
        s4_pooling_layer_kernel_d1,
        s4_pooling_layer_kernel_q1,
        s4_pooling_layer_map_common_address0,
        s4_pooling_layer_map_common_ce0,
        s4_pooling_layer_map_common_we0,
        s4_pooling_layer_map_common_d0,
        s4_pooling_layer_map_common_q0,
        s4_pooling_layer_map_common_address1,
        s4_pooling_layer_map_common_ce1,
        s4_pooling_layer_map_common_we1,
        s4_pooling_layer_map_common_d1,
        s4_pooling_layer_map_common_q1,
        c5_conv_layer_map_w,
        c5_conv_layer_map_h,
        c5_conv_layer_map_count,
        c5_conv_layer_map_data_address0,
        c5_conv_layer_map_data_ce0,
        c5_conv_layer_map_data_we0,
        c5_conv_layer_map_data_d0,
        c5_conv_layer_map_error_address0,
        c5_conv_layer_map_error_ce0,
        c5_conv_layer_map_error_we0,
        c5_conv_layer_map_error_d0,
        c5_conv_layer_map_error_q0,
        c5_conv_layer_map_error_address1,
        c5_conv_layer_map_error_ce1,
        c5_conv_layer_map_error_we1,
        c5_conv_layer_map_error_d1,
        c5_conv_layer_map_error_q1,
        c5_conv_layer_map_b_address0,
        c5_conv_layer_map_b_ce0,
        c5_conv_layer_map_b_q0,
        c5_conv_layer_map_db_address0,
        c5_conv_layer_map_db_ce0,
        c5_conv_layer_map_db_we0,
        c5_conv_layer_map_db_d0,
        c5_conv_layer_map_db_q0,
        c5_conv_layer_map_db_address1,
        c5_conv_layer_map_db_ce1,
        c5_conv_layer_map_db_we1,
        c5_conv_layer_map_db_d1,
        c5_conv_layer_map_db_q1,
        c5_conv_layer_kernel_w,
        c5_conv_layer_kernel_h,
        c5_conv_layer_kernel_count,
        c5_conv_layer_kernel_address0,
        c5_conv_layer_kernel_ce0,
        c5_conv_layer_kernel_q0,
        c5_conv_layer_map_common_address0,
        c5_conv_layer_map_common_ce0,
        c5_conv_layer_map_common_we0,
        c5_conv_layer_map_common_d0,
        c5_conv_layer_map_common_q0,
        pconnection_address0,
        pconnection_ce0,
        pconnection_q0,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] ap_core;
input  [7:0] ap_part;
input  [7:0] ap_parent;
input  [31:0] s4_pooling_layer_map_w;
input  [31:0] s4_pooling_layer_map_h;
input  [31:0] s4_pooling_layer_map_count;
output  [16:0] s4_pooling_layer_map_data_address0;
output   s4_pooling_layer_map_data_ce0;
input  [63:0] s4_pooling_layer_map_data_q0;
output  [16:0] s4_pooling_layer_map_error_address0;
output   s4_pooling_layer_map_error_ce0;
output   s4_pooling_layer_map_error_we0;
output  [63:0] s4_pooling_layer_map_error_d0;
input  [63:0] s4_pooling_layer_map_error_q0;
output  [16:0] s4_pooling_layer_map_error_address1;
output   s4_pooling_layer_map_error_ce1;
output   s4_pooling_layer_map_error_we1;
output  [63:0] s4_pooling_layer_map_error_d1;
input  [63:0] s4_pooling_layer_map_error_q1;
output  [6:0] s4_pooling_layer_map_b_address0;
output   s4_pooling_layer_map_b_ce0;
output   s4_pooling_layer_map_b_we0;
output  [63:0] s4_pooling_layer_map_b_d0;
input  [63:0] s4_pooling_layer_map_b_q0;
output  [6:0] s4_pooling_layer_map_b_address1;
output   s4_pooling_layer_map_b_ce1;
output   s4_pooling_layer_map_b_we1;
output  [63:0] s4_pooling_layer_map_b_d1;
input  [63:0] s4_pooling_layer_map_b_q1;
output  [6:0] s4_pooling_layer_map_db_address0;
output   s4_pooling_layer_map_db_ce0;
output   s4_pooling_layer_map_db_we0;
output  [63:0] s4_pooling_layer_map_db_d0;
input  [63:0] s4_pooling_layer_map_db_q0;
output  [6:0] s4_pooling_layer_map_db_address1;
output   s4_pooling_layer_map_db_ce1;
output   s4_pooling_layer_map_db_we1;
output  [63:0] s4_pooling_layer_map_db_d1;
input  [63:0] s4_pooling_layer_map_db_q1;
input  [31:0] s4_pooling_layer_kernel_w;
input  [31:0] s4_pooling_layer_kernel_h;
input  [31:0] s4_pooling_layer_kernel_count;
output  [10:0] s4_pooling_layer_kernel_address0;
output   s4_pooling_layer_kernel_ce0;
output   s4_pooling_layer_kernel_we0;
output  [3199:0] s4_pooling_layer_kernel_d0;
input  [3199:0] s4_pooling_layer_kernel_q0;
output  [10:0] s4_pooling_layer_kernel_address1;
output   s4_pooling_layer_kernel_ce1;
output   s4_pooling_layer_kernel_we1;
output  [3199:0] s4_pooling_layer_kernel_d1;
input  [3199:0] s4_pooling_layer_kernel_q1;
output  [9:0] s4_pooling_layer_map_common_address0;
output   s4_pooling_layer_map_common_ce0;
output   s4_pooling_layer_map_common_we0;
output  [63:0] s4_pooling_layer_map_common_d0;
input  [63:0] s4_pooling_layer_map_common_q0;
output  [9:0] s4_pooling_layer_map_common_address1;
output   s4_pooling_layer_map_common_ce1;
output   s4_pooling_layer_map_common_we1;
output  [63:0] s4_pooling_layer_map_common_d1;
input  [63:0] s4_pooling_layer_map_common_q1;
input  [31:0] c5_conv_layer_map_w;
input  [31:0] c5_conv_layer_map_h;
input  [31:0] c5_conv_layer_map_count;
output  [16:0] c5_conv_layer_map_data_address0;
output   c5_conv_layer_map_data_ce0;
output   c5_conv_layer_map_data_we0;
output  [63:0] c5_conv_layer_map_data_d0;
output  [16:0] c5_conv_layer_map_error_address0;
output   c5_conv_layer_map_error_ce0;
output   c5_conv_layer_map_error_we0;
output  [63:0] c5_conv_layer_map_error_d0;
input  [63:0] c5_conv_layer_map_error_q0;
output  [16:0] c5_conv_layer_map_error_address1;
output   c5_conv_layer_map_error_ce1;
output   c5_conv_layer_map_error_we1;
output  [63:0] c5_conv_layer_map_error_d1;
input  [63:0] c5_conv_layer_map_error_q1;
output  [6:0] c5_conv_layer_map_b_address0;
output   c5_conv_layer_map_b_ce0;
input  [63:0] c5_conv_layer_map_b_q0;
output  [6:0] c5_conv_layer_map_db_address0;
output   c5_conv_layer_map_db_ce0;
output   c5_conv_layer_map_db_we0;
output  [63:0] c5_conv_layer_map_db_d0;
input  [63:0] c5_conv_layer_map_db_q0;
output  [6:0] c5_conv_layer_map_db_address1;
output   c5_conv_layer_map_db_ce1;
output   c5_conv_layer_map_db_we1;
output  [63:0] c5_conv_layer_map_db_d1;
input  [63:0] c5_conv_layer_map_db_q1;
input  [31:0] c5_conv_layer_kernel_w;
input  [31:0] c5_conv_layer_kernel_h;
input  [31:0] c5_conv_layer_kernel_count;
output  [10:0] c5_conv_layer_kernel_address0;
output   c5_conv_layer_kernel_ce0;
input  [3199:0] c5_conv_layer_kernel_q0;
output  [9:0] c5_conv_layer_map_common_address0;
output   c5_conv_layer_map_common_ce0;
output   c5_conv_layer_map_common_we0;
output  [63:0] c5_conv_layer_map_common_d0;
input  [63:0] c5_conv_layer_map_common_q0;
output  [6:0] pconnection_address0;
output   pconnection_ce0;
input  [0:0] pconnection_q0;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] c5_conv_layer_map_common_address0;
reg c5_conv_layer_map_common_ce0;
reg c5_conv_layer_map_common_we0;
reg[63:0] c5_conv_layer_map_common_d0;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [31:0] c5_conv_layer_map_w_read_reg_528;
reg  signed [31:0] c5_conv_layer_map_h_read_reg_534;
wire  signed [9:0] trunc_ln172_fu_288_p1;
reg  signed [9:0] trunc_ln172_reg_540;
wire   [31:0] grp_fu_282_p2;
reg   [31:0] size_reg_545;
wire    ap_CS_fsm_state2;
reg   [31:0] c5_conv_layer_map_count_read_reg_552;
wire    ap_CS_fsm_state3;
wire   [0:0] empty_fu_297_p2;
reg   [0:0] empty_reg_557;
reg   [31:0] s4_pooling_layer_map_count_read_reg_561;
wire  signed [10:0] empty_18_fu_302_p1;
reg  signed [10:0] empty_18_reg_566;
wire   [30:0] add_ln172_fu_318_p2;
reg   [30:0] add_ln172_reg_574;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln172_fu_328_p1;
reg   [63:0] zext_ln172_reg_579;
wire   [16:0] tmp_fu_332_p3;
reg   [16:0] tmp_reg_584;
wire   [10:0] trunc_ln172_2_fu_340_p1;
reg   [10:0] trunc_ln172_2_reg_589;
reg   [31:0] c5_conv_layer_kernel_w_read_reg_594;
wire    ap_CS_fsm_state5;
wire   [30:0] smax_fu_358_p3;
reg   [30:0] smax_reg_600;
wire   [30:0] smax1_fu_372_p3;
reg   [30:0] smax1_reg_605;
wire    ap_CS_fsm_state6;
wire   [16:0] trunc_ln79_1_fu_388_p1;
reg   [16:0] trunc_ln79_1_reg_620;
wire    ap_CS_fsm_state7;
wire   [61:0] grp_fu_278_p2;
reg   [61:0] mul_ln184_reg_625;
wire   [30:0] add_ln175_fu_401_p2;
reg   [30:0] add_ln175_reg_633;
wire    ap_CS_fsm_state8;
wire   [6:0] trunc_ln175_fu_407_p1;
reg   [6:0] trunc_ln175_reg_638;
wire   [63:0] zext_ln178_fu_419_p1;
reg   [63:0] zext_ln178_reg_653;
wire    ap_CS_fsm_state11;
wire   [16:0] tmp_1_fu_423_p3;
reg   [16:0] tmp_1_reg_663;
wire    ap_CS_fsm_state12;
wire   [0:0] pconnection_q0_local;
reg   [0:0] pconnection_load_reg_668;
reg   [3199:0] c5_conv_layer_kernel_load_reg_677;
wire    ap_CS_fsm_state13;
wire   [30:0] add_ln79_fu_439_p2;
reg   [30:0] add_ln79_reg_685;
wire    ap_CS_fsm_state14;
wire   [16:0] trunc_ln79_2_fu_445_p1;
reg   [16:0] trunc_ln79_2_reg_690;
wire   [9:0] empty_21_fu_453_p2;
reg   [9:0] empty_21_reg_695;
wire   [30:0] add_ln81_fu_467_p2;
reg   [30:0] add_ln81_reg_703;
wire    ap_CS_fsm_state15;
wire   [16:0] trunc_ln81_fu_473_p1;
reg   [16:0] trunc_ln81_reg_708;
reg   [9:0] c5_conv_layer_map_common_addr_reg_713;
reg   [63:0] c5_conv_layer_map_common_load_reg_718;
wire    ap_CS_fsm_state16;
wire   [63:0] bitcast_ln91_fu_496_p1;
wire    ap_CS_fsm_state17;
wire   [63:0] grp_fu_274_p2;
reg   [63:0] add28_i_reg_731;
wire    ap_CS_fsm_state24;
reg   [63:0] c5_conv_layer_map_b_load_reg_736;
wire    ap_CS_fsm_state26;
wire   [63:0] empty_22_fu_504_p1;
reg   [63:0] empty_22_reg_741;
wire    ap_CS_fsm_state27;
wire    grp_conv_fprop3_Pipeline_1_fu_241_ap_start;
wire    grp_conv_fprop3_Pipeline_1_fu_241_ap_done;
wire    grp_conv_fprop3_Pipeline_1_fu_241_ap_idle;
wire    grp_conv_fprop3_Pipeline_1_fu_241_ap_ready;
reg    grp_conv_fprop3_Pipeline_1_fu_241_ap_ce;
wire   [9:0] grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_address0;
wire    grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_ce0;
wire    grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_we0;
wire   [63:0] grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_d0;
wire   [0:0] icmp_ln172_fu_313_p2;
reg    ap_predicate_op110_call_state4;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_done;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_idle;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_ready;
reg    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_ce;
wire   [16:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_s4_pooling_layer_map_data_address0;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_s4_pooling_layer_map_data_ce0;
wire   [63:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_sum_out;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_sum_out_ap_vld;
wire   [63:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_din0;
wire   [63:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_din1;
wire   [0:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_opcode;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_ce;
wire   [0:0] icmp_ln81_fu_462_p2;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_done;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_idle;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_ready;
reg    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_ce;
wire   [16:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_address0;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_ce0;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_we0;
wire   [63:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_d0;
wire   [9:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_common_address0;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_common_ce0;
wire   [63:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_din0;
wire   [63:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_din1;
wire   [0:0] grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_opcode;
wire    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_ce;
wire    ap_CS_fsm_state28;
reg   [30:0] j_reg_208;
wire   [0:0] icmp_ln79_fu_434_p2;
reg   [30:0] i_1_reg_219;
reg   [30:0] j_1_reg_230;
wire    ap_CS_fsm_state25;
reg    grp_conv_fprop3_Pipeline_1_fu_241_ap_start_reg;
wire    c5_conv_layer_map_common_we0_out;
reg    grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start_reg;
reg    grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start_reg;
wire   [0:0] icmp_ln175_fu_396_p2;
wire   [63:0] zext_ln91_fu_487_p1;
reg   [30:0] i_fu_106;
reg    ap_block_state5_on_subcall_done;
reg    c5_conv_layer_map_b_ce0_local;
reg    pconnection_ce0_local;
reg    c5_conv_layer_kernel_ce0_local;
reg    c5_conv_layer_map_common_ce0_local;
reg   [9:0] c5_conv_layer_map_common_address0_local;
reg    c5_conv_layer_map_common_we0_local;
wire   [63:0] bitcast_ln91_1_fu_500_p1;
reg   [63:0] grp_fu_274_p0;
reg   [63:0] grp_fu_274_p1;
wire   [30:0] grp_fu_278_p0;
wire   [30:0] grp_fu_278_p1;
wire  signed [31:0] trunc_ln172_fu_288_p0;
wire   [31:0] zext_ln172_1_fu_309_p1;
wire   [6:0] trunc_ln172_1_fu_324_p1;
wire   [0:0] empty_19_fu_352_p2;
wire   [30:0] trunc_ln79_fu_348_p1;
wire   [0:0] empty_20_fu_366_p2;
wire   [30:0] trunc_ln185_fu_344_p1;
wire   [31:0] zext_ln175_fu_392_p1;
wire  signed [10:0] zext_ln178_fu_419_p0;
wire   [10:0] grp_fu_508_p3;
wire   [31:0] zext_ln79_fu_430_p1;
wire  signed [9:0] empty_21_fu_453_p0;
wire   [31:0] zext_ln81_fu_458_p1;
wire   [9:0] trunc_ln81_1_fu_478_p1;
wire   [9:0] add_ln91_fu_482_p2;
wire  signed [10:0] grp_fu_508_p0;
wire    ap_CS_fsm_state10;
reg   [1:0] grp_fu_274_opcode;
reg    grp_fu_274_ce;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg    grp_fu_278_ce;
reg    grp_fu_282_ce;
reg    grp_fu_508_ce;
wire    ap_CS_fsm_state9;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire   [61:0] grp_fu_278_p00;
wire   [61:0] grp_fu_278_p10;
reg    ap_condition_859;
reg    ap_condition_862;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 grp_conv_fprop3_Pipeline_1_fu_241_ap_start_reg = 1'b0;
#0 grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start_reg = 1'b0;
#0 grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start_reg = 1'b0;
#0 i_fu_106 = 31'd0;
end

conv_fprop3_conv_fprop3_Pipeline_1 grp_conv_fprop3_Pipeline_1_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_fprop3_Pipeline_1_fu_241_ap_start),
    .ap_done(grp_conv_fprop3_Pipeline_1_fu_241_ap_done),
    .ap_idle(grp_conv_fprop3_Pipeline_1_fu_241_ap_idle),
    .ap_ready(grp_conv_fprop3_Pipeline_1_fu_241_ap_ready),
    .ap_ce(grp_conv_fprop3_Pipeline_1_fu_241_ap_ce),
    .c5_conv_layer_map_common_address0(grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_address0),
    .c5_conv_layer_map_common_ce0(grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_ce0),
    .c5_conv_layer_map_common_we0(grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_we0),
    .c5_conv_layer_map_common_d0(grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_d0),
    .size(size_reg_545)
);

conv_fprop3_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start),
    .ap_done(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_done),
    .ap_idle(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_idle),
    .ap_ready(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_ready),
    .ap_ce(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_ce),
    .c5_conv_layer_kernel_w_load(c5_conv_layer_kernel_w_read_reg_594),
    .mul_ln184(mul_ln184_reg_625),
    .empty_11(trunc_ln79_2_reg_690),
    .empty_12(trunc_ln79_1_reg_620),
    .sext_ln79(c5_conv_layer_kernel_w_read_reg_594),
    .empty(trunc_ln81_reg_708),
    .zext_ln88_1(tmp_1_reg_663),
    .s4_pooling_layer_map_data_address0(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_s4_pooling_layer_map_data_address0),
    .s4_pooling_layer_map_data_ce0(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_s4_pooling_layer_map_data_ce0),
    .s4_pooling_layer_map_data_q0(s4_pooling_layer_map_data_q0),
    .c5_conv_layer_kernel_load(c5_conv_layer_kernel_load_reg_677),
    .sum_out(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_sum_out),
    .sum_out_ap_vld(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_sum_out_ap_vld),
    .grp_fu_274_p_din0(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_din0),
    .grp_fu_274_p_din1(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_din1),
    .grp_fu_274_p_opcode(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_opcode),
    .grp_fu_274_p_dout0(grp_fu_274_p2),
    .grp_fu_274_p_ce(grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_ce)
);

conv_fprop3_conv_fprop3_Pipeline_VITIS_LOOP_189_3 grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start),
    .ap_done(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_done),
    .ap_idle(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_idle),
    .ap_ready(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_ready),
    .ap_ce(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_ce),
    .size(size_reg_545),
    .zext_ln191(tmp_reg_584),
    .c5_conv_layer_map_data_address0(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_address0),
    .c5_conv_layer_map_data_ce0(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_ce0),
    .c5_conv_layer_map_data_we0(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_we0),
    .c5_conv_layer_map_data_d0(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_d0),
    .c5_conv_layer_map_common_address0(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_common_address0),
    .c5_conv_layer_map_common_ce0(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_common_ce0),
    .c5_conv_layer_map_common_q0(c5_conv_layer_map_common_q0),
    .empty(empty_22_reg_741),
    .grp_fu_274_p_din0(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_din0),
    .grp_fu_274_p_din1(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_din1),
    .grp_fu_274_p_opcode(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_opcode),
    .grp_fu_274_p_dout0(grp_fu_274_p2),
    .grp_fu_274_p_ce(grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_ce)
);

conv_fprop3_dadddsub_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_8_full_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_274_p0),
    .din1(grp_fu_274_p1),
    .opcode(grp_fu_274_opcode),
    .ce(grp_fu_274_ce),
    .dout(grp_fu_274_p2)
);

conv_fprop3_mul_31ns_31ns_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
mul_31ns_31ns_62_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_278_p0),
    .din1(grp_fu_278_p1),
    .ce(grp_fu_278_ce),
    .dout(grp_fu_278_p2)
);

conv_fprop3_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(c5_conv_layer_map_h),
    .din1(c5_conv_layer_map_w),
    .ce(grp_fu_282_ce),
    .dout(grp_fu_282_p2)
);

conv_fprop3_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U37(
    .din0(empty_21_fu_453_p0),
    .din1(trunc_ln172_reg_540),
    .dout(empty_21_fu_453_p2)
);

conv_fprop3_mac_muladd_11s_11s_11ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mac_muladd_11s_11s_11ns_11_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_508_p0),
    .din1(empty_18_reg_566),
    .din2(trunc_ln172_2_reg_589),
    .ce(grp_fu_508_ce),
    .dout(grp_fu_508_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        if ((1'b1 == ap_ce)) begin
            ap_CS_fsm <= ap_NS_fsm;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_fprop3_Pipeline_1_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op110_call_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'b1 == ap_ce))) begin
            grp_conv_fprop3_Pipeline_1_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_conv_fprop3_Pipeline_1_fu_241_ap_ready == 1'b1)) begin
            grp_conv_fprop3_Pipeline_1_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state27) & (1'b1 == ap_ce))) begin
            grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start_reg <= 1'b1;
        end else if ((grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_ready == 1'b1)) begin
            grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln81_fu_462_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (1'b1 == ap_ce))) begin
            grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start_reg <= 1'b1;
        end else if ((grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_ready == 1'b1)) begin
            grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln81_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
            i_1_reg_219 <= add_ln79_reg_685;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            i_1_reg_219 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            i_fu_106 <= 31'd0;
        end else if (((icmp_ln175_fu_396_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            i_fu_106 <= add_ln172_reg_574;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            j_1_reg_230 <= add_ln81_reg_703;
        end else if ((1'b1 == ap_condition_859)) begin
            j_1_reg_230 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_862)) begin
            j_reg_208 <= add_ln175_reg_633;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            j_reg_208 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add28_i_reg_731 <= grp_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln172_reg_574 <= add_ln172_fu_318_p2;
        tmp_reg_584[16 : 10] <= tmp_fu_332_p3[16 : 10];
        trunc_ln172_2_reg_589 <= trunc_ln172_2_fu_340_p1;
        zext_ln172_reg_579[30 : 0] <= zext_ln172_fu_328_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b1 == ap_ce))) begin
        add_ln175_reg_633 <= add_ln175_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (1'b1 == ap_ce))) begin
        add_ln79_reg_685 <= add_ln79_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'b1 == ap_ce))) begin
        add_ln81_reg_703 <= add_ln81_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        c5_conv_layer_kernel_load_reg_677 <= c5_conv_layer_kernel_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c5_conv_layer_kernel_w_read_reg_594 <= c5_conv_layer_kernel_w;
        smax1_reg_605 <= smax1_fu_372_p3;
        smax_reg_600 <= smax_fu_358_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        c5_conv_layer_map_b_load_reg_736 <= c5_conv_layer_map_b_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        c5_conv_layer_map_common_addr_reg_713 <= zext_ln91_fu_487_p1;
        trunc_ln81_reg_708 <= trunc_ln81_fu_473_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        c5_conv_layer_map_common_load_reg_718 <= c5_conv_layer_map_common_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c5_conv_layer_map_count_read_reg_552 <= c5_conv_layer_map_count;
        empty_18_reg_566 <= empty_18_fu_302_p1;
        empty_reg_557 <= empty_fu_297_p2;
        s4_pooling_layer_map_count_read_reg_561 <= s4_pooling_layer_map_count;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        c5_conv_layer_map_h_read_reg_534 <= c5_conv_layer_map_h;
        c5_conv_layer_map_w_read_reg_528 <= c5_conv_layer_map_w;
        trunc_ln172_reg_540 <= trunc_ln172_fu_288_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_21_reg_695 <= empty_21_fu_453_p2;
        trunc_ln79_2_reg_690 <= trunc_ln79_2_fu_445_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        empty_22_reg_741 <= empty_22_fu_504_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mul_ln184_reg_625 <= grp_fu_278_p2;
        trunc_ln79_1_reg_620 <= trunc_ln79_1_fu_388_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        pconnection_load_reg_668 <= pconnection_q0;
        tmp_1_reg_663[16 : 10] <= tmp_1_fu_423_p3[16 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        size_reg_545 <= grp_fu_282_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln175_reg_638 <= trunc_ln175_fu_407_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        zext_ln178_reg_653[10 : 0] <= zext_ln178_fu_419_p1[10 : 0];
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_done == 1'b0) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_done == 1'b0) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state5_on_subcall_done) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln172_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (1'b1 == ap_ce))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln172_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (1'b1 == ap_ce))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b1 == ap_ce))) begin
        c5_conv_layer_kernel_ce0_local = 1'b1;
    end else begin
        c5_conv_layer_kernel_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b1 == ap_ce))) begin
        c5_conv_layer_map_b_ce0_local = 1'b1;
    end else begin
        c5_conv_layer_map_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c5_conv_layer_map_common_address0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_common_address0;
    end else if (((empty_reg_557 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        c5_conv_layer_map_common_address0 = grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_address0;
    end else begin
        c5_conv_layer_map_common_address0 = c5_conv_layer_map_common_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        c5_conv_layer_map_common_address0_local = c5_conv_layer_map_common_addr_reg_713;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c5_conv_layer_map_common_address0_local = zext_ln91_fu_487_p1;
    end else begin
        c5_conv_layer_map_common_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c5_conv_layer_map_common_ce0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_common_ce0;
    end else if (((empty_reg_557 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        c5_conv_layer_map_common_ce0 = grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_ce0;
    end else begin
        c5_conv_layer_map_common_ce0 = c5_conv_layer_map_common_ce0_local;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state25) & (1'b1 == ap_ce)) | ((1'b1 == ap_CS_fsm_state15) & (1'b1 == ap_ce)))) begin
        c5_conv_layer_map_common_ce0_local = 1'b1;
    end else begin
        c5_conv_layer_map_common_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_reg_557 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        c5_conv_layer_map_common_d0 = grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_d0;
    end else begin
        c5_conv_layer_map_common_d0 = bitcast_ln91_1_fu_500_p1;
    end
end

always @ (*) begin
    if (((empty_reg_557 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        c5_conv_layer_map_common_we0 = grp_conv_fprop3_Pipeline_1_fu_241_c5_conv_layer_map_common_we0;
    end else begin
        c5_conv_layer_map_common_we0 = (c5_conv_layer_map_common_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & (1'b1 == ap_ce))) begin
        c5_conv_layer_map_common_we0_local = 1'b1;
    end else begin
        c5_conv_layer_map_common_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4)))) begin
        grp_conv_fprop3_Pipeline_1_fu_241_ap_ce = 1'b1;
    end else begin
        grp_conv_fprop3_Pipeline_1_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27)))) begin
        grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_ce = 1'b1;
    end else begin
        grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15)))) begin
        grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_ce = 1'b1;
    end else begin
        grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_274_ce = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_274_ce = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_ce;
    end else if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17)))) begin
        grp_fu_274_ce = 1'b1;
    end else begin
        grp_fu_274_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_274_opcode = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_274_opcode = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_274_opcode = 2'd0;
    end else begin
        grp_fu_274_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_274_p0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_274_p0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_274_p0 = bitcast_ln91_fu_496_p1;
    end else begin
        grp_fu_274_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_274_p1 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_grp_fu_274_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_274_p1 = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_grp_fu_274_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_274_p1 = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_sum_out;
    end else begin
        grp_fu_274_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6)))) begin
        grp_fu_278_ce = 1'b1;
    end else begin
        grp_fu_278_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))))) begin
        grp_fu_282_ce = 1'b1;
    end else begin
        grp_fu_282_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_508_ce = 1'b1;
    end else begin
        grp_fu_508_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_ce))) begin
        pconnection_ce0_local = 1'b1;
    end else begin
        pconnection_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln172_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln175_fu_396_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((pconnection_q0_local == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (1'b1 == ap_ce) & ((icmp_ln79_fu_434_p2 == 1'd0) | (pconnection_load_reg_668 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln81_fu_462_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln172_fu_318_p2 = (i_fu_106 + 31'd1);

assign add_ln175_fu_401_p2 = (j_reg_208 + 31'd1);

assign add_ln79_fu_439_p2 = (i_1_reg_219 + 31'd1);

assign add_ln81_fu_467_p2 = (j_1_reg_230 + 31'd1);

assign add_ln91_fu_482_p2 = (trunc_ln81_1_fu_478_p1 + empty_21_reg_695);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_conv_fprop3_Pipeline_1_fu_241_ap_done == 1'b0) & (empty_reg_557 == 1'd0));
end

always @ (*) begin
    ap_condition_859 = ((icmp_ln79_fu_434_p2 == 1'd1) & (pconnection_load_reg_668 == 1'd1) & (1'b1 == ap_CS_fsm_state14));
end

always @ (*) begin
    ap_condition_862 = ((1'b1 == ap_CS_fsm_state14) & ((icmp_ln79_fu_434_p2 == 1'd0) | (pconnection_load_reg_668 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op110_call_state4 = ((icmp_ln172_fu_313_p2 == 1'd1) & (empty_reg_557 == 1'd0));
end

assign bitcast_ln91_1_fu_500_p1 = add28_i_reg_731;

assign bitcast_ln91_fu_496_p1 = c5_conv_layer_map_common_load_reg_718;

assign c5_conv_layer_kernel_address0 = zext_ln178_reg_653;

assign c5_conv_layer_kernel_ce0 = c5_conv_layer_kernel_ce0_local;

assign c5_conv_layer_map_b_address0 = zext_ln172_reg_579;

assign c5_conv_layer_map_b_ce0 = c5_conv_layer_map_b_ce0_local;

assign c5_conv_layer_map_common_we0_out = c5_conv_layer_map_common_we0_local;

assign c5_conv_layer_map_data_address0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_address0;

assign c5_conv_layer_map_data_ce0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_ce0;

assign c5_conv_layer_map_data_d0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_d0;

assign c5_conv_layer_map_data_we0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_c5_conv_layer_map_data_we0;

assign c5_conv_layer_map_db_address0 = 7'd0;

assign c5_conv_layer_map_db_address1 = 7'd0;

assign c5_conv_layer_map_db_ce0 = 1'b0;

assign c5_conv_layer_map_db_ce1 = 1'b0;

assign c5_conv_layer_map_db_d0 = 64'd0;

assign c5_conv_layer_map_db_d1 = 64'd0;

assign c5_conv_layer_map_db_we0 = 1'b0;

assign c5_conv_layer_map_db_we1 = 1'b0;

assign c5_conv_layer_map_error_address0 = 17'd0;

assign c5_conv_layer_map_error_address1 = 17'd0;

assign c5_conv_layer_map_error_ce0 = 1'b0;

assign c5_conv_layer_map_error_ce1 = 1'b0;

assign c5_conv_layer_map_error_d0 = 64'd0;

assign c5_conv_layer_map_error_d1 = 64'd0;

assign c5_conv_layer_map_error_we0 = 1'b0;

assign c5_conv_layer_map_error_we1 = 1'b0;

assign empty_18_fu_302_p1 = c5_conv_layer_map_count[10:0];

assign empty_19_fu_352_p2 = (($signed(c5_conv_layer_kernel_h) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_20_fu_366_p2 = (($signed(c5_conv_layer_kernel_w) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_21_fu_453_p0 = i_1_reg_219[9:0];

assign empty_22_fu_504_p1 = c5_conv_layer_map_b_load_reg_736;

assign empty_fu_297_p2 = ((size_reg_545 == 32'd0) ? 1'b1 : 1'b0);

assign grp_conv_fprop3_Pipeline_1_fu_241_ap_start = grp_conv_fprop3_Pipeline_1_fu_241_ap_start_reg;

assign grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start = grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263_ap_start_reg;

assign grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_ap_start_reg;

assign grp_fu_278_p0 = grp_fu_278_p00;

assign grp_fu_278_p00 = smax_reg_600;

assign grp_fu_278_p1 = grp_fu_278_p10;

assign grp_fu_278_p10 = smax1_reg_605;

assign grp_fu_508_p0 = j_reg_208[10:0];

assign icmp_ln172_fu_313_p2 = (($signed(zext_ln172_1_fu_309_p1) < $signed(c5_conv_layer_map_count_read_reg_552)) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_396_p2 = (($signed(zext_ln175_fu_392_p1) < $signed(s4_pooling_layer_map_count_read_reg_561)) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_434_p2 = (($signed(zext_ln79_fu_430_p1) < $signed(c5_conv_layer_map_h_read_reg_534)) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_462_p2 = (($signed(zext_ln81_fu_458_p1) < $signed(c5_conv_layer_map_w_read_reg_528)) ? 1'b1 : 1'b0);

assign pconnection_address0 = zext_ln178_fu_419_p1;

assign pconnection_ce0 = pconnection_ce0_local;

assign pconnection_q0_local = pconnection_q0;

assign s4_pooling_layer_kernel_address0 = 11'd0;

assign s4_pooling_layer_kernel_address1 = 11'd0;

assign s4_pooling_layer_kernel_ce0 = 1'b0;

assign s4_pooling_layer_kernel_ce1 = 1'b0;

assign s4_pooling_layer_kernel_d0 = 3200'd0;

assign s4_pooling_layer_kernel_d1 = 3200'd0;

assign s4_pooling_layer_kernel_we0 = 1'b0;

assign s4_pooling_layer_kernel_we1 = 1'b0;

assign s4_pooling_layer_map_b_address0 = 7'd0;

assign s4_pooling_layer_map_b_address1 = 7'd0;

assign s4_pooling_layer_map_b_ce0 = 1'b0;

assign s4_pooling_layer_map_b_ce1 = 1'b0;

assign s4_pooling_layer_map_b_d0 = 64'd0;

assign s4_pooling_layer_map_b_d1 = 64'd0;

assign s4_pooling_layer_map_b_we0 = 1'b0;

assign s4_pooling_layer_map_b_we1 = 1'b0;

assign s4_pooling_layer_map_common_address0 = 10'd0;

assign s4_pooling_layer_map_common_address1 = 10'd0;

assign s4_pooling_layer_map_common_ce0 = 1'b0;

assign s4_pooling_layer_map_common_ce1 = 1'b0;

assign s4_pooling_layer_map_common_d0 = 64'd0;

assign s4_pooling_layer_map_common_d1 = 64'd0;

assign s4_pooling_layer_map_common_we0 = 1'b0;

assign s4_pooling_layer_map_common_we1 = 1'b0;

assign s4_pooling_layer_map_data_address0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_s4_pooling_layer_map_data_address0;

assign s4_pooling_layer_map_data_ce0 = grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248_s4_pooling_layer_map_data_ce0;

assign s4_pooling_layer_map_db_address0 = 7'd0;

assign s4_pooling_layer_map_db_address1 = 7'd0;

assign s4_pooling_layer_map_db_ce0 = 1'b0;

assign s4_pooling_layer_map_db_ce1 = 1'b0;

assign s4_pooling_layer_map_db_d0 = 64'd0;

assign s4_pooling_layer_map_db_d1 = 64'd0;

assign s4_pooling_layer_map_db_we0 = 1'b0;

assign s4_pooling_layer_map_db_we1 = 1'b0;

assign s4_pooling_layer_map_error_address0 = 17'd0;

assign s4_pooling_layer_map_error_address1 = 17'd0;

assign s4_pooling_layer_map_error_ce0 = 1'b0;

assign s4_pooling_layer_map_error_ce1 = 1'b0;

assign s4_pooling_layer_map_error_d0 = 64'd0;

assign s4_pooling_layer_map_error_d1 = 64'd0;

assign s4_pooling_layer_map_error_we0 = 1'b0;

assign s4_pooling_layer_map_error_we1 = 1'b0;

assign smax1_fu_372_p3 = ((empty_20_fu_366_p2[0:0] == 1'b1) ? trunc_ln185_fu_344_p1 : 31'd0);

assign smax_fu_358_p3 = ((empty_19_fu_352_p2[0:0] == 1'b1) ? trunc_ln79_fu_348_p1 : 31'd0);

assign tmp_1_fu_423_p3 = {{trunc_ln175_reg_638}, {10'd0}};

assign tmp_fu_332_p3 = {{trunc_ln172_1_fu_324_p1}, {10'd0}};

assign trunc_ln172_1_fu_324_p1 = i_fu_106[6:0];

assign trunc_ln172_2_fu_340_p1 = i_fu_106[10:0];

assign trunc_ln172_fu_288_p0 = c5_conv_layer_map_w;

assign trunc_ln172_fu_288_p1 = trunc_ln172_fu_288_p0[9:0];

assign trunc_ln175_fu_407_p1 = j_reg_208[6:0];

assign trunc_ln185_fu_344_p1 = c5_conv_layer_kernel_w[30:0];

assign trunc_ln79_1_fu_388_p1 = s4_pooling_layer_map_w[16:0];

assign trunc_ln79_2_fu_445_p1 = i_1_reg_219[16:0];

assign trunc_ln79_fu_348_p1 = c5_conv_layer_kernel_h[30:0];

assign trunc_ln81_1_fu_478_p1 = j_1_reg_230[9:0];

assign trunc_ln81_fu_473_p1 = j_1_reg_230[16:0];

assign zext_ln172_1_fu_309_p1 = i_fu_106;

assign zext_ln172_fu_328_p1 = i_fu_106;

assign zext_ln175_fu_392_p1 = j_reg_208;

assign zext_ln178_fu_419_p0 = grp_fu_508_p3;

assign zext_ln178_fu_419_p1 = $unsigned(zext_ln178_fu_419_p0);

assign zext_ln79_fu_430_p1 = i_1_reg_219;

assign zext_ln81_fu_458_p1 = j_1_reg_230;

assign zext_ln91_fu_487_p1 = add_ln91_fu_482_p2;

always @ (posedge ap_clk) begin
    zext_ln172_reg_579[63:31] <= 33'b000000000000000000000000000000000;
    tmp_reg_584[9:0] <= 10'b0000000000;
    zext_ln178_reg_653[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_1_reg_663[9:0] <= 10'b0000000000;
end

endmodule //conv_fprop3
