Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9a0372d921409b9d6f51e7b09de71e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port a [E:/Vivado/Codes/Backups/May 2/1 lw working/Processor/vivado/exp1.srcs/sources_1/new/reg_Nbit.v:23]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port b [E:/Vivado/Codes/Backups/May 2/1 lw working/Processor/vivado/exp1.srcs/sources_1/new/processor.v:107]
WARNING: [VRFC 10-278] actual bit length 106 differs from formal bit length 138 for port D [E:/Vivado/Codes/Backups/May 2/1 lw working/Processor/vivado/exp1.srcs/sources_1/new/processor.v:112]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port s [E:/Vivado/Codes/Backups/May 2/1 lw working/Processor/vivado/exp1.srcs/sources_1/new/processor.v:115]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 32 for port c [E:/Vivado/Codes/Backups/May 2/1 lw working/Processor/vivado/exp1.srcs/sources_1/new/processor.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2to1
Compiling module xil_defaultlib.ff
Compiling module xil_defaultlib.reg_Nbit_default
Compiling module xil_defaultlib.mux_2to1(N=32)
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALUcontrolUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.adderUnit_default
Compiling module xil_defaultlib.reg_Nbit(N=96)
Compiling module xil_defaultlib.reg_Nbit(N=192)
Compiling module xil_defaultlib.reg_Nbit(N=153)
Compiling module xil_defaultlib.reg_Nbit(N=138)
Compiling module xil_defaultlib.mux_4to1(N=32)
Compiling module xil_defaultlib.mux_2to1(N=10)
Compiling module xil_defaultlib.shifter_nBit
Compiling module xil_defaultlib.branchGate
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
