# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Fri Sep  1 13:23:17 2023 


#
# I/O constraints
#

set_io ADC_FD K1
set_io ADC_GPIO_0 M6
set_io ADC_GPIO_1 J4
set_io ADC_GPIO_2 K2
set_io ADC_GPIO_3 H2
set_io ADC_GPIO_4 J1
set_io ADC_LDO_PWR_GOOD L8
set_io ADC_PWDN G15
set_io ADC_PWR_RUN K5
set_io ADC_sclk D4
set_io ADC_sdio K15
set_io ADC_ss_n E5
set_io BOARD_PWR_RUN H1
set_io BTN_1 T4
set_io CLK_OUT_N U1
set_io CLK_OUT_P U2
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AL25
set_io DBGport_9 AH22
set_io EXT_ADC_Reset_N G14
set_io EXT_HMC_Reset_N H4
set_io EXT_LMX1_Reset_N G1
set_io EXT_LMX2_Reset_N F14
set_io FTDI_BE[0] A8
set_io FTDI_BE[1] A7
set_io FTDI_BE[2] G11
set_io FTDI_BE[3] G12
set_io FTDI_CLK G4
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] F5
set_io FTDI_DATA[2] C1
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] E8
set_io FTDI_DATA[6] C2
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] D6
set_io FTDI_DATA[9] C8
set_io FTDI_DATA[10] E6
set_io FTDI_DATA[11] D8
set_io FTDI_DATA[12] H8
set_io FTDI_DATA[13] C4
set_io FTDI_DATA[14] H9
set_io FTDI_DATA[15] C3
set_io FTDI_DATA[16] H11
set_io FTDI_DATA[17] G7
set_io FTDI_DATA[18] J11
set_io FTDI_DATA[19] H7
set_io FTDI_DATA[20] A3
set_io FTDI_DATA[21] A4
set_io FTDI_DATA[22] A2
set_io FTDI_DATA[23] B4
set_io FTDI_DATA[24] A5
set_io FTDI_DATA[25] B5
set_io FTDI_DATA[26] B6
set_io FTDI_DATA[27] C6
set_io FTDI_DATA[28] B7
set_io FTDI_DATA[29] C7
set_io FTDI_DATA[30] F7
set_io FTDI_DATA[31] F8
set_io FTDI_GPIO_0 B9
set_io FTDI_GPIO_1 A9
set_io FTDI_RESET_N F10
set_io FTDI_nOE C11
set_io FTDI_nRD B11
set_io FTDI_nRXF E10
set_io FTDI_nTXE E11
set_io FTDI_nWR F13
set_io GPIO_0 L7
set_io GPIO_1 J3
set_io HMC_GPIO_0 P8
set_io HMC_GPIO_1 M5
set_io HMC_GPIO_2 J6
set_io HMC_GPIO_3 J5
set_io HMC_SYNC K8
set_io HMC_sclk G16
set_io HMC_sdio H13
set_io HMC_ss_n F9
set_io LDO_PWR_GOOD K3
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J13
set_io LMX1_mosi J15
set_io LMX1_sclk H14
set_io LMX1_ss_n G9
set_io LMX2_miso J14
set_io LMX2_mosi H12
set_io LMX2_sclk H3
set_io LMX2_ss_n G2
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N E13
set_io SMPS_PWR_GOOD J8
set_io SYNCINB_N N1
set_io SYNCINB_P N2
set_io SYNC_IN_N R6
set_io SYNC_IN_P R5
set_io SYNC_OUT_1_N K6
set_io SYNC_OUT_1_P K7
set_io SYNC_OUT_2_N P3
set_io SYNC_OUT_2_P P4
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2_1_1_1 15 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 874 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 659 88
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 794 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[172] 175 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 655 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 754 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 704 19
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[20] 436 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 766 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[12] 46 16
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 682 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 826 28
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[10] 1063 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 880 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 784 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc5 242 21
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_2 350 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[512] 199 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1319 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[9] 705 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 788 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 875 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 829 16
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 695 75
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29] 432 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 715 15
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1127 168
set_location Communication_Switch_0/state_reg_ns_a2_0_0[0] 714 48
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[6] 749 48
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[14] 358 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 653 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[8] 636 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1 70 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[232] 120 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 735 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 832 28
set_location Controler_0/ADI_SPI_1/data_counter[15] 712 46
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[9] 738 97
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[2] 383 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 730 22
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 843 52
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 598 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1170 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[463] 86 34
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 920 316
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 805 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 903 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1246 118
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 804 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[71] 63 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 914 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 869 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1027 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 935 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[27] 112 10
set_location Controler_0/ADI_SPI_0/addr_counter[19] 656 43
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 630 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 709 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 758 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 727 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[5] 302 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 778 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[26] 730 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 721 79
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[21] 335 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 687 81
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 777 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 598 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1156 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 684 171
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[1] 367 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_2_1_1_1 21 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 995 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[44] 173 21
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 715 42
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[1] 287 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc3 394 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1276 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 250 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1634 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_2_1_1_1 223 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 780 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[454] 78 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 872 66
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[15] 378 10
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 789 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 847 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 599 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1153 118
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[7] 356 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[150] 214 28
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 647 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 690 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 661 82
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 688 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 770 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 906 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 877 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[4] 54 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 752 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[93] 106 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1_2_RNICA424 256 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[137] 66 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1047 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 626 34
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 888 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 856 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[7] 629 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 751 22
set_location Controler_0/ADI_SPI_0/data_counter[12] 613 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[79] 87 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1243 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 882 97
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[3] 401 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout 696 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 621 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 706 58
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0 646 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[7] 347 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[29] 154 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1_0 272 33
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 964 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_2_1_1_1 238 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[10] 39 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[15] 269 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 782 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 770 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_2_1_1 139 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 870 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1211 118
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 772 22
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 787 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1213 118
set_location Controler_0/Reset_Controler_0/state_reg[1] 686 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_3 248 21
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_2 356 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 786 142
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 751 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 908 75
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[7] 403 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[11] 285 24
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 664 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[179] 233 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1_0 168 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 862 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 616 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1_RNIG1E82 250 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 729 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[1] 629 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 613 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 846 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 733 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 957 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[41] 335 9
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[8] 368 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[26] 347 10
set_location UART_Protocol_1/mko_0/counter[20] 740 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_1_0 387 27
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 740 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[130] 299 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[4] 407 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1193 211
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 501 150
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1805 235
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 887 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 692 58
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[23] 394 4
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1221 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1066 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 823 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[15] 342 30
set_location Controler_0/gpio_controler_0/read_data_frame[0] 639 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 618 48
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un1_b13_nAzGfFM_sLsv3_10_0_RNIHASGB 369 30
set_location Controler_0/ADI_SPI_0/data_counter[25] 626 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 771 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 804 61
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 673 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 964 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1212 118
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[14] 369 9
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 765 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_98 207 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[30] 843 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 767 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_129 117 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1_0 188 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_123 48 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 805 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[19] 866 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[56] 215 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 948 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 648 24
set_location UART_Protocol_1/mko_0/counter[9] 729 73
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 645 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 853 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 1073 124
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 641 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[507] 183 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[154] 100 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 903 115
set_location Controler_0/gpio_controler_0/read_data_frame[13] 626 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[260] 14 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[137] 298 34
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 785 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1_0 64 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 702 81
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 671 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b6_BATJwN_4 57 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1 263 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2_1_1 275 30
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 911 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[86] 85 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_ac0_3 251 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 710 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 764 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 730 97
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 828 45
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 623 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 632 22
set_location UART_Protocol_1/mko_0/counter[24] 744 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[157] 79 31
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 774 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1195 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 997 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1558 123
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 674 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_2_1_1_1 159 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 731 15
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[7] 317 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1 39 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 916 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 800 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_0 364 36
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 751 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[364] 256 31
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 683 45
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1126 169
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 704 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[0] 886 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[146] 81 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1341 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_4 141 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 749 28
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQG531[14] 669 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 708 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 891 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 879 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 875 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 915 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[7] 722 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 811 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 922 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1_0 161 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1026 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 902 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[164] 116 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 880 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 894 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[109] 214 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 752 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1_RNIOG012 46 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[234] 53 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[2] 282 28
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 640 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2_1_1_1 150 33
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 622 69
set_location Controler_0/Command_Decoder_0/counter[28] 745 43
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 750 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[23] 156 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 918 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1_0_RNI6C9J2 19 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[10] 885 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv[31] 867 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 681 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 686 123
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv[31] 829 6
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 950 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr4 406 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1267 138
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 785 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 791 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1253 130
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1291 193
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[410] 35 25
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 615 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 871 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[22] 239 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 734 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 922 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 842 51
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL7 369 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[5] 63 7
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv_0[31] 879 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[66] 70 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 671 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[89] 60 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[19] 118 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[94] 70 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1_0 184 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[83] 22 42
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 614 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1352 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 846 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[179] 173 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1163 175
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 682 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1192 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1326 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2123 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 729 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 788 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 987 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 645 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1 435 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1_RNIVATH2 87 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[114] 225 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1221 154
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[96] 102 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 656 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 674 18
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 683 69
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 690 73
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1149 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_1[4] 266 21
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNICHG01[28] 936 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_2_1_1_1 24 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[159] 103 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[100] 169 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1524 138
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[190] 230 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 876 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 1040 124
set_location Controler_0/Command_Decoder_0/cmd_data_RNIEH4S2[14] 633 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 919 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 648 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 785 126
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[47] 328 10
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 775 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 945 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2005 288
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 967 49
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[7] 989 109
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 770 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 800 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 713 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[3] 602 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 624 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_2_1_1_1 103 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 715 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 608 166
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 877 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[14] 718 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 813 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[43] 186 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1237 157
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 702 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1250 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 936 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1_RNIS1EC2 62 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[2] 726 10
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[47] 389 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1321 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 873 67
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 860 34
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 836 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH95 301 21
set_location Controler_0/ADI_SPI_0/addr_counter[10] 647 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 303 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[43] 269 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[11] 35 7
set_location Controler_0/REGISTERS_0/state_reg[4] 757 49
set_location UART_Protocol_0/mko_0/counter[19] 491 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 668 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 757 21
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 725 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[163] 120 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 932 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[140] 189 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1207 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1240 118
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_7_RNICOAU5 369 3
set_location Controler_0/ADI_SPI_0/data_counter[21] 622 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 759 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2_1_1_1 268 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 476 228
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b6_BATJwN_4 14 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 839 24
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 821 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 768 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[1] 300 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[169] 154 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1346 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1349 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 890 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 671 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1308 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 712 24
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[6] 422 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 703 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 886 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[80] 285 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1_0 101 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 835 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 711 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 756 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 770 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_1[0] 747 9
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 796 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[54] 167 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 886 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[21] 291 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 806 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[199] 90 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 612 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 754 76
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[5] 349 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[32] 156 19
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 762 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 725 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 781 64
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 670 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 830 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 783 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 803 46
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 676 49
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1053 172
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_0 360 3
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 919 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[75] 50 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[49] 162 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 615 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b6_BATJwN_4 237 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 857 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 979 85
set_location ident_coreinst/IICE_INST/mdiclink_reg[148] 215 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 960 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 652 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 916 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 901 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 991 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[6] 346 28
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1124 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 890 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 711 55
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[14] 620 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 704 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b6_BATJwN_4 145 18
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 628 69
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE 1156 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[385] 46 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 797 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[38] 311 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[182] 183 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1129 342
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[19] 298 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 690 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[11] 379 4
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 684 87
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 782 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 823 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[155] 72 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_o3[2] 388 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIIDC7[0] 937 42
set_location Controler_0/gpio_controler_0/read_data_frame[5] 646 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 897 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[25] 298 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 740 84
set_location Controler_0/ADI_SPI_0/data_counter[15] 616 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1258 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[152] 128 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[36] 401 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 847 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1530 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[103] 319 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 772 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1_0 132 15
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 764 37
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1011 262
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 669 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1_0_RNIJU463 33 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1 115 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[49] 394 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 681 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1344 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 155 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 729 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b6_BATJwN_4 442 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1333 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 924 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[132] 47 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[14] 142 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc2 244 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[136] 83 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 717 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 769 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b6_BATJwN_4 230 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 839 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 918 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 719 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1302 192
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 715 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 703 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv[31] 873 6
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1026 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[26] 114 22
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 690 49
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 481 153
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 761 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1_0 141 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 839 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2_1_1 257 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 887 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8] 301 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[122] 131 43
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_5 323 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 898 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 636 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[6] 294 24
set_location Controler_0/ADI_SPI_0/addr_counter[9] 646 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 761 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 751 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 938 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 661 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 1034 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 572 16
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[15] 335 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 912 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 800 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 713 72
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 753 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 740 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[450] 75 34
set_location Controler_0/Command_Decoder_0/decode_vector[8] 766 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[105] 218 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 818 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 813 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 961 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 702 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1 70 27
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1151 171
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 901 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 714 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 667 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1 49 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 811 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 588 10
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 601 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2_1_1_1 158 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[152] 91 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1190 145
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b11_nYByBFtg_XH_0_a2_2 347 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 729 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[151] 88 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 638 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_2_1_1 18 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid_RNIGSC11 927 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[159] 127 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/first_byte 731 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 942 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 943 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 728 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1283 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 864 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1 18 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[23] 330 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[14] 377 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1544 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 944 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 711 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 649 63
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[0] 930 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 855 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 804 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 791 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO 241 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[5] 254 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 837 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_10 65 30
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0_RNI3V143 437 18
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 789 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1 179 39
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI3QD7[6] 706 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 894 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_RNIV2QD3 252 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 939 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1354 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 659 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 823 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[138] 82 42
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 706 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 865 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 631 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 906 58
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[21] 406 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 882 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 846 60
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[4] 245 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 853 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 956 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1538 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[116] 231 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[162] 128 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[41] 221 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[1] 317 25
set_location Controler_0/Answer_Encoder_0/periph_data[7] 713 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[129] 297 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[109] 108 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 748 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 684 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2_1_1_1 44 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 828 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[19] 35 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 817 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[116] 217 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_4 223 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 852 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[1] 406 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 767 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 677 19
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 688 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[23] 725 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1_0 121 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 715 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1235 184
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 628 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4[139] 70 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 637 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[7] 214 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 614 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[1] 39 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[16] 393 4
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 925 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 961 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 852 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 746 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 688 102
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 800 34
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2_RNIOCS52 643 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1314 150
set_location Controler_0/ADI_SPI_0/addr_counter[31] 668 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2_1_1 44 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b6_BATJwN_4 158 33
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI05G01[22] 949 54
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 806 75
set_location Controler_0/ADI_SPI_1/addr_counter[8] 717 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_ofmZd_rGt[41] 175 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 828 79
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_5 383 24
set_location ident_coreinst/IICE_INST/mdiclink_reg[80] 159 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1276 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 881 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 704 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1 109 24
set_location ident_coreinst/IICE_INST/mdiclink_reg[12] 191 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[433] 58 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 892 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[10] 23 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[183] 218 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 954 61
set_location Controler_0/Command_Decoder_0/state_reg[9] 754 49
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 751 58
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 712 42
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 631 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[132] 77 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 833 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_11 25 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 888 76
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 682 48
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 689 54
set_location Controler_0/ADI_SPI_0/data_counter[11] 612 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 938 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2_1_1_1 32 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1_0_RNIBUHU2 80 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[27] 29 10
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 636 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 799 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc4 390 24
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 948 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[111] 110 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[3] 377 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[16] 747 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 771 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1052 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 892 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 481 315
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1026 249
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 977 85
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 847 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o2 866 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 851 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[38] 410 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_2S5I_vPL9_0 251 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv_0[31] 840 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b6_BATJwN_4 41 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 789 126
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[0] 387 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 593 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 791 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 806 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[18] 304 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 800 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[148] 86 27
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 626 79
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 742 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 866 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1 240 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 765 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 739 30
set_location Controler_0/Answer_Encoder_0/periph_data[6] 707 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2_1_1_1 176 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1_0 22 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1029 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 762 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 973 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 749 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[472] 100 31
set_location Controler_0/ADI_SPI_0/counter_3[3] 597 51
set_location Controler_0/Answer_Encoder_0/periph_data[8] 712 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_125 116 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1046 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 826 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[29] 251 43
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 810 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 789 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1_RNICEH82 102 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 151 237
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 614 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14] 217 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 727 27
set_location Communication_Switch_0/read_data_frame_1[0] 752 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[127] 59 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 638 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[69] 52 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 753 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0_RNIMRQM2 181 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 829 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 717 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 900 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1280 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 811 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 988 181
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[11] 262 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 656 21
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0 430 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 895 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 847 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[13] 143 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b6_BATJwN_4 174 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[123] 151 31
set_location Controler_0/Command_Decoder_0/counter[20] 737 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 667 54
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 878 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1 104 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 872 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 663 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 641 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[139] 113 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 794 63
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 814 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[25] 350 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[81] 33 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[11] 45 10
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 690 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 811 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[23] 333 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 879 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_2_1_1 62 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[50] 274 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 790 81
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0 426 18
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 674 49
set_location Controler_0/gpio_controler_0/read_data_frame[2] 662 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 861 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 933 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 777 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 682 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 806 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 962 175
set_location Controler_0/ADI_SPI_0/counter_3[1] 593 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 801 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 954 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[19] 392 4
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[5] 956 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 881 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 996 180
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m15 329 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[37] 406 16
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 780 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[19] 376 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 936 49
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1122 168
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 694 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1_0_RNIVBLC2 105 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1286 151
set_location Controler_0/ADI_SPI_0/addr_counter[25] 662 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[13] 374 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[18] 238 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 691 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[230] 147 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 941 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 881 58
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 930 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 788 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[34] 375 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[137] 62 25
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 672 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[164] 164 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[85] 45 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[7] 877 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 847 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[180] 100 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[65] 32 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 929 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 1193 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1237 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 685 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 860 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[334] 249 37
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 684 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1_0 47 36
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 717 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1251 175
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 653 54
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1155 171
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 714 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[121] 228 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 776 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[146] 69 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1210 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[173] 137 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req_d 362 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 884 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 919 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 755 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 702 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[156] 200 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[5] 358 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 944 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1025 171
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[42] 405 16
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[1] 325 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 857 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 640 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[17] 291 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1_0_RNINKSA2 71 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[149] 148 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 956 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[31] 329 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 778 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 938 174
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 721 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1283 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 805 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[97] 59 37
set_location UART_Protocol_0/mko_0/counter[18] 490 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 744 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[10] 256 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1318 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 732 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 815 213
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b6_BATJwN_4 261 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 767 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[11] 20 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[128] 40 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 906 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 873 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 948 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[5] 242 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 783 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[180] 93 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 757 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 850 76
set_location Controler_0/Answer_Encoder_0/periph_data[3] 707 51
set_location ident_coreinst/FTDI_INST/mdiclink_reg[41] 430 22
set_location Controler_0/ADI_SPI_0/sclk_4 595 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1618 123
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv[31] 877 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 730 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2_1_1 20 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 670 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 742 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[142] 65 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 692 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[5] 392 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1349 168
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[1] 369 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 886 15
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1150 172
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1132 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1_0 170 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1943 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 936 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_2_1_1_1 148 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[15] 198 31
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[24] 371 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 871 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 726 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 727 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_100 102 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1_0_RNIM5772 50 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[36] 408 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[153] 107 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[92] 93 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 707 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 892 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 755 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 710 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[1] 869 7
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[13] 374 31
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 644 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 860 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[30] 306 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 890 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 954 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b6_BATJwN_4 108 21
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 705 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 706 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 602 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 899 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[112] 210 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 826 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 796 60
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 621 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 817 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 945 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 882 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 626 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[124] 310 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 432 264
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 825 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[110] 311 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[15] 643 57
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 593 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 761 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 864 144
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 913 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[3] 265 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1 205 30
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF 320 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 633 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[17] 874 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 645 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[113] 219 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1 71 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1246 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 698 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[140] 103 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[144] 197 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 736 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2_1_1_1 80 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0 185 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 663 31
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 637 63
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 700 55
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 688 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 843 75
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_RNIPS0D2 432 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 754 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 882 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 830 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 713 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 855 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0 182 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 642 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[4] 227 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[73] 110 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 877 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[117] 309 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 786 48
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[3] 312 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1051 183
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1 435 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 829 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 728 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 774 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 931 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[3] 275 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[189] 235 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[116] 122 43
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1001 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[84] 36 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 790 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[7] 16 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 994 81
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 602 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o 252 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[492] 159 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 878 54
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2 389 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 656 25
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[8] 433 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1942 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 948 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 882 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[313] 165 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 598 72
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[9] 373 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 863 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 823 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 841 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[2] 53 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1224 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 653 175
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[12] 360 15
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 629 58
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[42] 391 18
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 772 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 929 72
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[17] 297 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1062 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b6_BATJwN_4 207 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[38] 386 16
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_1 356 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2137 255
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 936 60
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 519 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 866 46
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 719 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 696 127
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 892 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 693 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 812 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 753 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 624 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[19] 288 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1 154 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[83] 168 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 953 43
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 645 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 809 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_2_1_1_1 25 6
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[25] 350 9
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[36] 355 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2_1_1_1 266 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 882 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[187] 191 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 789 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 830 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 663 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[130] 40 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 780 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 726 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 728 21
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1004 181
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[5] 884 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 831 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 804 69
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[4] 259 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[151] 296 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 646 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[218] 121 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 835 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 767 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[30] 121 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1175 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_118 146 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_o2_RNI3PGK1 263 27
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1143 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 764 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 660 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r 867 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 681 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1607 255
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[17] 375 10
set_location ident_coreinst/IICE_INST/mdiclink_reg[110] 106 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 720 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 770 34
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 741 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 668 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 787 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_2_1_1_1 17 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 752 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[43] 186 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_90 78 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 747 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 606 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 984 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 815 58
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1136 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 311 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 677 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[52] 166 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1_0_RNI5C752 157 39
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 790 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[1] 355 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 818 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[2] 272 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 792 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 887 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 2092 198
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 862 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 860 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 695 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 979 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 662 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 745 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 789 73
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 941 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 696 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 776 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 698 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1027 97
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 890 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_d 250 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 974 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 782 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[16] 202 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 942 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 863 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[66] 80 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[155] 295 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 698 127
set_location Controler_0/ADI_SPI_1/counter[0] 672 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 933 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 757 144
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[13] 367 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_2_1_1_1 16 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[39] 334 9
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 659 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 657 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1303 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1 17 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 706 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 950 78
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 646 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 884 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 715 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1276 136
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_7 436 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 678 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 819 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 883 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[6] 49 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 845 37
set_location UART_Protocol_1/mko_0/counter[11] 731 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 857 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[73] 127 16
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 927 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 800 54
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[20] 339 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_o2 262 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 884 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1_0 96 15
set_location Controler_0/gpio_controler_0/state_reg[1] 692 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1267 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 698 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 848 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[152] 169 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 686 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 624 25
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1161 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 970 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[9] 41 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1995 201
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[177] 135 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b12_PSyi_KyDbLbb_0_sqmuxa 391 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[149] 78 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 791 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 799 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1_0_RNIRGLH2 161 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[4] 733 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 640 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_97 88 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 910 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[6] 266 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 710 31
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[4] 425 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 736 19
set_location Controler_0/Command_Decoder_0/decode_vector[2] 767 52
set_location ident_coreinst/IICE_INST/mdiclink_reg[48] 26 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1_0 213 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1256 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_2_1_1_1 156 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[28] 117 9
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1048 127
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 672 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 828 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1152 175
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 908 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 1036 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 909 115
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 924 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 864 66
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1129 168
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[10] 371 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 869 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 747 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[27] 966 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_2 367 3
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 592 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 619 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 923 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1_0 72 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 698 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1_0_RNIKH5B3 118 24
set_location ident_coreinst/FTDI_INST/mdiclink_reg[18] 330 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[7] 69 7
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 598 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 886 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 740 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_6 361 3
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1164 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY 299 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 666 51
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 747 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 605 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 781 69
set_location Controler_0/gpio_controler_0/state_reg[5] 691 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 883 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 655 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 849 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 740 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 848 60
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[0] 270 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[30] 117 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 930 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 763 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 885 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[41] 64 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[159] 76 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 871 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 544 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 689 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 635 79
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 685 51
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 617 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 961 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[125] 198 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[3] 751 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0] 58 7
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[25] 309 19
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 748 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[353] 252 37
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 774 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1628 124
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[23] 333 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 845 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 958 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[74] 57 9
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 766 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1 159 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[54] 193 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 698 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 638 34
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 760 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[65] 79 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1022 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 829 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 937 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 844 51
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[1] 276 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 967 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 707 52
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 641 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 923 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 1282 63
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 382 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 842 67
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1133 171
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 841 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[25] 128 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 757 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[105] 163 37
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 931 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 666 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 862 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1537 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 765 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 931 63
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 759 60
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2 347 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1 112 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 806 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1226 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1343 118
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1292 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 853 67
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m14_0 324 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 864 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 912 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_11 138 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 660 60
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 640 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1003 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 825 42
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1125 165
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 627 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[184] 254 46
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[15] 253 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[131] 212 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[3] 280 22
set_location CFG0_GND_INST 260 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[258] 21 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1246 139
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 606 79
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 624 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1_0 223 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1198 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1288 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 837 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_2_1_1 69 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_0[13] 280 24
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_361_fast 361 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[189] 84 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 883 54
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1 441 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 648 21
set_location Controler_0/Answer_Encoder_0/periph_data[2] 697 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[305] 175 37
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[3] 325 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 802 69
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 675 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[13] 378 4
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2_1_1_1 242 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[13] 374 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1219 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 856 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1_RNIMMAN3 161 18
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 657 61
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[25] 347 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 901 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[110] 206 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 776 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 736 30
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 719 70
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1035 171
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[2] 373 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 1054 109
set_location ident_coreinst/IICE_INST/mdiclink_reg[101] 29 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 698 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 876 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1552 124
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1 432 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[68] 66 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[27] 310 9
set_location ident_coreinst/IICE_INST/mdiclink_reg[170] 108 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 673 172
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 671 49
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 780 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 609 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 788 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 730 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1_0_RNIGGDD2 229 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1341 123
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[23] 294 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1238 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1354 100
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 956 52
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 675 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 932 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1 197 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[5] 291 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1205 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 815 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2_1_1 183 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[76] 106 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 644 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[149] 83 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 957 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 864 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 618 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[183] 190 15
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 604 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[3] 380 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY 388 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1351 100
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 629 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 900 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[5] 295 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 731 127
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[4] 402 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 861 67
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[3] 744 78
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_2 358 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 719 58
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 959 54
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 621 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1233 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 785 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[88] 89 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_2_1_1_1 77 18
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 804 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 802 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 797 64
set_location Controler_0/ADI_SPI_1/addr_counter[6] 715 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 854 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 626 58
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 789 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 674 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 656 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[5] 596 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 653 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[2] 14 19
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 665 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1337 123
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 823 61
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 833 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 844 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 876 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1223 118
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 694 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1275 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 804 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1042 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 871 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 809 31
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 748 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 858 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 225 309
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[65] 32 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1236 118
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[15] 630 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 872 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1048 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 917 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[442] 64 34
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_1 357 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1244 126
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 744 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 861 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 875 76
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 740 27
set_location Controler_0/ADI_SPI_1/divider_enable 695 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 796 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 720 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 699 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 667 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 570 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 805 58
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a2_0 360 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 705 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 854 72
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO_1 282 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1205 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 675 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 633 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1 249 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 941 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 894 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_1_0[2] 381 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[4] 283 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 631 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 860 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 934 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_i_a2 934 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 697 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 882 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[165] 209 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b6_BATJwN_4 50 21
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 612 69
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 681 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[3] 371 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[94] 29 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[0] 704 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1001 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 976 184
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_d_RNI5L431 248 24
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[7] 736 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 791 127
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1159 171
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf 742 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 626 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 607 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 798 183
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[39] 122 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1024 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 853 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 796 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 691 172
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[10] 367 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[40] 390 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1013 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b6_BATJwN_4 83 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 868 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 665 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 655 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1228 184
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[31] 346 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 950 45
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1 420 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 650 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[5] 351 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[2] 45 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 683 60
set_location ident_coreinst/IICE_INST/mdiclink_reg[181] 36 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 777 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[46] 393 19
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1123 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1_RNI934V2 16 9
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1147 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 715 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 885 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 974 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc3 240 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1 42 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_i_a3_0[1] 361 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[24] 113 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 648 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 977 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[141] 79 9
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 684 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b6_BATJwN_4 174 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 915 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[5] 640 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1052 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_1 172 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[148] 117 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_2 210 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 642 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[7] 307 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1223 145
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 967 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 954 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 963 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 783 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[66] 266 43
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 951 180
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[6] 52 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 821 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 750 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 644 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[30] 145 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 873 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_6[0] 270 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 774 58
set_location Controler_0/ADI_SPI_1/addr_counter[20] 729 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 751 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1834 96
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM_RNO[1] 379 6
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_29 366 15
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 843 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 624 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[116] 222 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 995 183
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 881 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 667 36
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 743 54
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[7] 380 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1171 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 966 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1559 69
set_location UART_Protocol_0/mko_0/counter[10] 482 151
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 755 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 718 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1633 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 838 16
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1154 162
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 905 115
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_0 340 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 975 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1_RNI914A2 206 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1049 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 658 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[52] 166 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[6] 736 6
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[6] 320 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 607 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 855 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 623 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 688 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 926 69
set_location ident_coreinst/IICE_INST/mdiclink_reg[11] 171 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 738 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 723 127
set_location Controler_0/Reset_Controler_0/un8_write_signal_2_0_a2 635 69
set_location Controler_0/Command_Decoder_0/counter[9] 726 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv[31] 853 9
set_location Controler_0/Command_Decoder_0/decode_vector[5] 756 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[2] 869 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[50] 170 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[58] 200 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 942 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[24] 18 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[87] 21 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 702 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[22] 391 4
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 651 58
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 798 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 884 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[38] 131 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 763 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 788 51
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 592 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 869 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 764 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 54 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[41] 395 7
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 708 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 822 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1056 136
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 539 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[33] 73 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 624 73
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[20] 298 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 756 79
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 931 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 755 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 847 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 778 64
set_location UART_Protocol_0/mko_0/counter[14] 486 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 640 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 778 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 646 172
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL 367 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 652 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[1] 273 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 835 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 923 70
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 689 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1533 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 807 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 970 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[57] 223 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[23] 343 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1061 136
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 553 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 814 174
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[0] 409 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 746 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 948 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme 300 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[47] 185 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[10] 43 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 641 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[118] 123 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1 160 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[12] 137 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[508] 189 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1672 336
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 914 288
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[1] 300 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1099 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 896 43
set_location Communication_Switch_0/state_reg[4] 713 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 870 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2_1_1_1 66 33
set_location Controler_0/ADI_SPI_0/counter[4] 592 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_2_1_1_1 100 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1_0 262 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[126] 167 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[3] 370 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 789 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1240 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 918 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 852 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[35] 390 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1160 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 676 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 811 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 812 60
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[32] 335 15
set_location Controler_0/ADI_SPI_1/busy 703 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2_1_1 53 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 929 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 651 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1202 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 791 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[27] 846 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 768 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[144] 78 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1_RNINIAI3 158 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[8] 360 4
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 938 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv[31] 837 6
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1570 315
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2_1_1 249 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 604 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 853 31
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1028 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[80] 56 10
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 732 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1307 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1194 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 891 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[117] 224 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 937 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[8] 316 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[3] 379 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2_1_1_1 14 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 705 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 790 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 946 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 945 60
set_location UART_Protocol_1/mko_0/counter[13] 733 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 672 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[20] 342 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 850 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 696 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[120] 161 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIRA1A8[6] 205 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 665 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[6] 267 27
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 623 79
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[3] 404 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2_1_1 48 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[148] 95 28
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_0 328 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[76] 284 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv[31] 728 6
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 606 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 823 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[36] 250 43
set_location UART_Protocol_0/mko_0/counter[22] 494 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 673 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[13] 263 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 865 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1313 172
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 623 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 894 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[100] 228 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[34] 653 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 839 15
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 743 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 694 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 936 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[150] 110 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1622 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 644 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 834 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 740 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 762 57
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 671 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[34] 736 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 793 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 960 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1211 150
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 637 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 779 96
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 310 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[182] 223 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1_RNI63U62 73 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 895 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 732 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1131 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1_RNI20BH2 269 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[27] 143 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 897 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1064 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[10] 276 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 834 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 846 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 912 70
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 763 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[116] 254 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[15] 120 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 802 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_2_1_1_1 144 9
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 819 34
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 838 73
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 682 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[0] 284 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[15] 115 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 712 73
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 787 61
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 775 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[170] 75 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 955 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_2_1_1 30 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 883 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 809 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 680 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1 91 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 790 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[11] 46 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 678 22
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 947 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 816 61
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[20] 246 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 680 18
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 644 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[160] 121 33
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 668 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[4] 736 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[3] 13 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1_RNIM88K2 71 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[170] 149 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 697 75
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 819 73
set_location Controler_0/Command_Decoder_0/counter[21] 738 43
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 918 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 744 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 684 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 772 145
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[46] 394 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[112] 239 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1048 183
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 941 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 945 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[90] 95 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 950 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 736 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 632 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 888 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1_0 148 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 886 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 667 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 977 184
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 842 21
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[10] 739 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1226 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 635 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 887 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 754 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 878 70
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0 427 21
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 657 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1_0 235 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 842 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 883 141
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1 433 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 986 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 663 22
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 660 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1811 235
set_location ident_coreinst/IICE_INST/mdiclink_reg[133] 182 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_2_RNI4JNJ2 253 24
set_location Controler_0/ADI_SPI_0/state_reg[1] 640 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[16] 344 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 767 91
set_location ident_coreinst/comm_block_INST/b11_uRrc_9urXBb[1] 344 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 773 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[60] 245 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 687 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 920 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[10] 859 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv[31] 828 6
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1002 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[130] 46 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1217 145
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 915 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1306 117
set_location ident_coreinst/IICE_INST/mdiclink_reg[28] 113 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 702 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[156] 102 28
set_location UART_Protocol_0/mko_0/MKO_OUT 503 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 829 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 771 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[142] 77 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1 52 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2_1_1_1 161 36
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRSH 346 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req 361 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 601 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 864 145
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[10] 739 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b6_BATJwN_4 181 42
set_location ident_coreinst/IICE_INST/mdiclink_reg[161] 112 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 669 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[58] 158 10
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_6 430 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 866 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1253 193
set_location Controler_0/gpio_controler_0/un20_write_signal_2 651 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 621 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1331 114
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 824 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 808 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[103] 36 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1311 115
set_location Controler_0/ADI_SPI_1/addr_counter[12] 721 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 766 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[110] 207 34
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[0] 256 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 830 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 766 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_2_1_1 42 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 753 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[89] 196 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 831 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 748 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_89 129 21
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 766 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[8] 732 7
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 700 73
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 637 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[5] 879 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[8] 41 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[482] 145 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2122 96
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa 394 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[123] 308 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 870 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[5] 216 43
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 834 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[31] 150 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 658 70
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 666 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1 231 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv[31] 865 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[152] 78 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 865 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[20] 13 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 871 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[156] 73 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 963 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[143] 82 28
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1] 783 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 604 31
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 687 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[161] 155 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 681 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 808 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1054 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 779 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 822 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_2_1_1_1 70 36
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[31] 370 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1236 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 738 88
set_location Controler_0/ADI_SPI_1/addr_counter[7] 716 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 634 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/b6_oGA_fF_0_a2 370 21
set_location Controler_0/ADI_SPI_0/addr_counter[27] 664 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 603 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1007 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 824 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[67] 50 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[3] 380 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 819 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1_0_RNIBG5N2 234 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 861 75
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 955 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_2 280 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 750 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 1051 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1234 184
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[49] 382 7
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 681 54
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1024 181
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 619 82
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[19] 240 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[31] 309 9
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1257 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 625 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[72] 51 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 745 90
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 707 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[2] 709 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1_RNIG9JG2 164 39
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 808 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[22] 306 30
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 778 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0_RNITJ8J2 189 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 937 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 919 79
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[28] 331 16
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 605 75
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 626 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 841 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 797 24
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[19] 922 54
set_location Controler_0/ADI_SPI_1/data_counter[21] 718 46
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 635 19
set_location ident_coreinst/FTDI_INST/b3_SoW/m2 368 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 661 28
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 725 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 750 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 767 16
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 744 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 757 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 950 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 817 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 657 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[43] 182 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 610 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[34] 407 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 897 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 866 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[7] 296 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 844 46
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[4] 609 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 747 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 896 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 791 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[13] 275 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[135] 26 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1514 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 686 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 745 144
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 930 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1008 261
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 714 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 746 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 799 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[28] 161 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[137] 81 42
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 752 16
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 623 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 697 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[72] 51 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[158] 80 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[6] 15 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[92] 322 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 625 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 972 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127 108 30
set_location Controler_0/ADI_SPI_0/data_counter[0] 601 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 632 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 772 58
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 665 75
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_RNIUUKP2 431 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1214 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 944 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_2_1_1_1 190 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_2_1_1 18 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 874 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 878 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_2_1_1 82 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b6_BATJwN_4 99 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 828 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1142 117
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 942 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b6_BATJwN_4 64 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 969 175
set_location ident_coreinst/IICE_INST/mdiclink_reg[183] 41 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[177] 147 34
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 663 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[325] 237 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[52] 177 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[6] 266 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 738 64
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1317 123
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 717 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 838 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[1] 364 31
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 812 78
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 668 46
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 950 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 628 16
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 500 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 694 84
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 793 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[25] 698 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b6_BATJwN_4 230 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 771 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[28] 142 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 737 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b6_BATJwN_4 147 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1_0 192 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b6_BATJwN_4 17 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 791 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 929 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 810 48
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 750 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[163] 128 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 944 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 945 63
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[3] 379 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1315 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[119] 259 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1291 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1078 124
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[5] 378 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[160] 148 34
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 786 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 722 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[419] 39 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 755 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[17] 345 31
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa 345 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 818 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[117] 236 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 610 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 785 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[176] 124 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 841 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 631 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1533 138
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b 742 7
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[6] 294 25
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 882 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 594 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[135] 187 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1030 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 782 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1204 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_2_1_1 108 24
set_location Controler_0/ADI_SPI_1/data_counter[30] 727 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme 343 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 632 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 719 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4] 319 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[55] 192 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 74 309
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1_0 230 27
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1125 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 859 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 672 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b6_BATJwN_4 145 36
set_location Communication_Switch_0/state_reg_RNIFHTC[5] 717 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 713 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1231 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH 699 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1810 235
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 645 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 543 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[7] 215 37
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[5] 250 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[89] 19 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_2_1_1_1 93 9
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[14] 271 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[174] 92 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 913 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 721 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_1 247 24
set_location Controler_0/gpio_controler_0/Outputs[4] 600 73
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 689 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 780 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 968 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 712 72
set_location ident_coreinst/FTDI_INST/b20_i2WM2X_F8tsl_Ae1cdJ4 392 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 907 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 611 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 924 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[15] 22 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[59] 169 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 662 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[32] 700 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 788 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 642 48
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[27] 433 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 754 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 795 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1342 118
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 914 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 872 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 831 69
set_location Controler_0/ADI_SPI_0/ss_n 590 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 780 127
set_location Controler_0/ADI_SPI_1/addr_counter[16] 725 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 772 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[50] 171 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1292 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 644 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1_0 30 18
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[30] 334 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 695 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[138] 89 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 716 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[33] 126 10
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 679 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[102] 129 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 794 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o 136 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_2_1_1_1 77 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 728 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 825 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 668 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_2_1_1_1 126 18
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 893 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[3] 282 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[92] 34 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[5] 372 34
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 693 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 620 28
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 684 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 925 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 707 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 711 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[92] 88 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2_1_1_1 231 30
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b6_BATJwN_4 424 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 660 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1_RNIP1K42 55 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 52 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 837 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 58 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 749 78
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 600 21
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 613 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0] 18 19
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 781 18
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[11] 361 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[41] 392 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 849 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1206 144
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL_RNI8JAL 370 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1532 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[109] 216 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1066 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 744 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 664 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 811 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 894 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 879 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 879 64
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 830 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1017 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 723 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1011 91
set_location UART_Protocol_1/mko_0/counter[2] 722 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 785 51
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 768 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_2_1_1 29 9
set_location ident_coreinst/IICE_INST/mdiclink_reg[63] 244 31
set_location Controler_0/Answer_Encoder_0/periph_data[1] 702 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1_0 62 30
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 635 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1001 183
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 827 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 680 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 705 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1_0 211 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[7] 384 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1_RNIBMBR2 54 21
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 946 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1 183 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1005 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 999 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[179] 258 46
set_location USB_3_Protocol_0/Synchronizer_0/Chain[0] 723 10
set_location Controler_0/ADI_SPI_0/addr_counter[8] 645 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[99] 119 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 648 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 731 58
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1 423 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1012 183
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 669 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 882 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 893 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 263 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 940 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1050 117
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 626 22
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1159 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 798 75
set_location Controler_0/ADI_SPI_0/data_counter[27] 628 46
set_location Communication_Switch_0/state_reg_ns_a2[4] 710 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 916 73
set_location Controler_0/Answer_Encoder_0/periph_data[9] 717 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 782 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1_0 38 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 671 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 741 84
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b12_voSc3_gmasbb 365 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 896 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_2_1_1_1 189 24
set_location Controler_0/gpio_controler_0/Outputs[14] 634 82
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b9_ofmZd_rGt[9] 369 15
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 600 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 748 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[2] 306 27
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[11] 1064 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 664 82
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 635 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1260 256
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_8 110 15
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 791 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[1] 276 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b6_BATJwN_4 133 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 952 64
set_location Controler_0/ADI_SPI_1/data_counter[11] 708 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 637 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 800 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 653 105
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 816 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_i_a3_2[0] 350 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 711 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 806 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[365] 257 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1309 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1_RNI48G73 20 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[183] 257 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[53] 203 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 847 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1514 63
set_location Communication_Switch_0/read_data_frame_1[2] 751 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_2_1_1 94 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[90] 87 37
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 695 48
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1201 192
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 633 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 708 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[78] 116 15
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 762 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1029 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[370] 243 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 956 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 727 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 888 79
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 690 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[113] 224 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 676 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1_0 172 39
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 904 58
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[1] 394 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 643 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 807 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[78] 49 10
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[22] 438 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 713 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 917 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 806 42
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 764 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1220 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1207 192
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 846 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 726 31
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 647 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 647 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1556 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1351 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 679 27
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 673 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_2_1_1_1 146 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 741 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 727 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1046 183
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[18] 113 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[459] 89 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 689 127
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 622 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[157] 199 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1_RNI03833 119 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 695 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1243 117
set_location Controler_0/Reset_Controler_0/un10_write_signal 642 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 743 64
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 614 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 818 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 812 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 875 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 869 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 985 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 742 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m5 326 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[133] 45 42
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1750 340
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[191] 236 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 877 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1249 130
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 818 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 753 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[1] 865 7
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 857 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 649 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 679 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 649 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1345 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[122] 208 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1197 210
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[30] 844 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 791 64
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1022 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1521 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 1032 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2_1_1 254 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[22] 94 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1240 127
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 836 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 715 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 626 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1239 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 709 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_29_0_0[3] 723 6
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 749 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1_RNI7MUJ3 152 18
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 788 24
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1126 168
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 792 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[144] 112 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 936 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1309 115
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[0] 380 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 682 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 666 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 746 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 620 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 845 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 852 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 695 70
set_location Communication_Switch_0/read_data_frame_4_f0[0] 752 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 825 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[163] 137 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[135] 87 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 873 66
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[124] 166 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1277 199
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 695 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 897 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 810 43
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 764 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 622 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1237 151
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 680 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 866 73
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 629 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[74] 98 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[1] 287 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 766 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 727 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[62] 28 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2_1_1 162 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1_RNII8CC2 183 27
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 684 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 763 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 898 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[120] 202 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[8] 372 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[53] 165 9
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[1] 384 25
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 603 21
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 917 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b6_BATJwN_4 247 33
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 805 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 846 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 916 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 662 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 937 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2026 306
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 797 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[0] 627 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[63] 114 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 799 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 783 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 944 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 720 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1045 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 827 43
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 745 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 852 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 833 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_26 357 9
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIAFG01[27] 930 48
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 672 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[176] 124 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[99] 318 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 109 255
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1150 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 705 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[23] 126 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 877 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 999 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 855 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0 198 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 754 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 794 76
set_location ident_coreinst/IICE_INST/mdiclink_reg[39] 63 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 724 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1288 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 663 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1261 144
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3] 318 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 671 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[20] 126 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 701 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 684 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 841 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 852 21
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 771 48
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[25] 332 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 940 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 790 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[7] 293 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[43] 393 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 846 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 921 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 735 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 899 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 779 64
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1 429 15
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 774 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1284 136
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 799 61
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[14] 412 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 754 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[16] 296 15
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3_CLK_GATING_AND2 366 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1142 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1154 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 84 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 942 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 907 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[4] 401 31
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 673 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 704 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[5] 264 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 953 55
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 657 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[17] 14 16
set_location Controler_0/Command_Decoder_0/cmd_data_RNIHDCU3[14] 634 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[418] 47 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1347 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[185] 209 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2_1_1_1 53 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_116 121 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_5 250 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 747 55
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[8] 925 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[5] 316 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 709 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 800 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 662 88
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 669 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 745 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 911 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[17] 343 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2_1_1_1 174 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 719 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[129] 58 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 745 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[185] 199 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD 858 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1 176 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 938 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 822 63
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 943 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 686 127
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 593 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 976 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1 33 18
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 715 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 648 172
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 652 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[6] 369 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 832 61
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[13] 263 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 305 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 791 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 838 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1315 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1342 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[6] 260 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_10 32 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1292 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[180] 93 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 724 28
set_location Controler_0/ADI_SPI_0/data_counter[17] 618 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 862 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[174] 285 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1_RNIIVEA2 235 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2145 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2_1_1 43 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 728 124
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[11] 357 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1165 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 880 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1222 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 945 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[390] 32 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[92] 145 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1_0_RNINKV62 229 33
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1128 168
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[3] 394 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1_0 48 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[117] 121 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 813 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b6_BATJwN_4 112 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 651 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 827 24
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1797 97
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[8] 359 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 693 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1241 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 916 43
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 839 46
set_location Communication_Switch_0/state_reg_ns[0] 712 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[26] 237 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[136] 173 16
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[24] 308 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1242 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 888 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 619 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 639 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1162 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 830 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 662 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 649 49
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[7] 920 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1286 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1535 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[0] 283 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 889 60
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 746 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 707 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 738 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 814 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1314 151
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[14] 690 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 870 180
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 837 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 767 87
set_location Controler_0/ADI_SPI_1/state_reg_RNIOKVG1[4] 690 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 436 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2_1_1 273 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 849 67
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 637 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 679 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_8_0_0 739 9
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 924 72
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[5] 879 70
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1129 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 726 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[5] 381 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[120] 127 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 899 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_111 121 21
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 608 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1245 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_2_1_1_1 53 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 707 16
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 738 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1285 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 629 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1308 172
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[2] 624 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 966 175
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 679 75
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 791 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 743 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[106] 85 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 862 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_3[9] 277 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 879 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 872 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[8] 37 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 941 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[97] 181 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 907 115
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 689 73
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 789 61
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 705 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[135] 67 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 660 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 711 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 876 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1059 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 624 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIOD8P2[9] 246 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 762 58
set_location UART_Protocol_1/mko_0/counter[0] 720 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 904 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1_RNIQ8B72 45 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 874 67
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1224 117
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1011 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[160] 204 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[65] 138 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 993 183
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 782 24
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 691 73
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1125 171
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[6] 379 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1244 175
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 843 226
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[14] 334 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1 342 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1_0 145 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[22] 115 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO_1 279 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 703 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 790 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[8] 720 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 956 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 860 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 781 75
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 674 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 592 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d 363 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[4] 728 7
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1 423 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 671 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 783 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 789 144
set_location Communication_Switch_0/Builder_Enable_1 744 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[20] 702 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 861 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 927 63
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 657 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_130 139 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1000 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 833 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv_0[31] 726 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[106] 310 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 936 82
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[29] 307 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 830 16
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 814 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 861 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 719 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 669 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 747 10
set_location Controler_0/ADI_SPI_0/data_counter[5] 606 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 751 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 799 69
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 749 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 712 79
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1144 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_2_1_1 214 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/b6_oGA_fF_0_a2 367 21
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1161 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1314 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 775 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[0] 321 27
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 835 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[9] 136 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 811 42
set_location Communication_Switch_0/Communication_vote_vector[0] 750 70
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1116 168
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[2] 623 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1 167 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1324 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[78] 116 16
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 685 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1305 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 766 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_10 216 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1_RNI3IND2 186 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[68] 31 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb_RNO 286 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 855 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 604 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 683 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 943 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 814 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 779 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[157] 101 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[3] 323 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1 190 36
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 771 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[24] 288 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 845 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[22] 334 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 767 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 813 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 656 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[2] 354 31
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 692 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[173] 172 31
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[31] 436 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[90] 16 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[1] 345 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1196 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1214 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 889 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[24] 716 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[122] 208 24
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 726 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[86] 20 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1337 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2_1_1_1 79 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 819 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[40] 173 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 805 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1284 117
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 773 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[7] 365 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 889 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1211 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 838 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_2_1_1 149 18
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 595 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 48 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[458] 90 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1193 145
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 731 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[12] 377 4
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[171] 143 34
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 758 33
set_location Controler_0/ADI_SPI_1/counter_3[0] 672 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 602 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[4] 345 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 807 46
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 744 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[83] 22 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[162] 128 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 825 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_1 381 15
set_location Data_Block_0/Test_Generator_0/Test_Data_0__4_fast[3] 717 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1187 201
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIOVI61 928 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 946 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[402] 20 25
set_location Communication_Switch_0/DataFifo_RD_u_1 754 69
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 681 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1003 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 738 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 655 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[9] 258 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[4] 383 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 689 100
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[40] 332 10
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 905 63
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 630 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 700 22
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 790 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[95] 58 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[125] 104 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[21] 325 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1015 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 679 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 870 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[46] 184 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 784 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 815 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 653 16
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[1] 242 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1240 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 832 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1213 145
set_location Controler_0/Command_Decoder_0/decode_vector[3] 745 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 728 24
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1026 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1 149 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1311 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1576 336
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 656 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo 741 7
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[11] 391 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1170 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 968 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1_RNIB4VN1 261 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 650 22
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1136 171
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_0 639 69
set_location ident_coreinst/FTDI_INST/mdiclink_reg[16] 305 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 730 84
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6] 755 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 649 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[0] 408 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[174] 142 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 677 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1281 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1243 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 850 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 859 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[26] 295 15
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[2] 313 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 800 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 750 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 678 18
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[9] 373 22
set_location Controler_0/Command_Decoder_0/counter[30] 747 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1242 136
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[31] 333 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1058 136
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 810 58
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[38] 395 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1060 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[5] 44 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 908 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1077 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 699 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[1] 212 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[24] 341 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 748 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 718 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 852 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1261 193
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[50] 333 10
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[13] 374 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 742 64
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 701 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 858 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 835 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_2_1_1 151 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1324 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 651 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 942 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[501] 153 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 781 55
set_location Controler_0/gpio_controler_0/read_data_frame[1] 638 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[66] 136 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 660 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 799 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 660 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1 78 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 765 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 874 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_93 125 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1251 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_2_1_1_1 229 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 974 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 223 309
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 662 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 793 63
set_location ident_coreinst/FTDI_INST/mdiclink_reg[14] 304 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 751 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 917 46
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 677 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 848 25
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 763 63
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[25] 341 7
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 973 85
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[23] 294 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2_1_1_1 260 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_5 349 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1242 174
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 471 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[335] 248 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1347 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[42] 224 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[21] 700 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 623 82
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 768 22
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 688 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 989 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 739 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[78] 105 19
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[5] 701 54
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 630 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 856 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1208 118
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20] 935 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[271] 47 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 56 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 963 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1 97 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 622 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[184] 185 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 915 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[0] 267 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 766 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 928 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 959 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 678 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/runstart_d_RNIEHQ51 259 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[1] 405 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1_0_RNI1VIC2 274 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1306 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 974 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[129] 193 28
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 658 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[54] 193 21
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 773 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1211 151
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[4] 251 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 652 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[182] 222 22
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[5] 258 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[147] 73 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[143] 75 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 952 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 701 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 747 78
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 690 51
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[6] 250 16
set_location ident_coreinst/FTDI_INST/mdiclink_reg[10] 415 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 537 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 882 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[13] 102 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 239 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[2] 709 27
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 760 58
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 878 69
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 682 52
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 703 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 787 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 742 30
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 708 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1237 174
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 645 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 986 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 791 46
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_RNIGUPI2 440 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 705 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 607 76
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1024 184
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 810 55
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[38] 311 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 857 19
set_location Communication_Switch_0/state_reg_RNO[4] 713 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 843 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 787 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[1] 725 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 955 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 616 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 784 45
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 753 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 788 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1239 127
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1025 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 588 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1334 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 734 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 686 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[18] 336 30
set_location Controler_0/gpio_controler_0/read_data_frame[14] 624 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 729 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[179] 141 36
set_location UART_Protocol_0/mko_0/counter[17] 489 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 670 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[24] 137 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1029 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 940 69
set_location Controler_0/gpio_controler_0/Outputs_6[3] 604 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 801 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIV9MC2 696 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 842 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 688 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[158] 129 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 947 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[124] 43 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1316 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 709 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 910 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1233 184
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 710 75
set_location Controler_0/ADI_SPI_0/addr_counter[6] 643 43
set_location Communication_Switch_0/un8_read_signal_0_a2 755 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 754 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1293 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 855 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1208 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 811 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 786 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 785 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 880 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[62] 75 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 622 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 671 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 685 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO 392 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1154 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 809 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 748 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 872 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_2_1_1_1 162 24
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1124 165
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1043 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 766 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 883 58
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1146 175
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1_1 431 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 984 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[417] 45 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 659 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[340] 269 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 898 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 803 36
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 789 24
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 609 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 758 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 1050 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 885 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[96] 49 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 894 36
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_0 411 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1188 144
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[2] 400 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 886 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 865 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 844 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[6] 748 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 779 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 842 61
set_location Communication_Switch_0/DEST_1_Fifo_Empty 750 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1_0_RNIO9P72 254 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[165] 113 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1_0 79 18
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 789 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 652 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 636 105
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[19] 292 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_2[1] 361 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 923 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 759 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b6_BATJwN_4 24 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 681 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[25] 432 16
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 787 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[2] 375 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1 28 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1310 172
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[25] 298 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[17] 370 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 812 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[48] 122 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 802 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 908 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 763 75
set_location Controler_0/ADI_SPI_0/data_counter[24] 625 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 827 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 767 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 904 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 840 63
set_location Controler_0/ADI_SPI_1/addr_counter[5] 714 52
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 576 147
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1063 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1008 187
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[379] 237 31
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 952 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 641 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b6_BATJwN_4 38 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1292 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[2] 277 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 915 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1_0 95 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 885 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[14] 253 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[4] 351 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[69] 258 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 859 63
set_location Communication_Switch_0/un11_read_signal_0_a2 657 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 730 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 871 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 873 70
set_location UART_Protocol_1/mko_0/counter[21] 741 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[189] 239 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1293 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b6_BATJwN_4 61 6
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 875 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 810 76
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 924 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[52] 196 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1219 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 916 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[16] 98 22
set_location Controler_0/ADI_SPI_1/counter[2] 683 43
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1153 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 626 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[30] 328 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv_0[31] 864 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[26] 729 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 669 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[60] 119 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 851 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 864 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 798 184
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 834 79
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[41] 395 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 790 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[2] 316 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[21] 116 9
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 757 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 735 30
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 677 46
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 670 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc5 392 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 851 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[17] 873 10
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 751 57
set_location Controler_0/ADI_SPI_1/sdio_cl 692 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 912 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1294 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 780 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 861 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1_RNIQH1V1 272 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b6_BATJwN_4 81 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 792 277
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 832 63
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[21] 247 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1251 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 914 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 757 19
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 940 54
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[5] 243 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1316 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 780 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 840 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[1] 51 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 903 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[150] 294 43
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[13] 252 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[162] 130 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 877 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 904 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 843 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[9] 283 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 880 63
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 739 27
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 752 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[7] 322 31
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1014 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 680 106
set_location ident_coreinst/IICE_INST/mdiclink_reg[166] 119 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[169] 207 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[0] 431 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 897 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 959 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 887 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1_0 166 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 711 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[50] 333 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 784 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 813 174
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 610 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_2_1_1_1 215 15
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 739 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1 71 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 869 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 675 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1405 228
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 793 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 753 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[157] 298 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[138] 91 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 566 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 868 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[291] 183 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 741 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 783 27
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[15] 297 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 676 25
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 920 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1242 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b6_BATJwN_4 105 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 877 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_0 146 36
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0] 423 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[31] 150 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 673 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[99] 30 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv_0[31] 846 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 700 16
set_location UART_Protocol_0/mko_0/counter[3] 475 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[170] 155 31
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 760 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1_0 83 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0 196 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 852 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[172] 153 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 427 210
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1_1 184 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[64] 274 43
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[23] 439 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1261 256
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv_0[31] 834 6
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 720 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1159 144
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 667 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 910 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1_0 156 39
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 834 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 884 15
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 621 81
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 778 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 631 79
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[7] 403 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 832 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 740 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 744 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[95] 109 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[139] 70 25
set_location Controler_0/ADI_SPI_0/addr_counter[15] 652 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 790 49
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[16] 430 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1009 183
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 793 183
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[166] 129 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[113] 204 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2207 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1242 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[67] 50 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1 111 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[8] 42 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2_1_1_1 29 24
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1279 310
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 798 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1307 117
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 787 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[169] 142 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 935 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 840 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1317 151
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 763 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1532 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 817 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[10] 385 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[23] 133 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 967 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 863 76
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 662 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 878 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 936 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 693 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 724 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 613 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[4] 396 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[91] 114 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 644 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[164] 83 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 704 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 858 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 687 102
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 532 16
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 643 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[29] 703 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 670 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1314 156
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[44] 190 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 971 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[23] 303 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1_0_RNINK062 43 24
set_location ident_coreinst/IICE_INST/mdiclink_reg[141] 200 25
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 607 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 905 61
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 679 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 625 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[457] 81 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[47] 136 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d_RNIRU5K 281 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 637 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[68] 272 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 832 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 884 63
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_4_RNI9OAU5 363 3
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0_0 334 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 884 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[150] 80 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[43] 177 22
set_location Controler_0/Answer_Encoder_0/periph_data[11] 711 57
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 947 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b6_BATJwN_4 132 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 660 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1355 234
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[69] 161 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 812 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_5 338 18
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 798 34
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1501 175
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 904 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 693 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 930 43
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 879 60
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[20] 246 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 751 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 749 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[130] 197 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1343 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[107] 138 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[73] 55 9
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1032 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1237 136
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_31 359 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_o4 859 9
set_location Controler_0/Reset_Controler_0/un11_write_signal 644 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_0_0[0] 851 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[77] 128 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 763 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 943 64
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 752 72
set_location UART_Protocol_0/mko_0/counter[16] 488 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b6_BATJwN_4 199 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[40] 332 9
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0 439 15
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1153 162
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[24] 713 28
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 824 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIQOLJ7[4] 206 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1292 141
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[1] 398 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1236 126
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 740 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 624 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d_RNIPGD11 280 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1319 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10] 226 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 799 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[132] 47 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[3] 739 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1_RNI1G3F3 119 24
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 754 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 722 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 949 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 861 70
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 673 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[152] 91 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 652 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 655 76
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 686 45
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[10] 702 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 614 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 737 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 929 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 699 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1258 174
set_location Communication_Switch_0/read_data_frame_1[11] 755 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 897 70
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[22] 345 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 700 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[399] 21 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1244 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1243 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1292 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1283 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 913 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 831 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 760 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[49] 273 46
set_location Controler_0/Answer_Encoder_0/periph_data[12] 718 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[33] 683 18
set_location Controler_0/Command_Decoder_0/counter[8] 725 43
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 620 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 801 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1170 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO_0 388 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 855 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[74] 271 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1763 96
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[13] 356 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[15] 295 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[3] 59 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[34] 249 43
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 952 181
set_location Controler_0/ADI_SPI_0/data_counter[14] 615 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 788 54
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 749 45
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[1] 350 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 774 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 671 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 782 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 677 84
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_obT_wvW 277 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr4 345 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1213 150
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 714 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 798 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[1] 360 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1315 172
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[6] 257 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[24] 340 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 918 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 729 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b6_BATJwN_4 73 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 746 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 969 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[45] 183 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b6_BATJwN_4 183 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 802 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 597 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 868 67
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 598 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[89] 93 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1040 106
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1154 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 840 30
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1007 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_2_1_1_1 210 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_RNIUD3L2 152 36
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 675 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[102] 317 34
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 660 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 821 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 936 174
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[15] 269 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 684 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1336 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_RNIDD1A2 166 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_109 171 21
set_location Controler_0/Command_Decoder_0/cmd_data_RNIOE531[13] 667 45
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[3] 880 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_103 120 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6] 344 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 915 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[4] 286 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 697 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b6_BATJwN_4 59 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[1] 264 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 615 79
set_location Controler_0/ADI_SPI_1/counter[6] 687 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[1] 622 75
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 656 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 824 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 854 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 787 45
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[1] 255 19
set_location Communication_Switch_0/state_reg[3] 714 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1226 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 866 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 654 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_tri_enable 723 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2_1_1 253 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 609 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[78] 283 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1_0 58 21
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[21] 369 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 938 82
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1013 187
set_location ident_coreinst/IICE_INST/mdiclink_reg[84] 176 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[38] 248 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 852 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[41] 394 19
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 706 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1_0 110 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b6_BATJwN_4 158 39
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 618 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[157] 79 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b9_voSc3_rGt_0 385 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 666 28
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1_1 442 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[24] 761 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 828 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d_RNI2AMC1 363 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 721 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 780 57
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[2] 1041 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_2_1_1 236 15
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 915 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 805 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1002 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1298 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 776 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 650 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1937 336
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 848 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 727 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 930 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1005 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[95] 158 19
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 916 57
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 709 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 665 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1042 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 953 115
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 717 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[153] 179 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 954 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 923 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1_RNIJS4H2 235 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 826 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b6_BATJwN_4 62 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 982 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 924 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 922 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 732 10
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 775 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1 108 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL 369 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 912 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 692 85
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 834 45
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 734 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[69] 70 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[26] 760 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[8] 301 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 628 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 862 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[380] 44 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 644 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 939 175
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 619 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 792 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1153 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 948 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 709 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 946 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1310 124
set_location Controler_0/ADI_SPI_0/data_counter[28] 629 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 731 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 548 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[91] 203 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 867 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[127] 59 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[0] 373 7
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 1054 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_2_1_1 114 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[155] 159 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_173 151 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 896 36
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 806 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 816 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_8 68 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 759 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[422] 53 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg_RNI8497[7] 374 21
set_location Controler_0/ADI_SPI_0/addr_counter[7] 644 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 846 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[67] 64 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b6_BATJwN_4 118 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 646 31
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 757 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1551 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1327 114
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 869 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 657 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[93] 33 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2266 315
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1084 342
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO[13] 635 78
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI717O3[0] 607 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 919 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0_RNICUB62 117 27
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 770 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[31] 130 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 918 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 723 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1 267 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 947 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[68] 31 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b8_nUT_TJfx_0_a2_RNIDS6U1 368 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1_0_RNIPQ0B2 225 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1 44 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1287 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1936 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1057 136
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 744 57
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[9] 364 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 863 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 772 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 715 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[13] 365 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 932 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[173] 284 46
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[0] 262 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 915 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[371] 241 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 851 34
set_location Controler_0/gpio_controler_0/read_data_frame[10] 642 76
set_location Controler_0/ADI_SPI_1/state_reg[2] 707 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 800 55
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 841 67
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 607 75
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[10] 298 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 795 174
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 643 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_obT_wvW 285 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1266 145
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y 384 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1308 157
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 680 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 798 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1280 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 679 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 550 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 778 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 594 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 720 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 918 76
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 661 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 743 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 881 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 943 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[72] 69 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1253 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 947 174
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 779 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 864 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 677 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 786 27
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 749 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1 181 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1172 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1 74 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b6_BATJwN_4 39 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 978 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[173] 86 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 2103 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 760 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1_0 184 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[521] 200 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[48] 141 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[33] 404 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[48] 385 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2_1_1_1 260 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 934 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 988 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 731 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1218 154
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 780 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 856 76
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[29] 317 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 748 55
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[8] 376 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 816 75
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[0] 1042 106
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 702 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 717 79
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[40] 403 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 697 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1029 171
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 708 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 926 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNI4AQE4 367 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[119] 126 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 734 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 619 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[143] 61 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 642 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv[31] 852 9
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 885 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_0 169 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[241] 42 34
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 534 16
set_location UART_Protocol_1/mko_0/counter[23] 743 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[74] 115 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1317 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[146] 110 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[47] 140 22
set_location Controler_0/gpio_controler_0/Outputs_6[11] 644 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[8] 265 27
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 877 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_128 146 30
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 724 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[53] 205 19
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 781 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1291 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 696 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 693 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b6_BATJwN_4 436 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[74] 111 16
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 746 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 885 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 798 37
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 677 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 756 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 782 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1277 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 778 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 866 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 714 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 997 175
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 368 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[21] 14 10
set_location Controler_0/gpio_controler_0/Outputs_6[10] 642 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 956 79
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[4] 605 72
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 881 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1042 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 756 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_2_1_1 84 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b6_BATJwN_4 188 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[96] 167 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[8] 376 4
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 689 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[1] 314 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 870 142
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[19] 346 31
set_location Controler_0/ADI_SPI_0/counter[1] 593 49
set_location Communication_Switch_0/Builder_Enable 744 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 696 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 914 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1266 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 724 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1_RNIHKS42 263 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 925 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 874 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[80] 93 24
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[4] 1034 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1043 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1389 174
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[19] 355 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 980 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 801 43
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 760 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 829 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[2] 58 15
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 718 70
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[2] 398 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 833 255
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[4] 348 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 746 87
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 705 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 930 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1 178 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 732 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 852 67
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1168 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1 685 102
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1017 175
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[37] 387 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[17] 84 21
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 685 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[6] 380 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 638 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 694 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[505] 181 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 862 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 915 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 662 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 995 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[121] 160 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 784 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1804 234
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[189] 189 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 739 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 793 54
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 782 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 761 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_2_1_1_1 46 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 841 25
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 655 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 845 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[57] 164 9
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 653 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1553 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1329 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[462] 92 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 697 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIH4H4[5] 270 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1 261 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 796 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 741 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_voSc3_rGt_RNICPJ04 255 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[48] 191 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1222 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 860 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[8] 339 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 723 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 649 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1230 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 874 22
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[0] 621 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1208 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_2_1_1 30 6
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/src_ack 363 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[2] 265 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 692 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[34] 375 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0 172 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[3] 268 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1_0 68 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 690 18
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 615 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1170 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[147] 119 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 692 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 652 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1272 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 800 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 816 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 961 88
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s 303 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 695 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 765 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 867 15
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1013 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 678 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[474] 102 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1 51 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[62] 83 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1_0 172 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 709 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[139] 180 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[153] 82 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 934 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 825 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 773 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 957 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 839 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b6_BATJwN_4 191 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 555 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1044 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[14] 339 31
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 621 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 866 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[349] 275 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 1055 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 761 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 692 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 927 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 855 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[22] 93 27
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[5] 246 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[55] 208 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[9] 368 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 681 81
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[0] 350 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 790 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 881 52
set_location Controler_0/ADI_SPI_0/data_counter[18] 619 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1297 171
set_location ident_coreinst/IICE_INST/mdiclink_reg[143] 201 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1293 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 753 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 867 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 777 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 701 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 684 172
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 644 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[171] 148 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2112 150
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[18] 293 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[391] 28 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 694 70
set_location Controler_0/Command_Decoder_0/cmd_data[13] 758 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 936 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 623 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 694 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 787 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[142] 76 10
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_0 354 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1_0 158 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1_RNIDC092 90 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 642 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[20] 59 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout 697 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 836 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[165] 80 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 869 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 601 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[3] 379 33
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 897 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 852 19
set_location UART_Protocol_0/mko_0/counter[20] 492 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 710 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1284 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 853 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 814 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[154] 130 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 722 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1330 114
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 667 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 754 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 691 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[117] 266 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 686 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 994 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 616 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 717 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 849 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 1076 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_2_1_1_1 25 9
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 683 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[93] 33 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1021 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 232 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 942 82
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[20] 932 48
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv_0[31] 858 9
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 887 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[28] 136 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[8] 868 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[6] 213 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 661 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 773 145
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M_0[17] 631 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 890 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 594 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 874 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 734 10
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 827 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 772 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[140] 72 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[12] 265 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 744 91
set_location UART_Protocol_0/mko_0/counter[24] 496 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[181] 188 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 714 76
set_location Controler_0/Command_Decoder_0/counter[31] 748 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[23] 303 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[27] 316 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1 90 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 630 16
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 740 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1 73 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 894 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b6_BATJwN_4 231 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNI01D09[8] 207 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 928 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 778 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 757 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 865 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 747 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 829 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 734 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 906 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 849 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1 197 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 932 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 663 30
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 760 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[23] 725 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[167] 150 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[111] 215 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 749 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 823 58
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1155 172
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[9] 249 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 959 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 792 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 872 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1210 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1818 201
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[42] 392 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1_0 113 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1244 135
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0 428 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[95] 98 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 951 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1028 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 645 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1 264 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 684 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 828 19
set_location Controler_0/gpio_controler_0/state_reg[2] 695 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[120] 164 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 788 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 862 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 939 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 853 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1234 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1006 183
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_105 94 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[0] 321 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 776 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 796 54
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[3] 376 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[24] 390 4
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1521 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1294 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[8] 12 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1_RNIOA6C2 26 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1246 136
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 787 25
set_location Controler_0/ADI_SPI_1/addr_counter[10] 719 52
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 747 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[6] 297 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[0] 632 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 848 66
set_location Controler_0/ADI_SPI_1/counter[4] 685 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1027 96
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 672 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 882 46
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0 439 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 731 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2_1_1 236 30
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 665 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 934 73
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 608 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1244 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 880 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 853 22
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[31] 307 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[3] 738 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1103 100
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 826 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[174] 92 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 571 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1160 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 674 172
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 753 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 668 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 934 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1352 117
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[9] 379 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[87] 195 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[118] 234 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/b16_voSc3_gmasbb_fgm_i_a2 285 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1296 192
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 701 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 846 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 756 28
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[8] 251 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 903 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[8] 289 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[34] 72 37
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 790 61
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 776 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1242 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 711 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 685 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 865 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 858 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_2_1_1_1 143 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[31] 309 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 889 37
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[134] 73 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1145 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 732 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 818 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 855 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 980 184
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[23] 344 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[88] 90 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 840 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1245 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[7] 738 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 806 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 889 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_3 133 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 712 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[5] 356 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[494] 119 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 688 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_8 150 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 886 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 926 49
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[11] 378 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 613 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 719 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv_0[31] 877 6
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 724 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 681 25
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 826 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 792 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 738 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 639 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 947 172
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1045 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 742 46
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 739 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv[31] 878 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 865 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 823 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1224 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 867 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[27] 704 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1241 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 828 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 627 25
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[15] 354 16
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[4] 931 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[216] 60 19
set_location Controler_0/ADI_SPI_1/addr_counter[27] 736 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 678 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[99] 238 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 967 181
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 658 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[0] 361 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[66] 78 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 824 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 937 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1172 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 651 64
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_24_i 686 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1284 154
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 759 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 773 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 876 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 747 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 676 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b6_BATJwN_4 51 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1_0 38 33
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 713 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 763 58
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 947 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 861 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 883 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[281] 163 40
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[167] 147 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 880 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 704 16
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 337 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/runstart_d_RNIUR091 261 24
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_3 371 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1278 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_10 50 33
set_location Controler_0/gpio_controler_0/read_data_frame[9] 665 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[66] 78 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 671 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 710 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 751 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[25] 108 22
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 609 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 943 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 791 61
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 692 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 801 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 727 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 952 82
set_location Controler_0/ADI_SPI_1/counter[3] 694 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 858 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 713 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[26] 114 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 932 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a2_1 888 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2205 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1_0 113 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 745 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[126] 307 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 765 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[20] 125 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_2_1_1_1 37 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[22] 138 28
set_location Controler_0/gpio_controler_0/un3_write_signal 631 69
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 823 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 807 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1237 139
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1151 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 660 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 660 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1 207 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1052 136
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[10] 992 109
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[28] 308 9
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[11] 389 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[23] 339 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 948 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1242 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1 158 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[173] 139 37
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1276 310
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1257 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 619 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[126] 229 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2 325 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1250 193
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1135 171
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[9] 375 4
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[20] 324 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 964 88
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[8] 249 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 861 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_114 126 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 720 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 682 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1 118 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[36] 208 28
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 605 73
set_location Controler_0/Command_Decoder_0/counter[23] 740 43
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 711 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0 162 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 1003 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 936 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 868 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1224 184
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 864 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 848 69
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 784 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 887 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 915 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 906 63
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 751 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 806 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 745 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_2_1_1_1 12 33
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 707 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKV421[7] 678 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1284 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 876 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 874 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 835 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 593 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 838 70
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 639 52
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 687 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 794 69
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 816 78
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 745 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 898 43
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 850 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_2_1_1 97 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 958 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 838 72
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[122] 238 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1340 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 633 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[4] 714 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1311 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 783 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 898 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1 217 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_2_1_1 126 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0_RNIJUKN2 147 36
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1012 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 886 150
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[7] 259 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[470] 105 31
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[23] 368 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[3] 669 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 671 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_2_1_1_1 140 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 873 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 692 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[18] 21 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 665 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 862 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2204 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 639 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 938 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 884 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 735 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22] 326 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 784 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 878 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_2_1_1 128 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1170 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 846 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 675 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[25] 731 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1_RNIDVQH2 120 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[24] 236 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 2068 264
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 913 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 699 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 672 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[158] 195 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[175] 91 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[389] 33 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1142 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[158] 96 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 800 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[5] 209 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 680 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1228 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 987 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2055 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[29] 110 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 696 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i 137 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[341] 267 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 745 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[21] 136 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1316 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 959 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 785 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 829 46
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 941 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 763 91
set_location Controler_0/ADI_SPI_0/data_counter[29] 630 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 731 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 854 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 809 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[149] 293 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 832 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 670 25
set_location Communication_Switch_0/state_reg_RNO[2] 711 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 766 76
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3 1157 162
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[69] 60 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 864 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1225 183
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[42] 331 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[141] 89 27
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 727 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 786 45
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 658 78
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[5] 891 49
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 949 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[101] 117 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 643 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[29] 151 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2_1_1 17 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 716 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1315 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b6_BATJwN_4 196 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 965 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 763 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 854 66
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 837 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 882 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 1058 106
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 721 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[168] 152 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 792 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 885 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 89 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1244 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 875 22
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 779 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[256] 18 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[28] 235 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1_0 175 39
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 1075 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 920 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 884 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_5_3 386 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1 128 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[3] 252 34
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 691 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 713 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[40] 393 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1053 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[85] 282 37
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 793 61
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1123 171
set_location Controler_0/gpio_controler_0/read_data_frame[3] 640 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m4_0 334 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1254 193
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 668 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[2] 430 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 676 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 614 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[96] 321 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 726 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1164 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[142] 80 28
set_location Controler_0/ADI_SPI_0/addr_counter[17] 654 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2_1_1_1 54 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1220 154
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 868 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 851 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[24] 307 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 962 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 722 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[121] 171 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 790 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 720 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 734 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 776 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1544 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 764 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1209 151
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0] 320 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 848 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 750 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 939 16
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[9] 954 54
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[0] 320 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1007 183
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[174] 179 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1049 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[432] 49 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b6_BATJwN_4 77 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[23] 946 45
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 687 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[0] 366 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_2_1_1_1 29 6
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 629 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[3] 260 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 962 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[55] 129 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[85] 90 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1276 64
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 657 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[300] 176 40
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1206 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2] 731 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[58] 212 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[2] 59 7
set_location UART_Protocol_1/mko_0/counter[7] 727 73
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 629 42
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 687 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 793 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b6_BATJwN_4 52 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[170] 155 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 794 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 725 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[183] 190 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_2_1_1_1 162 18
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_1 354 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 669 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b6_BATJwN_4 63 27
set_location UART_Protocol_1/mko_0/counter[3] 723 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2_1_1_1 240 36
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIU2G01[21] 951 54
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1117 168
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b6_BATJwN_4 434 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[3] 350 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 958 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 900 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_112 61 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 698 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 847 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1_RNI6LHV1 220 15
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 558 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b6_BATJwN_4 30 24
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 824 78
set_location ident_coreinst/IICE_INST/mdiclink_reg[130] 219 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1093 127
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[8] 244 16
set_location Communication_Switch_0/un4_write_signal_0_a2 747 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5] 722 84
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1812 202
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[42] 198 25
set_location Controler_0/ADI_SPI_1/counter[8] 689 43
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 771 60
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 920 57
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 619 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 708 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[6] 358 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 887 151
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2UC7[4] 913 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_2_1_1 22 33
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1017 187
set_location Controler_0/ADI_SPI_0/data_counter[20] 621 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 656 15
set_location Communication_Switch_0/Communication_vote_vector_0_sqmuxa 749 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 755 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 672 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[2] 353 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0 151 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 795 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 823 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[18] 757 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1 15 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 650 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 667 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1278 138
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[5] 373 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 619 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[27] 146 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[9] 258 16
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[4] 1057 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 955 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[123] 38 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1289 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 815 45
set_location Communication_Switch_0/un11_read_signal_0_a2_4 648 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1033 180
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1132 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1_RNI79CV1 171 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 834 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 764 42
set_location ident_coreinst/IICE_INST/mdiclink_reg[100] 46 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 951 61
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b6_BATJwN_4 438 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b6_BATJwN_4 171 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[157] 104 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 837 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[65] 66 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 684 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_2_1_1 161 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 892 61
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 651 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 837 16
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1141 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 673 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[35] 120 10
set_location Controler_0/gpio_controler_0/read_data_frame[7] 664 76
set_location Controler_0/Command_Decoder_0/Perif_BUSY 719 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 960 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1204 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 893 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 712 25
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 782 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[6] 378 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 954 63
set_location ident_coreinst/IICE_INST/mdiclink_reg[78] 240 37
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 581 39
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[26] 756 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 836 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[3] 219 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 703 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 651 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[4] 377 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1_0 42 36
set_location ident_coreinst/IICE_INST/mdiclink_reg[115] 76 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 795 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 779 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 768 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 824 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[490] 156 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[444] 69 34
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 885 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 741 16
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 719 75
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0 430 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_2_1_1_1 49 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[19] 292 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 665 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[129] 38 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 843 45
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 607 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 771 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 814 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 811 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[44] 189 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 152 189
set_location UART_Protocol_0/mko_0/counter[11] 483 151
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[6] 368 4
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 781 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[98] 96 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 785 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/un22_i_a3_1[2] 265 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[186] 234 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1294 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 698 82
set_location Controler_0/Command_Decoder_0/counter[22] 739 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 816 58
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 901 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 713 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 763 19
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[18] 424 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 878 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[87] 62 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[17] 117 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 810 91
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[8] 370 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1002 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1 238 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[0] 399 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 756 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[145] 76 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 946 61
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ_RNO[0] 393 24
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[14] 296 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 402 207
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[1] 730 33
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI8KTD2[1] 606 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 654 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[113] 271 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 973 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1205 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 837 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1239 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b6_BATJwN_4 220 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 962 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[176] 239 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_12[0] 18 18
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[29] 367 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_2_1_1 181 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 834 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 819 43
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIRHVG[0] 722 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[3] 751 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[108] 309 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 828 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 738 84
set_location ident_coreinst/IICE_INST/mdiclink_reg[146] 206 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 631 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/runstart_d 261 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[175] 91 42
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[3] 924 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 758 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[5] 736 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 909 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[4] 271 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1259 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 784 126
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 753 45
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[25] 340 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 759 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_obT_wvW 363 36
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 647 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 789 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 870 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1323 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 795 60
set_location Communication_Switch_0/state_reg_ns_i_a2[5] 715 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[79] 85 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b8_vABZ3qsY 360 28
set_location Controler_0/ADI_SPI_0/data_counter[19] 620 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[56] 133 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1_0 194 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 871 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 875 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[5] 295 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1549 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 916 54
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[15] 401 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 743 87
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[11] 333 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[37] 80 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 907 82
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 605 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 752 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 736 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 731 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[0] 399 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2013 336
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b6_BATJwN_4 49 36
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 741 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1222 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1285 199
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[15] 401 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 733 22
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 769 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1_RNIO0KD2 165 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[144] 294 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[77] 54 9
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 616 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 937 51
set_location Controler_0/Command_Decoder_0/state_reg[2] 752 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 853 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1_0 34 9
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 666 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[16] 90 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 637 25
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 756 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[7] 390 33
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21] 937 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1270 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 645 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[21] 311 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1316 115
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 763 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[316] 160 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[5] 320 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 828 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 944 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_9 31 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 786 126
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 632 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 919 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[8] 381 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[6] 868 10
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 757 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 909 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1067 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1_0 211 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1292 153
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 692 24
set_location ident_coreinst/IICE_INST/mdiclink_reg[64] 230 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[87] 92 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[180] 37 7
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 800 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 693 81
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 681 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 760 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 207 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 680 24
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 824 60
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 783 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[9] 47 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1166 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 862 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 771 64
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 803 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1_0 24 6
set_location Controler_0/Command_Decoder_0/cmd_data[14] 757 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1521 288
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_2_tz[13] 279 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 912 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 76 70
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[26] 306 19
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[24] 335 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1030 172
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 789 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 678 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 823 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 812 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1293 153
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 994 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 756 25
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 682 45
set_location Controler_0/ADI_SPI_0/addr_counter[5] 642 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 956 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[5] 383 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 918 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 656 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 919 316
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1003 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[93] 148 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 674 82
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 592 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 956 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_2_1_1 100 15
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[2] 698 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1243 150
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 792 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1164 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 766 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1_0 164 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 738 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 743 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 784 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 723 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 1053 109
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQDD81[13] 665 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 906 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b6_BATJwN_4 16 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 642 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2_1_1 99 30
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 790 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 650 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 938 16
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1009 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 657 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 938 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 848 97
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 652 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 965 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 884 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1_0 161 39
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 705 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2_1_1_1 173 39
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 884 141
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 910 60
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 755 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 948 16
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 598 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1_0_RNI3CFB2 13 33
set_location Controler_0/ADI_SPI_1/addr_counter[0] 709 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[5] 16 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 809 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 766 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 679 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1229 195
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 882 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 655 25
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 770 42
set_location ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X 322 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 592 27
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 699 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 861 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 848 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[139] 79 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 803 42
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 732 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[28] 153 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 873 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 659 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO_0 279 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[20] 308 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1 54 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1558 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[4] 421 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1238 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 765 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2_1_1_1 258 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 951 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 812 52
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 764 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 900 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 734 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[55] 273 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F 704 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1267 255
set_location Controler_0/ADI_SPI_0/addr_counter[26] 663 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 939 115
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_4_1 326 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1202 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 654 15
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 729 45
set_location Controler_0/ADI_SPI_1/addr_counter[4] 713 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1557 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[381] 43 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1_RNIDQCG2 70 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 801 37
set_location Controler_0/ADI_SPI_0/data_counter[10] 611 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 808 69
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 767 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 981 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[112] 209 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_10 115 21
set_location Controler_0/Command_Decoder_0/counter[26] 743 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b8_nUT_TJfx_0_a2 385 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1244 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1295 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1_0_RNIS3RG2 152 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 892 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1329 124
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 691 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 914 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[65] 74 16
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 638 45
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 664 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 751 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1050 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[4] 317 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1261 255
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1297 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1_0 19 9
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 704 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 943 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 842 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b6_BATJwN_4 160 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_160 150 24
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 643 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 920 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 671 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[19] 91 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 661 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[57] 190 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1260 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 846 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[13] 378 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1287 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1223 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1057 106
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1002 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[43] 191 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 890 76
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 641 52
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 766 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[175] 40 10
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 892 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[1] 57 16
set_location Controler_0/Command_Decoder_0/counter[3] 720 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 957 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 952 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 759 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1026 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIV93H1[9] 258 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 741 33
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 833 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1325 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_2_1_1 101 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 630 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1219 150
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[7] 245 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 673 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1051 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1050 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1941 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 38 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 740 10
set_location ident_coreinst/IICE_INST/mdiclink_reg[3] 233 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 921 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 679 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 612 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_2_1_1 189 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1313 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1007 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1316 157
set_location ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_0 329 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 658 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[6] 66 7
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 941 174
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[8] 377 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 920 69
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 666 55
set_location Controler_0/Command_Decoder_0/cmd_data_RNISFD81[14] 663 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1157 175
set_location Controler_0/ADI_SPI_0/state_reg[0] 638 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[196] 95 16
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_0 314 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2_1_1_1 82 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 740 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 680 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 607 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 617 69
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 950 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 811 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[97] 32 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 716 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 940 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 749 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[77] 124 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[4] 39 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_2_1_1_1 215 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 737 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 805 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[122] 306 34
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[31] 330 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1 154 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0 116 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNIEE3R2 245 24
set_location Controler_0/gpio_controler_0/read_data_frame_8_5_1[15] 631 78
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 700 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[29] 307 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 429 264
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[48] 325 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 706 342
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1030 171
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[9] 381 16
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNI1QSO[4] 746 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1212 154
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 636 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 969 49
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 653 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 801 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 925 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 865 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 635 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[131] 44 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 784 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 913 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[356] 263 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 970 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 989 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[33] 162 28
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 932 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1259 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[18] 293 31
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1040 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[172] 231 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[506] 180 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 673 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 936 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 669 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_2_1_1 117 24
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 841 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1_RNIKPDB2 81 33
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 663 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[105] 124 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 789 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[18] 757 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_30 363 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 616 82
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 789 18
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 685 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1 185 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 877 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 706 82
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 779 19
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 708 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 815 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 666 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1 151 9
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 965 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 754 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[143] 82 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_2_1_1_1 121 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1_0_RNIG1N52 252 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_4 327 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 742 87
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1124 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 710 24
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 638 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1293 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 886 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[56] 163 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 704 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 869 67
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 735 64
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 659 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv_0[31] 882 6
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 939 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1_0 141 24
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1154 163
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 807 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[3] 379 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 892 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1170 171
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[9] 439 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[416] 42 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[11] 375 31
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 614 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[23] 113 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[54] 216 16
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 831 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1_0 234 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 824 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 860 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 941 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[12] 264 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_3 380 6
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 963 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 767 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 692 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_2_1_1_1 74 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 656 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2_1_1 32 18
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1293 198
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_a3 386 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 779 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1308 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_96 88 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un1_b3_nfs_2 370 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 876 151
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 781 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[440] 48 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[11] 442 19
set_location Controler_0/Command_Decoder_0/counter[24] 741 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 895 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1241 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 854 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 855 69
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 749 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[373] 241 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 77 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 712 30
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1148 174
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[24] 332 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 733 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1279 199
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[484] 150 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 824 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[21] 766 10
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 777 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 738 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[35] 406 7
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[4] 261 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 873 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 951 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 598 10
set_location ident_coreinst/IICE_INST/mdiclink_reg[160] 133 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1_RNIVN9D2 31 18
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0_RNI1G8C3 435 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 843 67
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 775 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[59] 136 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 690 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 786 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_r 346 18
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 636 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 777 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 608 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 716 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[201] 82 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 754 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 942 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1 15 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 791 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 880 25
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 778 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[42] 190 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1191 210
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 945 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b6_BATJwN_4 74 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 699 100
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[33] 300 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1324 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1173 145
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 629 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_2_1_1 136 24
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_3_RNI8OAU5 376 6
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 622 81
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 693 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[278] 165 40
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 734 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 722 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_2_1_1 164 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 712 58
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 756 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 901 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 795 55
set_location ident_coreinst/FTDI_INST/mdiclink_reg[2] 392 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0 387 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1258 193
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[1] 376 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 732 15
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 899 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d_RNI3LRT 361 30
set_location Controler_0/ADI_SPI_1/data_counter[28] 725 46
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 480 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1159 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 660 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[126] 159 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 666 88
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b6_BATJwN_4 416 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 857 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1290 135
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UTDI 300 21
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 791 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 738 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 935 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 814 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[5] 275 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[171] 84 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 798 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 649 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 854 67
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 722 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m10 333 21
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_RNI4AEQ2 422 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 675 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 733 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[185] 184 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 859 19
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 651 76
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 784 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 958 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 752 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 946 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 852 25
set_location UART_Protocol_0/mko_0/counter[13] 485 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 877 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 868 64
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1149 174
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 818 60
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[29] 344 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 737 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 914 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 798 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[7] 443 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 891 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1355 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 741 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 885 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 687 171
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 649 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 838 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[5] 881 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b6_BATJwN_4 103 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[170] 139 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1 49 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 770 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 768 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[156] 127 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 920 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[125] 165 31
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 786 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 687 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1316 150
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 634 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1_0 205 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1254 127
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[11] 389 33
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 651 57
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[22] 289 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[85] 17 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[58] 146 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[320] 234 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2_1_1_1 228 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1_RNIR0N22 264 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[184] 200 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 750 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 864 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 654 25
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 893 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_95 90 24
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 830 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1941 336
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[4] 198 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 700 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[3] 313 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4 765 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 686 25
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 723 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[30] 306 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 702 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1268 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 830 45
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[10] 273 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[176] 119 22
set_location Controler_0/Command_Decoder_0/state_reg[3] 746 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[125] 42 43
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 744 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[58] 36 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1025 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_2_1_1 232 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[318] 174 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 949 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_126 87 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 686 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1184 201
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1006 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 677 100
set_location Controler_0/ADI_SPI_0/addr_counter[21] 658 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[8] 372 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 748 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1278 199
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 897 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_2_1_1 157 18
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1016 187
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 770 27
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 774 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1 195 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 769 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 753 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[4] 726 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1242 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1290 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 947 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1 160 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[13] 378 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 803 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[192] 94 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 701 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1261 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 846 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 664 88
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[14] 389 4
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[309] 160 40
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 858 21
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 899 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1_0_RNIJ1HD2 248 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 792 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAP3R1[4] 1019 90
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 600 78
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[11] 716 127
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3[1] 366 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[6] 733 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 683 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 957 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[4] 44 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 815 54
set_location Controler_0/ADI_SPI_0/divider_enable 589 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[9] 376 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[114] 209 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[24] 115 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1243 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 864 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 713 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[456] 82 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 663 60
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1011 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 695 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 941 114
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 956 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNID57L8[7] 209 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 612 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1183 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 757 22
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE_CLK_GATING_AND2 371 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1338 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 589 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv_0[31] 870 6
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 647 45
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 664 73
set_location ident_coreinst/IICE_INST/mdiclink_reg[67] 253 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1157 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0] 285 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 946 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 867 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 940 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 961 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1_0 238 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc 370 3
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 502 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv_0[31] 830 6
set_location ident_coreinst/FTDI_INST/b3_SoW/b9_voSc3_rGt_0_RNIPCPK2 394 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 955 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 853 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 740 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1_0 42 24
set_location UART_Protocol_1/OR2_0 762 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 851 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 766 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 849 21
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 923 57
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 786 21
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[8] 428 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 386 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 950 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 704 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 610 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_121 177 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[157] 122 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[182] 256 46
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 723 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 700 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 721 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 893 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 742 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[116] 227 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 774 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[46] 272 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[393] 44 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_2_1_1_1 93 15
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 684 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 840 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[21] 308 28
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 934 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 722 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[151] 79 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 615 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 713 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1349 117
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 784 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[144] 66 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 878 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 687 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[175] 132 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 607 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[16] 748 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[117] 222 30
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 686 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_107 126 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[158] 103 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 649 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1 222 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[146] 150 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1038 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 843 37
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1118 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1 22 36
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1294 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1296 193
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1 30 27
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 780 18
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_6 344 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 665 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 708 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1_RNI6QO92 226 27
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[1] 359 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b6_BATJwN_4 275 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_40 364 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 783 54
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 642 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1_1 175 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[298] 179 40
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 654 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[5] 650 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[162] 77 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 806 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 830 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[166] 78 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 716 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[136] 79 25
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[4] 405 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 870 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[48] 189 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[155] 107 28
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22] 306 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 613 28
set_location UART_Protocol_0/mko_0/counter[0] 472 151
set_location Controler_0/gpio_controler_0/state_reg[4] 685 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 761 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 886 55
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY_0 336 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1292 199
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[0] 882 10
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 795 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc1 247 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[16] 338 34
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 782 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 928 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 709 55
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 758 34
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b6_BATJwN_4 421 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[11] 262 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 789 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[17] 310 28
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 612 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[17] 704 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 569 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b6_BATJwN_4 135 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 759 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 810 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[81] 39 30
set_location Controler_0/Command_Decoder_0/counter[0] 714 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 837 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[3] 666 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[68] 53 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2_1_1_1 102 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[360] 259 31
set_location Controler_0/ADI_SPI_1/data_counter[18] 715 46
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 713 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 919 315
set_location Controler_0/ADI_SPI_0/counter[3] 597 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[29] 945 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 944 70
set_location ident_coreinst/FTDI_INST/mdiclink_reg[3] 395 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[176] 89 43
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 768 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 691 60
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 928 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 924 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[6] 349 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 568 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 589 72
set_location ident_coreinst/IICE_INST/mdiclink_reg[40] 68 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b6_BATJwN_4 244 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 574 16
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 718 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 830 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 950 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 795 61
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 684 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB 370 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[13] 397 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[17] 289 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[26] 295 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1290 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 708 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[415] 44 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[358] 258 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo_RNO 741 6
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 849 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 669 33
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 714 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1 65 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 858 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 895 57
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 616 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 647 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[1] 56 7
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 681 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1171 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 802 58
set_location Controler_0/REGISTERS_0/state_reg[0] 756 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 597 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 717 15
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[0] 731 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 669 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[13] 876 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1236 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 900 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1022 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 712 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 899 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 794 46
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 707 30
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1 428 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[3] 840 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_o2_0[0] 732 9
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 788 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[168] 77 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 668 33
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a4 387 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 833 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 699 42
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1016 175
set_location Controler_0/ADI_SPI_1/addr_counter[31] 740 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1153 190
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 690 25
set_location Controler_0/ADI_SPI_1/data_counter[0] 697 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 817 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 811 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b6_BATJwN_4 169 39
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 717 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 930 70
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[2] 424 22
set_location Controler_0/Command_Decoder_0/counter[6] 723 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 928 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 890 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 638 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1252 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 775 144
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_11_1 728 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 849 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[480] 154 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[58] 226 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 669 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[137] 76 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[154] 171 16
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 635 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 957 48
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[3] 731 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[8] 27 10
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 848 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 679 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 920 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[2] 279 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1_0 157 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[130] 46 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 679 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 805 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 959 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 842 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 835 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 631 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[106] 131 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[12] 255 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 948 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[76] 108 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_r 339 18
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 807 75
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 597 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[28] 837 7
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[4] 784 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 999 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 695 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_RNO 856 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 778 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 717 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_2_1_1_1 73 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[51] 174 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[33] 392 16
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 818 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 1192 115
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 716 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b6_BATJwN_4 55 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[61] 30 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 863 54
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UTDI 303 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_2_1_1 134 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 546 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 953 87
set_location Controler_0/ADI_SPI_1/counter[7] 688 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b6_BATJwN_4 117 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 730 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2_1_1 46 24
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 770 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[312] 156 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 642 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 645 34
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 647 48
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b6_BATJwN_4 443 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[147] 85 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 938 175
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[10] 427 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b6_BATJwN_4 26 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[169] 283 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1339 123
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 933 72
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 762 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 663 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 732 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 551 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1027 171
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_1_0_RNI3U1C2 391 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 852 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[10] 256 25
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 706 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1230 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1283 117
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[19] 427 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 679 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1067 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 87 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[165] 131 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[71] 57 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 887 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 756 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 777 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 706 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 832 64
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 649 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 652 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[13] 281 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1245 153
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_a4 745 9
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIADE01[18] 929 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 724 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[56] 163 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1_0 269 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1_RNINHU92 169 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 987 184
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 12 164
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 919 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 666 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[63] 97 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 945 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 931 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[2] 323 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1_0 216 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1041 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 965 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1_0 40 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 854 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M[17] 638 69
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[13] 946 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1246 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 866 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_9 224 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 783 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIUPV11 794 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 801 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 640 175
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 745 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[75] 105 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 738 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1607 36
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1152 171
set_location Controler_0/gpio_controler_0/state_reg[3] 690 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 618 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 672 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 736 79
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI27G01[23] 924 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 860 66
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 747 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 913 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2063 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1 102 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 799 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 752 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 755 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 725 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 767 79
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 817 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1209 150
set_location Controler_0/gpio_controler_0/un16_write_signal_2 655 69
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 725 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[34] 129 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 752 78
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 823 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 775 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1291 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[143] 293 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 787 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[2] 383 33
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 823 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 792 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 642 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[142] 186 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1225 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_2_1_1 139 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 750 78
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1823 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 804 43
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[0] 706 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[26] 140 28
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 704 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1_0 84 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_2_1_1 163 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 630 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 781 57
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 714 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1274 136
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[7] 370 4
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1055 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[1] 743 6
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL 886 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 671 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 651 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 691 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[455] 74 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 729 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 738 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[0] 382 34
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1157 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 912 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[301] 170 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1 199 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 848 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 814 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 879 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 817 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 798 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 759 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY 241 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2_0 692 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[170] 194 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 931 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[54] 167 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 699 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 836 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[50] 170 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 820 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNIUSHT[1] 741 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 940 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 935 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 621 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1285 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 605 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 858 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1198 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 810 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 843 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 872 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1245 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 148 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 930 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 791 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[114] 119 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 881 151
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 680 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 855 67
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 667 70
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_6 343 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 900 79
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[21] 291 15
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 601 69
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[4] 705 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 851 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 869 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[168] 137 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 971 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 688 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1247 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[22] 759 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 655 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_2_1_1_1 200 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[6] 354 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 718 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[40] 181 22
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 691 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[343] 265 34
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_4 314 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b6_BATJwN_4 32 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[42] 188 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 813 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1094 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[183] 221 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1_RNIQKP32 56 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 668 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b6_BATJwN_4 192 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 734 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1254 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_2_1_1 85 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 854 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 861 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[12] 376 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[40] 388 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 960 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 820 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1162 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 520 16
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_7_tz 319 24
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 657 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1256 193
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[12] 365 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[12] 264 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[87] 320 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 561 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[16] 296 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 682 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 701 87
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 715 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[221] 106 10
set_location UART_Protocol_1/mko_0/counter_5_axb_4 753 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 765 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 714 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1319 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 746 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 691 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 849 66
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 769 22
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 648 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 870 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[352] 255 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 958 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 914 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[82] 157 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 847 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 619 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 813 175
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 663 61
set_location ident_coreinst/IICE_INST/mdiclink_reg[43] 65 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[248] 20 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 668 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 662 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 847 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1047 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 865 64
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 748 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1207 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 670 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[186] 93 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 661 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[131] 57 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[18] 110 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1041 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 618 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 880 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 655 60
set_location UART_Protocol_0/OR2_0 611 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL_RNID83F 286 30
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 774 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 745 27
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[34] 432 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 864 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1312 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 797 43
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 308 24
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 628 42
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 661 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 826 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 939 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 634 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_135 127 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1158 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 845 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 682 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIR6TC[12] 267 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 831 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 838 34
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 739 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[76] 53 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 740 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1004 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[2] 281 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1140 117
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[9] 852 10
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 705 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 842 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[29] 849 10
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 697 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[176] 282 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 844 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 944 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 805 49
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 675 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 810 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 619 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[46] 169 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[60] 272 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 667 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[68] 159 25
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_RNI5OAU5 372 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[134] 36 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1_0_RNI35AB2 39 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 694 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o2 854 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_2_1_1_1 138 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2_1_1_1 180 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[41] 185 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1257 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 996 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1531 139
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[6] 597 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1208 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[11] 272 22
set_location Controler_0/Command_Decoder_0/cmd_data_RNI8COE1[16] 632 81
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 414 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNITAAT6[2] 214 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 681 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 865 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[164] 297 46
set_location Controler_0/REGISTERS_0/state_reg[1] 747 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 813 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 738 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[6] 175 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3[2] 367 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 685 64
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 680 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[13] 737 34
set_location Controler_0/ADI_SPI_1/state_reg[0] 697 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 850 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 650 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[75] 117 25
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 647 63
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 755 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 851 54
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[6] 413 16
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[0] 1039 106
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[7] 378 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[41] 402 16
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[4] 320 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 731 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 693 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN_8_0_a3_0_a4 855 15
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 609 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 943 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 854 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[181] 188 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[0] 590 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 764 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 685 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 771 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 751 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 823 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1532 138
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 984 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1227 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1813 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[404] 12 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[159] 99 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[17] 359 31
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 920 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[10] 715 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 801 60
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 683 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 649 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 163 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 556 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 791 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[22] 114 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 838 28
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 708 49
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 778 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 808 49
set_location Controler_0/ADI_SPI_0/data_counter[8] 609 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1309 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[329] 237 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 766 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[117] 222 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 836 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1164 145
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 681 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 683 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 910 81
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 372 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 851 67
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[30] 405 7
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 625 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1003 175
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[1] 399 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1219 117
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 807 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 702 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1251 130
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 882 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[1] 17 18
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 836 63
set_location UART_Protocol_0/mko_0/counter[7] 479 151
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 811 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 943 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 763 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 760 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 733 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 861 66
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1_RNIVP142 85 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 939 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 850 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b6_BATJwN_4 97 9
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 810 46
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[18] 831 7
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 773 19
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 758 51
set_location ident_coreinst/FTDI_INST/mdiclink_reg[38] 424 19
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 765 51
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[4] 1045 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1239 136
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_28 354 15
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 756 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 824 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 650 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[121] 120 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[2] 293 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 690 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1518 87
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1134 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[141] 87 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 648 106
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[42] 391 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[127] 53 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 623 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_2_1_1 141 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[510] 197 31
set_location Controler_0/ADI_SPI_1/addr_counter[23] 732 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 880 144
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 694 54
set_location Controler_0/Command_Decoder_0/counter[25] 742 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 744 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 743 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[41] 335 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 788 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 701 172
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 742 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 768 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv_0[31] 758 9
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1552 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 943 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 608 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_3[13] 277 24
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIJNTP3[12] 635 81
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 636 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 857 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[140] 73 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 825 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_11 146 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[9] 41 15
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 710 42
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1160 171
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1019 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[94] 188 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1023 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 801 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[261] 50 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL7 285 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 639 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_2_1_1 147 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 744 21
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 614 78
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1_1 433 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[70] 270 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 801 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1289 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 975 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[30] 247 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[330] 229 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1203 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[16] 879 10
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 696 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 685 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 728 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 1037 124
set_location ident_coreinst/IICE_INST/mdiclink_reg[85] 174 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1219 153
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1120 166
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1143 175
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 758 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[0] 643 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 920 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 918 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 619 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 767 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 789 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 793 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 718 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 670 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1 76 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 765 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1_0 191 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[76] 53 10
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[2] 261 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[44] 170 22
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 755 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 954 78
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[35] 388 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_4 340 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[217] 70 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 621 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1284 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1_0 170 15
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 625 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 593 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 950 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[135] 72 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 781 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 937 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 914 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 648 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv[31] 872 6
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 935 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 648 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1023 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b6_BATJwN_4 122 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 955 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[30] 163 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 558 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[12] 360 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[128] 296 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 672 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[94] 319 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[177] 136 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[96] 31 42
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1251 193
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_2_1_1_1 67 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[124] 43 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 709 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 960 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 784 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1941 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_2_1_1_1 36 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 941 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1236 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[54] 197 22
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 750 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[178] 88 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[20] 118 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_o2[8] 857 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[172] 94 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid_RNI49FT 929 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1 169 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[176] 89 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1257 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_2 187 33
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1052 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 981 184
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 698 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2_1_1 270 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 561 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 949 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 775 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b6_BATJwN_4 164 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[76] 109 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[21] 300 30
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 624 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 710 21
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 627 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[5] 16 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[479] 115 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[131] 57 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[155] 139 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 954 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[177] 232 16
set_location ident_coreinst/FTDI_INST/mdiclink_reg[19] 329 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 767 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[502] 155 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 654 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b12_oFTt_v5rb3b4_RNICSN04 250 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 848 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 651 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 834 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1287 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[101] 316 34
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 722 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[182] 96 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[1] 870 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1245 150
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 939 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 728 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 796 42
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[4] 283 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 773 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 703 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[98] 315 34
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 698 51
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_3_i_m2 344 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 714 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 846 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[74] 57 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[32] 128 10
set_location Controler_0/ADI_SPI_1/data_counter[5] 702 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 694 61
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 696 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[24] 343 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[52] 192 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 862 67
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[15] 341 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 721 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 873 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1297 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 809 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2_1_1_1 42 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1263 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[30] 734 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 708 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 71 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 745 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[32] 305 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 779 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[57] 271 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 646 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 865 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[6] 54 7
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 643 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 864 73
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 675 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 860 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 779 142
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 657 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_N_5_i_i_o2 641 75
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 499 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 951 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[9] 296 25
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[24] 341 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[369] 249 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 915 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1555 174
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1789 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[117] 220 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1267 145
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 676 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b6_BATJwN_4 219 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6 759 45
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1005 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 918 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[20] 342 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1_0 88 9
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1205 193
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1_RNIVO9P2 130 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNICEDJ1[0] 755 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1320 117
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 735 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 708 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 856 67
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[6] 865 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 721 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 842 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 858 61
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[2] 400 25
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 816 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[178] 88 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1022 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1_RNI3L3O2 114 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[105] 308 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1249 193
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH912_0_a4 363 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1940 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1_0 34 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[159] 76 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 703 82
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 822 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1_1 202 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 947 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 642 16
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 769 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 659 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[186] 182 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1_0 152 9
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 790 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1933 337
set_location Controler_0/ADI_SPI_0/addr_counter[28] 665 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 654 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[383] 37 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a2_0_0 865 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 761 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[2] 864 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1_0_RNIK9BI2 149 9
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[0] 366 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 939 172
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 773 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 927 69
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 761 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNINQCR[0] 244 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[114] 272 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 728 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1 167 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m9_0 330 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 643 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[411] 25 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 621 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[11] 20 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b6_BATJwN_4 166 39
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 294 315
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 679 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 714 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[95] 28 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[10] 441 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1193 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 954 57
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 991 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o 218 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[116] 217 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[4] 261 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[86] 191 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 931 64
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1026 171
set_location UART_Protocol_1/mko_0/counter[6] 726 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[181] 206 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 842 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 816 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[317] 178 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 689 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 735 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 653 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1_0_RNIF5CC3 142 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1243 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 838 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[104] 130 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 847 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 870 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 964 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b6_BATJwN_4 98 18
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 713 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1201 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 847 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[288] 175 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 811 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 957 55
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[22] 339 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 802 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[126] 41 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 953 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 844 67
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[19] 337 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 720 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1291 192
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[22] 304 31
set_location Controler_0/gpio_controler_0/read_data_frame[6] 670 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 988 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[10] 284 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2_1_1_1 239 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 750 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 688 84
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 781 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[115] 125 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 645 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1285 153
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 821 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 790 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 864 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[129] 225 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 690 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 844 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1_0 41 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[5] 351 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[19] 871 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[4] 12 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_2_tz[13] 395 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[257] 17 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 685 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[89] 19 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 952 175
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 741 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 803 25
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 768 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 864 141
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 959 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1 109 15
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1 424 21
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1122 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 833 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 773 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 730 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 863 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 858 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 681 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2_1_1 45 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_2_1_1 21 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 864 15
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 617 55
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 765 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 776 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[127] 47 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 956 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 620 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 663 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1418 336
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme8 307 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 648 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 690 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 702 99
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0_RNI1QL32 421 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 655 22
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 640 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1152 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 852 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNI56JF[1] 258 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[32] 128 9
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[0] 1032 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[53] 203 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_1[2] 271 24
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 745 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 956 48
set_location Controler_0/ADI_SPI_0/addr_counter[0] 637 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 732 21
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 911 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b6_BATJwN_4 187 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 890 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 781 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 833 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[80] 56 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[49] 162 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[104] 126 37
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 912 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1 225 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 923 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[151] 82 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 787 145
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0_RNILTEH2 429 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 606 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 921 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1 233 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[10] 379 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[20] 401 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1039 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 862 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[144] 81 10
set_location ident_coreinst/IICE_INST/mdiclink_reg[32] 100 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[44] 391 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[19] 95 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[400] 18 25
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[4] 333 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[19] 298 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_28_i_i 734 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[10] 23 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 817 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1_0 131 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 724 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1 184 42
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 942 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[111] 226 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 718 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNISL6P[5] 371 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 895 75
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b6_BATJwN_4 413 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[499] 146 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 818 58
set_location Controler_0/ADI_SPI_0/addr_counter[4] 641 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 937 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[108] 208 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1_0 135 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[197] 89 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 671 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[17] 84 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 688 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[6] 104 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_7 368 3
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[109] 210 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 687 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 738 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 698 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 914 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 676 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[40] 127 9
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[39] 334 10
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 786 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1357 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[63] 139 25
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 744 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[70] 84 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[321] 235 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 777 127
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[4] 986 109
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 817 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 939 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[133] 68 24
set_location ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_3 324 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[8] 732 6
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[2] 369 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 851 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_3_1[9] 355 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b6_BATJwN_4 232 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 705 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1_1 393 30
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 633 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[12] 380 31
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 917 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 755 10
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 751 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[184] 211 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg[7] 374 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[162] 77 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[34] 304 10
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_5 352 18
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 685 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1489 255
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 654 24
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 675 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[38] 131 10
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 704 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[3] 318 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 712 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 669 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 727 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 706 171
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[1] 743 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[188] 233 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[140] 196 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 842 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 849 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1031 171
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[3] 326 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[1] 362 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[66] 25 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[18] 293 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 945 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 667 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 666 36
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 776 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[1] 376 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1323 115
set_location ident_coreinst/IICE_INST/mdiclink_reg[23] 170 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1 390 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 925 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 884 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 715 64
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 739 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1521 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2_1_1 104 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 875 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 978 84
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 768 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1291 150
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 678 46
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 559 16
set_location Controler_0/ADI_SPI_1/state_reg[1] 704 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 651 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 961 78
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 640 45
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 952 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1182 201
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 631 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 881 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[451] 80 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 849 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 788 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 696 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1291 199
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[6] 752 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 601 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1799 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1237 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1353 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1155 175
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_6 342 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 788 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1_RNIVSCC2 88 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 703 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 769 145
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 665 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m11 332 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1310 171
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 966 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 812 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_2_1_1 79 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[98] 194 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 881 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 885 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 887 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req 284 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[357] 246 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[79] 153 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 708 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 955 87
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 981 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_5 135 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1208 144
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 968 175
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 950 55
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 680 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1516 64
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 928 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 749 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[26] 135 19
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b6_BATJwN_4 420 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 853 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 854 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 938 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 809 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 737 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1027 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1163 118
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_s_8_RNIIVAT5 366 3
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 822 78
set_location UART_Protocol_0/mko_0/counter[4] 476 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[6] 317 28
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1119 168
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[102] 125 37
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 632 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b6_BATJwN_4 234 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1_0 31 33
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_5_RNIAOAU5 362 3
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 813 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[68] 66 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1_0 135 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[172] 281 46
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 623 22
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 788 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 949 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2_1_1 116 33
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 752 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1235 118
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 613 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[128] 56 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 865 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1_0_RNIAQIO2 61 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[478] 114 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[64] 29 16
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 816 72
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[2] 402 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 781 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0 654 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 881 145
set_location Controler_0/ADI_SPI_1/addr_counter[17] 726 52
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 647 79
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[5] 427 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 754 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1320 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1039 171
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 626 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1132 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 774 75
set_location ident_coreinst/IICE_INST/mdiclink_reg[5] 232 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1278 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 600 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 822 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 710 70
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[2] 662 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 699 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[83] 46 31
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 802 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b6_BATJwN_4 36 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[0] 355 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 871 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[9] 288 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 691 22
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 652 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1_0 94 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1314 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[11] 272 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[140] 63 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 671 64
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 762 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_2_1_1_1 133 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2220 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 717 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[164] 123 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[6] 373 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1_0 202 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 669 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 594 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1552 183
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 813 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 806 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 919 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1002 180
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 655 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY 259 25
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 755 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[35] 215 28
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 741 51
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1578 208
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[3] 264 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 649 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1321 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 716 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 887 78
set_location ident_coreinst/IICE_INST/mdiclink_reg[35] 83 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 708 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[6] 282 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[83] 30 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[13] 96 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 909 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1291 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 673 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 645 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[102] 129 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 882 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 702 19
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[11] 924 54
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 986 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_2_1_1 214 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1_RNIG3SJ2 56 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 865 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 691 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 912 115
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[21] 331 19
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1036 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_2_1_1_1 127 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[14] 881 10
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 602 18
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 780 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0 164 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[231] 126 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 678 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 693 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs32_5 227 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[125] 42 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 874 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 879 142
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1027 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1159 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 943 63
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 677 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[424] 51 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[361] 253 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2023 306
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv_0[31] 872 9
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[12] 383 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1154 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1546 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 808 174
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 652 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[98] 232 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 872 57
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[16] 295 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 845 43
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[5] 667 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 786 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1245 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[175] 173 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 853 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[64] 68 22
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 672 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[26] 123 25
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[5] 665 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[172] 153 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[49] 27 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[100] 116 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 630 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 850 72
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[16] 887 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1321 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 678 24
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 748 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1054 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 641 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[514] 196 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 840 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_2_1_1 167 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 603 28
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1050 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 74 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_o2[0] 738 9
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 895 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 658 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[3] 279 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 741 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b6_BATJwN_4 255 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 828 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1206 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 675 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[106] 222 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 762 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 840 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 727 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 962 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 809 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 812 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[1] 291 28
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 700 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 940 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 738 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 767 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_2_1_1 123 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[160] 75 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 685 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[81] 161 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 948 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 680 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO 395 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[120] 168 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1154 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1260 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[62] 137 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_2_1_1 209 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 697 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[165] 123 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 697 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 798 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 661 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 937 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 627 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 686 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1286 153
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 952 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 667 22
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 538 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv_0[31] 866 6
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 613 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b6_BATJwN_4 178 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 964 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 672 22
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[2] 926 51
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[2] 354 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_2_1_1_1 198 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[35] 303 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 967 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 821 58
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[6] 397 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 668 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 297 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1207 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[0] 267 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[82] 12 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 715 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 786 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 75 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 905 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 745 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 836 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[1] 297 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1315 123
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 848 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 775 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 807 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[138] 89 25
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 748 58
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 739 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 682 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[51] 157 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2_1_1 153 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 829 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 736 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[339] 268 34
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 925 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[182] 212 21
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[3] 323 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 895 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[9] 19 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 679 171
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 713 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1214 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 758 18
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 641 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 590 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 812 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 704 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 826 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[12] 273 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4[12] 46 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[7] 218 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 512 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 691 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 971 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 877 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[19] 35 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 901 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 782 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 755 36
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 602 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 840 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.un1_b5_OvyH3_RNIEGR61 322 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 646 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[139] 295 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[1] 368 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 909 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 786 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 823 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1245 135
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 605 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1444 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 733 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[498] 154 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 859 67
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 833 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[43] 384 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 870 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[36] 76 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1251 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1_0_RNION8B2 25 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[105] 122 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[449] 74 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[86] 41 31
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[2] 334 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_124 51 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 786 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[147] 153 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[25] 727 7
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 361 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 868 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[37] 174 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 712 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 640 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 839 19
set_location UART_Protocol_0/mko_0/counter[21] 493 151
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 672 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 692 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 703 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 808 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1246 117
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[28] 341 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 778 127
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[19] 371 10
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 639 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[85] 158 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 919 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[18] 347 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 719 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[7] 322 28
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 654 61
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[7] 243 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[163] 296 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 955 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 764 18
set_location Communication_Switch_0/DEST_2_Fifo_Empty 745 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 848 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 849 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1091 261
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_2_1_1 237 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 843 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[17] 289 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[464] 93 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[0] 404 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[188] 181 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 621 21
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[5] 710 127
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[6] 735 124
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[3] 732 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_2 143 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 849 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 728 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[64] 93 10
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 664 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[167] 76 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b6_BATJwN_4 232 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[8] 355 28
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 631 49
set_location Controler_0/gpio_controler_0/read_data_frame[8] 661 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1001 106
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[5] 780 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 681 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 938 46
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 761 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[11] 653 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[125] 126 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[0] 397 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 869 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1 37 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[22] 302 31
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 726 30
set_location Controler_0/ADI_SPI_1/addr_counter[3] 712 52
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 906 60
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1023 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 687 127
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 736 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[20] 234 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 892 37
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 727 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 661 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 768 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 957 63
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 880 60
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[13] 367 10
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 738 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1360 100
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[18] 366 9
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 737 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 856 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 772 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 610 79
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[4] 934 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b6_BATJwN_4 60 6
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 919 265
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 859 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 699 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[79] 94 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 902 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 853 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1024 174
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 749 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 939 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 624 48
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req 370 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[83] 281 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[5] 405 31
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 592 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1244 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 710 25
set_location ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF5_0 341 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 937 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 865 73
set_location Controler_0/gpio_controler_0/Outputs[12] 635 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[35] 63 16
set_location Controler_0/Command_Decoder_0/decode_vector[0] 750 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 742 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 664 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1 179 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 710 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 665 60
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[8] 402 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[128] 40 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1057 105
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[3] 260 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 905 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 758 84
set_location ident_coreinst/FTDI_INST/mdiclink_reg[28] 390 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 842 43
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1_1 442 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 933 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[44] 271 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 905 79
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[21] 294 19
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_4 316 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 741 18
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[5] 891 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1_RNIDRAF2 30 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 777 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[5] 343 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[43] 326 10
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 812 79
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[16] 326 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_108 149 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 601 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_2_1_1_1 198 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 858 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 650 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 859 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 949 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[101] 177 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 718 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[62] 234 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 876 34
set_location Controler_0/Command_Decoder_0/cmd_data[15] 763 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[3] 379 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 942 52
set_location Controler_0/gpio_controler_0/Outputs_6[6] 608 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 845 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1212 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 689 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1_RNIEQGP7 260 27
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 773 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[17] 370 10
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[7] 421 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 659 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 775 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 721 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 630 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 744 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 750 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[60] 118 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 903 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 723 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[178] 140 36
set_location ident_coreinst/IICE_INST/mdiclink_reg[159] 110 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 927 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc4 249 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 696 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b6_BATJwN_4 186 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 672 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1002 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2119 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[114] 175 18
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[4] 653 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 986 181
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[4] 649 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 965 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[108] 227 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 699 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN 855 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 969 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 817 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY 336 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 941 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1227 145
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[7] 259 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 662 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 841 226
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 595 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[25] 402 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 846 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 721 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[102] 237 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[22] 346 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 621 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 634 57
set_location Controler_0/Command_Decoder_0/counter[19] 736 43
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23] 923 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[177] 87 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1_0 254 30
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[18] 373 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[8] 298 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 950 64
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 694 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 851 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[48] 270 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 976 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 924 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 707 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 667 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 1095 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 911 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 915 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 941 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[18] 110 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[123] 231 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1158 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 436 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 751 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1304 117
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 693 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 864 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1 168 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_4 241 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 797 46
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 771 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 692 99
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 666 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 955 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[477] 116 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 847 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[41] 392 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[0] 733 7
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 742 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 973 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1_0 228 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 680 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_122 111 27
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 619 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 852 342
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[86] 160 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 643 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[88] 15 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIAR2S[1] 263 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 828 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1_0 103 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 800 78
set_location Controler_0/gpio_controler_0/un7_read_signal 632 69
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 608 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 898 73
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[5] 330 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1207 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1217 117
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[1] 939 54
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 600 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 602 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 728 16
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[10] 319 22
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 620 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 968 82
set_location ident_coreinst/IICE_INST/mdiclink_reg[18] 218 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 787 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 733 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 963 64
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 622 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 705 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_2_1_1_1 63 6
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[20] 308 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b6_BATJwN_4 208 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1024 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[420] 48 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 690 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1248 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1_0 69 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[303] 170 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1_0 197 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0] 299 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[111] 214 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_1 381 6
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 606 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1227 184
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[6] 669 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 792 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[3] 364 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0_RNIAMIH2 170 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 764 145
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[6] 663 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 861 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 761 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[2] 33 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 813 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 955 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 741 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 660 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 740 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 770 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 667 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[145] 76 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1623 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b6_BATJwN_4 195 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[28] 836 7
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[12] 375 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[119] 218 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1 144 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 864 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[11] 361 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 941 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 629 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 623 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 642 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 787 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2217 234
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 722 28
set_location ident_coreinst/FTDI_INST/mdiclink_reg[8] 417 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[134] 294 34
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 913 262
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 776 69
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 631 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 844 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 685 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 875 34
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim 1159 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[36] 69 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[14] 338 31
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1197 175
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[5] 734 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 923 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 770 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[208] 75 19
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 826 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 702 25
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b11_nYByBFtg_XH_0_a2_2 316 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 875 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 677 57
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 701 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1181 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 957 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 656 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 689 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[92] 63 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1298 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1171 255
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 917 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 831 60
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x[1] 385 25
set_location ident_coreinst/FTDI_INST/mdiclink_reg[4] 412 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1242 201
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 959 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 793 79
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[3] 640 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[81] 280 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[38] 177 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 965 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 934 61
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 695 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg_RNIRMH7[7] 214 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1_RNICCLB2 20 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 952 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[11] 753 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 699 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1_0 12 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1256 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[4] 259 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1_0 63 36
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 720 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 845 61
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[9] 258 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[0] 344 25
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[14] 929 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 843 96
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 773 49
set_location Controler_0/ADI_SPI_0/state_reg[2] 642 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1111 165
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[26] 936 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 855 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 725 58
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 649 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 547 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1503 306
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 821 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 850 142
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 622 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[12] 871 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[46] 133 22
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_0_1 312 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 837 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 666 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1238 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 835 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 811 58
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[1] 369 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 977 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[93] 157 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 917 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQ83R1[0] 1029 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[13] 679 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[0] 381 7
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 772 37
set_location Controler_0/ADI_SPI_0/addr_counter[16] 653 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 748 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1158 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1627 124
set_location ident_coreinst/IICE_INST/mdiclink_reg[65] 242 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1_0 39 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 701 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1 229 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_1 370 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[1] 17 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 645 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 661 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 843 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1163 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 937 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 727 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b6_BATJwN_4 253 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[47] 140 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 763 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[163] 74 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[0] 226 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[16] 372 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d 278 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 836 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[71] 34 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 883 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 668 28
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 837 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1_0 230 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1_1 150 36
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 947 55
set_location Communication_Switch_0/read_data_frame_1_RNO[1] 748 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 768 73
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 711 42
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1_1 424 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 814 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 681 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 743 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[50] 183 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 797 184
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[2] 243 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 707 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 706 87
set_location Controler_0/ADI_SPI_0/write_read_buffer 647 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[52] 202 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1_0_RNIRT113 67 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[173] 238 16
set_location Controler_0/Command_Decoder_0/counter[1] 718 43
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 607 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 636 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[21] 757 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[14] 648 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 685 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 868 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 726 25
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 649 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 775 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 599 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_2_1_1 60 18
set_location UART_Protocol_0/mko_0/counter[5] 477 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1153 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1899 288
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 713 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 812 43
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 632 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[20] 830 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 766 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 666 27
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 788 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 948 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[331] 236 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1398 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 771 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b6_BATJwN_4 98 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[24] 765 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 931 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 858 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 727 25
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 785 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[448] 81 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 762 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[23] 113 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 902 82
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1029 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[215] 66 19
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 743 61
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 823 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[146] 73 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 954 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0[7] 273 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[15] 873 7
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 743 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1 257 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[213] 68 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 783 49
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 677 52
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[9] 352 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_2_1_1_1 54 6
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 802 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 708 54
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 948 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 702 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[169] 146 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 749 82
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1158 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1024 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 946 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 768 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 676 57
set_location ident_coreinst/IICE_INST/mdiclink_reg[31] 106 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[489] 167 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 775 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_8 169 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2 706 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[187] 84 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 831 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b6_BATJwN_4 43 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 833 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 867 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 638 79
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI6ITD2[0] 603 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[25] 108 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 949 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[1] 789 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[76] 113 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[497] 150 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[53] 275 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1255 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 761 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 815 28
set_location ident_coreinst/FTDI_INST/mdiclink_reg[13] 303 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[29] 108 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 849 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 705 79
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 785 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[133] 45 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[460] 91 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1335 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 902 81
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 670 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15] 218 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[15] 747 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1 75 21
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[30] 329 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a3_1 114 30
set_location Controler_0/Command_Decoder_0/counter[2] 719 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 695 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_163 147 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 658 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 829 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 857 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF11 360 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[51] 174 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 793 60
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[26] 340 16
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 690 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[15] 101 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 997 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[151] 172 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b6_BATJwN_4 63 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 921 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 808 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_2_1_1_1 38 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[112] 209 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 640 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1232 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 845 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[184] 220 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 883 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[51] 195 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[68] 71 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 675 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 654 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o 198 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[3] 845 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1009 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b6_BATJwN_4 27 9
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 614 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1160 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[3] 50 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1_0_RNI54182 100 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 944 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 842 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[28] 704 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 835 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 668 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[39] 228 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 863 67
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 796 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[22] 706 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 812 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 846 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 871 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[14] 270 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1_RNIGDGK2 171 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 857 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_6 219 42
set_location UART_Protocol_0/mko_0/counter[23] 495 151
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 943 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1047 106
set_location UART_Protocol_1/mko_0/counter[8] 728 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 769 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 85 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 765 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 640 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1_0_RNI3IUD2 13 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 859 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 830 64
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 618 18
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 750 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[3] 376 7
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 840 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 683 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2267 228
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 822 42
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[13] 281 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1237 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1_0 78 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 950 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 962 64
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 687 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 852 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 849 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1_0_RNII1B73 144 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 860 33
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 691 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[126] 194 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[4] 56 16
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 607 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 917 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1158 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[76] 131 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 853 66
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1939 180
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO_1[0] 950 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1_0_RNITIO42 59 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1 65 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1160 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 941 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 648 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[0] 703 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 932 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1162 118
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[3] 342 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 668 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 735 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 1079 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[15] 874 7
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 982 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 662 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[2] 404 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[66] 262 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 652 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 701 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1009 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1290 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 769 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 936 58
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 617 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1157 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 833 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 956 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1221 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 726 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 882 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 785 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 820 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[170] 75 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 684 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[7] 366 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 868 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 685 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 746 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[10] 377 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 653 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 646 78
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 535 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[89] 164 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 657 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 557 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1161 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 881 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 889 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 908 81
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[4] 358 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 921 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 647 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[13] 15 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1286 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 835 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2202 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[4] 319 27
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 611 55
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_0 331 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 507 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 625 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 731 145
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2 630 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 749 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[6] 348 34
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 771 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 703 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[27] 305 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[110] 238 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 738 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1939 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 680 171
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[3] 363 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 930 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 67 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1285 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 664 54
set_location Controler_0/REGISTERS_0/state_reg[5] 760 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[434] 52 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1248 130
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 733 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1236 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_2_1_1 25 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 715 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_159 129 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 924 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[65] 79 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 690 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 883 144
set_location Controler_0/ADI_SPI_1/addr_counter[1] 710 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[13] 65 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 968 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b6_BATJwN_4 212 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[44] 330 9
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 938 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 842 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[19] 352 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[20] 345 9
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 821 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 663 88
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 822 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1_RNIJDAS1 172 36
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 629 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[193] 95 10
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 675 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 967 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 607 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_2_1_1 111 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[92] 162 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 870 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1313 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 636 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[115] 216 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 755 82
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[7] 362 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 888 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 899 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[255] 15 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1074 124
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1130 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 690 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[69] 60 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 660 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 884 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 872 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[253] 35 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[145] 55 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1 155 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 820 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 858 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv[31] 870 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 752 76
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 811 34
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 754 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 807 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[8] 337 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 675 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[39] 62 16
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 756 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[8] 268 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1206 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 981 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 2021 306
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[51] 268 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[58] 135 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1_0 69 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1014 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1276 172
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 658 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[121] 305 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1537 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1239 172
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 693 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 768 45
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[38] 395 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1333 118
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[4] 733 97
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0] 403 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1_RNIDTM43 35 9
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 685 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1535 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[64] 29 15
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 632 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 795 54
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[6] 352 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 906 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 840 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1002 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1031 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1558 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1 258 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 807 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 981 88
set_location ident_coreinst/FTDI_INST/mdiclink_reg[36] 437 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[7] 307 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1319 115
set_location Controler_0/Answer_Encoder_0/periph_data[13] 702 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[119] 304 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 657 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 625 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 635 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 665 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 781 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 751 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1004 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1934 336
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[5] 619 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[7] 45 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1_0 62 6
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 837 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 725 79
set_location Controler_0/ADI_SPI_0/addr_counter[11] 648 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 746 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1 259 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 611 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m21_e 348 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 754 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 850 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 913 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 982 180
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[10] 692 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 708 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[103] 126 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1_0 55 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 655 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_2[1] 276 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[177] 87 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[14] 361 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1_0 52 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 896 57
set_location Controler_0/ADI_SPI_1/addr_counter[24] 733 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 745 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 739 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_1_0[2] 269 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 880 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1270 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 693 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[34] 161 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 753 78
set_location USB_3_Protocol_0/ft601_fifo_interface_0/first_byte_RNO 737 9
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[2] 927 51
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_5 347 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1284 199
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[125] 303 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1320 115
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 469 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 783 142
set_location ident_coreinst/FTDI_INST/mdiclink_reg[34] 438 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[61] 30 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[3] 280 28
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 837 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 716 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 844 25
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 628 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1_0 271 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 959 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 691 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[166] 206 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 695 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 68 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 752 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1169 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 631 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 831 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1018 181
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1146 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[12] 273 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1236 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 843 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b6_BATJwN_4 242 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 677 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b6_BATJwN_4 89 33
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 720 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 925 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 853 72
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[27] 339 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 618 55
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 894 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1277 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[67] 141 25
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[32] 327 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1361 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b6_BATJwN_4 273 30
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 682 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 910 115
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[3] 705 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 764 63
set_location ident_coreinst/FTDI_INST/mdiclink_reg[30] 389 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[63] 114 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 983 85
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 810 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[33] 126 9
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[17] 423 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b6_BATJwN_4 178 39
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[16] 353 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 919 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 759 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[131] 42 22
set_location Controler_0/Command_Decoder_0/counter[17] 734 43
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 767 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 756 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 791 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 55 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 654 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 983 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 628 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[178] 279 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b16_voSc3_gmasbb_fgm_i_a2 364 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 436 201
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_2_1_1 78 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1_0 56 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 876 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 867 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1286 136
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1149 172
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[14] 876 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[15] 371 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 712 64
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 877 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 757 84
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 682 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1331 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1_0 229 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 650 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 878 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1_RNI2GOH2 92 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1 147 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 726 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 796 64
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[6] 934 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1242 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 676 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 955 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 913 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[138] 40 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 698 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 670 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b6_BATJwN_4 165 21
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 642 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1141 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[122] 203 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[488] 181 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 789 54
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 847 16
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1_1 440 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 835 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[112] 118 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 86 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 858 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 857 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[116] 122 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[139] 133 31
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 941 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1_0_RNICLST1 78 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 780 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_8 205 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 776 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 943 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 65 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 763 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_RNIGFCI2 156 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 913 81
set_location Controler_0/ADI_SPI_0/data_counter[31] 632 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 702 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b9_PSyil9s_2 391 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_1_0_a3_0_a4 726 9
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 624 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1023 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[447] 83 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 830 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 820 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 686 15
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[9] 322 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1 66 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO_0[0] 951 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 879 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 754 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 840 66
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 957 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1288 199
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_3 410 9
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 791 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1189 211
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[33] 696 21
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 643 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[0] 877 10
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 841 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 590 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 895 70
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[3] 608 75
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 671 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1359 100
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[11] 242 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 825 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 831 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 984 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 816 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 636 24
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 844 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIQD401 803 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 792 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[177] 135 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 957 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 840 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1252 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 959 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 764 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[2] 265 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[100] 128 36
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 642 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1199 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1244 174
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 627 58
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI8BE01[17] 935 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 707 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 973 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1158 175
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 695 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 854 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 675 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[7] 736 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 931 46
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 723 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1295 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 871 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[187] 191 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 980 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 732 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[27] 703 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIR7J83[9] 260 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 594 73
set_location ident_coreinst/FTDI_INST/mdiclink_reg[12] 302 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_Z[10] 393 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 797 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[323] 236 34
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 782 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 712 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1328 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 913 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 780 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 846 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[85] 17 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[143] 72 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 724 145
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 951 46
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 635 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_8 173 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1804 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 703 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1051 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 734 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 855 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_2_1_1 68 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[92] 34 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 711 64
set_location ident_coreinst/FTDI_INST/mdiclink_reg[17] 328 7
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[21] 338 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[166] 124 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 708 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1293 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 850 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[118] 123 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 925 45
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 824 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 930 58
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1279 192
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 685 21
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[15] 921 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 617 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[31] 166 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[40] 390 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 839 79
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 933 54
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[12] 418 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 996 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1299 192
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 909 63
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 754 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 813 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[228] 146 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[127] 39 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 606 70
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b6_nZ5I_F_1_RNI1CAO 388 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 714 22
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 745 46
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 717 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[45] 183 33
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 831 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[64] 68 21
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 781 24
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[8] 318 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[146] 292 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1362 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[84] 40 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[14] 141 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 915 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 725 84
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[41] 174 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_165 111 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 932 175
set_location Controler_0/Reset_Controler_0/un9_write_signal_1 636 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3] 774 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 838 64
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 646 52
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1163 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_11 72 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[24] 121 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4] 402 28
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1120 168
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 945 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[135] 168 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[13] 266 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 784 142
set_location ident_coreinst/IICE_INST/mdiclink_reg[61] 240 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 703 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 709 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[4] 788 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 858 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[151] 92 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[6] 257 15
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 926 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 750 54
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 656 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIGL4I6[1] 208 36
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 718 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv[31] 865 6
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[20] 388 4
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1257 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2_1_1_1 67 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[114] 307 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 847 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/src_ack 360 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[102] 90 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1021 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 869 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1217 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 905 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 863 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 718 31
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_0 339 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 835 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ_RNO[0] 236 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[181] 259 46
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[12] 354 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 736 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 932 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 856 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 992 81
set_location UART_Protocol_0/mko_0/counter_5_axb_4 498 150
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL16 367 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[10] 367 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 650 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 749 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[430] 67 28
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 616 19
set_location ident_coreinst/IICE_INST/mdiclink_reg[105] 43 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 783 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[35] 167 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 652 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 864 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 61 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1 167 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 654 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 746 243
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 886 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 666 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 872 67
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 627 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[173] 86 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1630 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 590 76
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 952 174
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 682 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[161] 148 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 628 22
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1131 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 835 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 824 63
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1 428 18
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 760 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[0] 312 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[10] 716 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 669 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 764 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[162] 210 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 657 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[167] 120 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[143] 188 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[180] 204 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 756 43
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_3 409 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 925 58
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[4] 341 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 682 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[119] 92 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1_0 212 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1 48 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 884 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1_0 195 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[43] 398 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 1041 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[173] 138 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2_1_1_1 259 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 861 37
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[8] 247 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 859 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[135] 72 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 776 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1350 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1208 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 676 82
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[6] 352 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 954 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1228 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 778 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 768 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 773 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 719 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1283 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 829 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[185] 261 46
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 591 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4_0_a2 953 78
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 596 58
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRSH 341 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 920 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 947 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 981 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 723 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[219] 123 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 852 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 685 100
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 774 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[74] 115 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 878 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1 180 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 785 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1293 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 655 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[24] 943 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 644 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1_0 191 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[0] 374 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 843 70
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 831 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 840 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[62] 93 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[178] 230 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 692 172
set_location ident_coreinst/IICE_INST/mdiclink_reg[127] 227 16
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[23] 304 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[1] 314 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 536 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1_RNIU37G2 64 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 964 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[6] 336 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[3] 397 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1189 132
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 825 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 659 79
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 948 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 704 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 606 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 714 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[3] 295 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 758 73
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[5] 321 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 1072 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 764 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_155 125 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 802 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[71] 54 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 814 61
set_location Controler_0/ADI_SPI_1/addr_counter[2] 711 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[363] 260 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 764 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[9] 648 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 810 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 746 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[179] 85 43
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 794 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1240 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 609 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 928 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 655 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 960 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1_0 127 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 701 100
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 947 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1339 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 742 28
set_location Controler_0/ADI_SPI_0/state_reg[4] 596 49
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 625 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv[31] 883 6
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 749 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 839 76
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[6] 260 19
set_location Controler_0/gpio_controler_0/read_data_frame[15] 647 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[15] 29 7
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNIRD162 365 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 848 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1814 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 772 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[34] 176 25
set_location I_1 1155 162
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 891 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[212] 67 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1 73 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 896 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO_0[10] 779 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 734 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 978 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 859 64
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[2] 369 19
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1792 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 709 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 918 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 787 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[122] 131 42
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 653 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[126] 41 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[276] 68 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1348 117
set_location Controler_0/gpio_controler_0/Counter_RF_Input 612 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 651 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[43] 386 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 732 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[53] 125 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[268] 41 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b6_BATJwN_4 270 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 779 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[11] 376 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[3] 400 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1280 310
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 787 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 693 58
set_location ident_coreinst/IICE_INST/mdiclink_reg[185] 43 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 761 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[13] 268 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 840 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 837 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1_0 251 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 639 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 985 184
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 919 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1021 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[133] 293 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[1] 404 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 781 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 615 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 796 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 871 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 859 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 782 76
set_location Controler_0/ADI_SPI_0/busy 588 49
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[4] 378 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 944 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[98] 26 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1_0 42 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 883 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 860 75
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1051 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 690 15
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 891 63
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[1] 264 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 713 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1629 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 871 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[38] 164 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 966 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1 271 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1 186 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1_0 228 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[11] 863 10
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 720 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1_0 96 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 913 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1 248 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0 191 27
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 686 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1 132 18
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10_i_m2[2] 402 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o 44 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 861 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[21] 300 31
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 726 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1_0_RNI07G53 70 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_2_1_1 80 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 731 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 617 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 743 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[147] 90 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 599 75
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1] 884 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1045 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 657 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 943 175
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 689 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[11] 736 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 860 76
set_location Controler_0/ADI_SPI_1/write_read_buffer 716 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 932 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 852 24
set_location Controler_0/gpio_controler_0/Outputs[15] 628 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1251 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 966 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1_0 18 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1230 184
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[24] 758 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH95_0_a4 374 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 745 124
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 636 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 665 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[409] 33 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 902 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[192] 187 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 845 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 602 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 944 58
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 600 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 866 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[107] 223 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[15] 387 4
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 677 49
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce 258 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 958 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b6_BATJwN_4 165 24
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1159 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_2_1_1 53 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[128] 40 42
set_location ident_coreinst/IICE_INST/mdiclink_reg[44] 66 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[95] 107 36
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1022 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 871 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[22] 764 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[4] 715 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[165] 131 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[9] 19 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 702 172
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[21] 352 9
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[12] 330 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1344 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 990 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 887 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 841 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 613 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1_1 157 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[100] 314 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 765 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 740 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 953 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[1] 731 34
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 654 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 672 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1236 255
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 953 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[5] 696 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[487] 191 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2118 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 696 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 892 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 682 61
set_location Controler_0/Command_Decoder_0/state_reg[7] 762 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 864 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 707 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1193 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1 244 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 644 25
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 721 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 965 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[5] 274 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 846 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 838 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 706 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 617 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 849 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[107] 306 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 769 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[46] 184 25
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1021 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b9_2FszJ_rG1_1 257 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2_1_1_1 246 30
set_location ident_coreinst/IICE_INST/mdiclink_reg[179] 38 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 762 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1249 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 715 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2201 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_2_1_1 181 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 938 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[259] 19 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 591 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[136] 188 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[62] 28 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 830 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1159 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 865 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 704 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 865 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b6_BATJwN_4 23 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1225 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[14] 18 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 650 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 711 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 668 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y 246 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 725 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[16] 30 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 782 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 943 52
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[49] 324 10
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 625 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1290 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b6_BATJwN_4 154 9
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 664 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_33 376 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 815 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[214] 61 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 762 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 768 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[198] 85 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 656 78
set_location ident_coreinst/FTDI_INST/mdiclink_reg[7] 416 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 774 63
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 699 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[104] 117 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 872 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90 278 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[1] 60 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 618 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[21] 762 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 705 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[44] 330 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 646 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 754 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 970 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 639 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[23] 720 7
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 881 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 650 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1156 145
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[3] 240 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[252] 28 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[7] 293 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 957 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 900 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 624 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[20] 140 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 805 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 848 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1_RNIBQ8I3 167 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 682 84
set_location Controler_0/Reset_Controler_0/un1_write_signal_4 627 60
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 738 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1 160 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 744 84
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[36] 355 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 664 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[21] 325 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 673 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[20] 701 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[33] 178 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 744 28
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3/U0_RGB1 579 40
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 662 55
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1119 166
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 775 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 777 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[70] 84 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a2[0] 740 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b6_BATJwN_4 64 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1215 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 724 84
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[4] 354 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 952 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 737 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 927 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 794 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[44] 173 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 684 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 619 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 726 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 822 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1_0 116 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv_0[31] 729 6
set_location Controler_0/Command_Decoder_0/state_reg[8] 767 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 778 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[296] 191 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 715 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 829 72
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4] 284 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI70LM1 798 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[14] 138 21
set_location Controler_0/ADI_SPI_0/counter[7] 595 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 967 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 724 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 916 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 923 43
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 808 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 668 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[88] 57 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[18] 131 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1322 124
set_location Controler_0/Reset_Controler_0/un9_write_signal 646 63
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[8] 737 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv_0[31] 842 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 872 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 760 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1243 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 881 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 937 115
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim_1 583 5
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 692 52
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[0] 351 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 896 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 813 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 764 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1456 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 664 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 748 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 951 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 911 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 800 79
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 782 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[21] 338 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o 168 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 941 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 752 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 705 171
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 656 45
set_location Controler_0/ADI_SPI_1/addr_counter[13] 722 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 966 85
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_1[0] 717 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 877 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 908 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 609 19
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 997 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 826 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_32 373 15
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[14] 254 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 723 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1287 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 662 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 805 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1218 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 815 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 796 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 698 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 877 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 694 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 828 72
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 675 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 921 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 618 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 723 124
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 663 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1 104 15
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[9] 299 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1_RNIE5J62 231 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 633 25
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 686 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 813 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[52] 121 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 787 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_106 155 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 652 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 842 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 885 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[2] 204 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 668 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[183] 98 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_2_1_1 107 9
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 793 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 660 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1281 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1550 42
set_location Controler_0/Answer_Encoder_0/periph_data[4] 699 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[57] 164 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 933 115
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 637 69
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 655 45
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[0] 282 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[115] 256 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[38] 390 7
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 625 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 898 64
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 618 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1049 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[59] 161 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1044 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 800 24
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 886 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1236 138
set_location Controler_0/ADI_SPI_1/addr_counter[29] 738 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 643 61
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 683 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[141] 116 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1028 172
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[32] 328 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[9] 26 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1241 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 712 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1322 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1246 255
set_location ident_coreinst/IICE_INST/mdiclink_reg[165] 134 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 293 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1248 127
set_location ident_coreinst/IICE_INST/mdiclink_reg[122] 100 10
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 724 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 832 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 687 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[11] 735 33
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 953 180
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[5] 700 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[97] 164 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[2] 882 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 744 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1] 219 46
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 783 18
set_location Controler_0/ADI_SPI_0/addr_counter[3] 640 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_2 326 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[5] 46 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 791 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 686 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 901 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 848 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 744 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 750 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[62] 83 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1_0 50 6
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 667 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 749 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 613 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[145] 77 10
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 841 52
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 784 21
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 620 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 812 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[50] 160 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 830 52
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 788 25
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[0] 332 25
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 768 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2_1_1 21 24
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1126 165
set_location UART_Protocol_0/mko_0/counter[6] 478 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[153] 107 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 796 76
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[5] 352 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 942 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 922 43
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 691 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[2] 287 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 872 69
set_location UART_Protocol_1/mko_0/counter[15] 735 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_101 67 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 974 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 793 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_2_1_1_1 200 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 706 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 875 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[19] 698 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[16] 90 22
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[6] 711 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 816 42
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 560 16
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_5 355 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[110] 206 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[2] 286 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[125] 156 31
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 528 16
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 595 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 943 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[0] 365 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[254] 23 37
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 695 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 842 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[160] 75 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 729 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1262 145
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[10] 256 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 871 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 697 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 766 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 648 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 703 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b6_BATJwN_4 182 24
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 685 54
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 375 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_i_o4[10] 746 9
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b_1_sqmuxa_0_a2_0_a4 742 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 934 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 613 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[152] 78 10
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 873 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[13] 736 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 893 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1195 171
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 614 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[100] 123 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 702 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 762 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 767 145
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 592 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[163] 120 33
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1015 181
set_location ident_coreinst/FTDI_INST/mdiclink_reg[26] 388 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[11] 272 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 924 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[14] 718 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 675 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 630 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1_1 689 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 858 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_RNI9B9H2 200 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1301 192
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[27] 112 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 892 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1236 175
set_location Controler_0/Command_Decoder_0/decode_vector[7] 762 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 661 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[142] 291 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[15] 342 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[11] 375 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 875 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 634 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 964 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[132] 189 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1_0 103 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 790 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1358 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[101] 127 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[18] 834 7
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRUPD 603 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 832 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 850 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 799 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 721 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b6_BATJwN_4 92 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[64] 142 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 760 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs[8] 210 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 863 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 854 34
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 893 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 941 69
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 620 22
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[15] 429 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 842 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 688 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1_0 28 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1268 255
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 755 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 907 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 882 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 724 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 650 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 724 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 670 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 662 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 938 78
set_location ident_coreinst/FTDI_INST/mdiclink_reg[24] 387 10
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 942 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1_0_RNI12G92 36 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[23] 729 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 590 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1314 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 747 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 567 16
set_location Controler_0/ADI_SPI_0/addr_counter[18] 655 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[175] 101 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 877 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[408] 28 25
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1_1 417 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1237 172
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[180] 219 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[45] 387 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 857 67
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[156] 101 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[376] 233 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 699 18
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 835 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1 145 33
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 706 52
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[20] 401 21
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 736 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1 232 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 868 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 1044 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 643 24
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[14] 400 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1_0 69 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[124] 250 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 949 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 742 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 747 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 818 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[90] 318 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 919 64
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[45] 329 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[12] 870 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2_1_1 107 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1259 130
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 767 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 853 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1254 130
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1896 240
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 966 46
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 750 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1_0 180 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 770 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1028 171
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 601 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1_0 173 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 947 61
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNO[5] 780 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b6_BATJwN_4 184 36
set_location ident_coreinst/FTDI_INST/mdiclink_reg[20] 327 7
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 809 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[2] 403 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 850 67
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 654 45
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 955 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[333] 251 37
set_location Controler_0/gpio_controler_0/Outputs[11] 644 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 860 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[134] 64 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[0] 90 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 750 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[110] 223 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 692 84
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 913 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d 282 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b6_BATJwN_4 178 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 817 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 575 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[152] 77 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 695 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 675 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 848 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 787 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 854 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 953 46
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 617 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b6_BATJwN_4 233 27
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 726 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[19] 42 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 743 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 746 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_5_0 659 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[40] 173 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 850 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_fast 172 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[56] 198 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 940 52
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 918 69
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 746 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1 85 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 909 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[31] 719 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17] 233 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 840 37
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 636 78
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 781 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 1033 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1097 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[413] 37 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 843 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1 173 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 953 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[11] 858 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 980 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1050 136
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 946 46
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[10] 880 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 675 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 644 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 937 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 706 64
set_location ident_coreinst/IICE_INST/mdiclink_reg[70] 260 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[37] 155 28
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1121 166
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 812 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 923 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[238] 56 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 662 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 914 315
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[115] 225 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[157] 165 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 678 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1308 171
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 881 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[161] 144 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 882 150
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 699 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 774 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[24] 309 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 882 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 751 27
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 612 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 716 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o3 748 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 648 27
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 692 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1_0 250 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 846 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs36 306 24
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 784 61
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[13] 411 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 753 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1355 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[16] 294 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[148] 152 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 819 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 896 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[22] 767 10
set_location Controler_0/ADI_SPI_0/data_counter[4] 605 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b6_BATJwN_4 265 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[3] 925 51
set_location Controler_0/Answer_Encoder_0/periph_data[5] 696 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_6 174 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5 76 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 618 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 997 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d_r 282 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 652 54
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 591 72
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[11] 853 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 836 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[168] 185 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[47] 35 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[13] 878 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[9] 47 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1559 174
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1125 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[131] 44 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 591 28
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 602 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[10] 644 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 711 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[33] 706 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_3 226 42
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 825 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[32] 305 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1245 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 801 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 804 64
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[5] 358 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 728 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 696 172
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[30] 443 19
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 759 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 641 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[121] 163 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[4] 383 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b6_BATJwN_4 182 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 885 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 915 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[8] 294 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 620 31
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 610 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 904 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 937 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 614 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNI41V66[0] 217 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1944 336
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[37] 160 28
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 619 55
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[22] 366 25
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_0 634 60
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 627 49
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 764 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs36_1 305 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 955 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 843 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 829 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 802 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[184] 211 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 856 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1312 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 832 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[2] 272 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2_1_1_1 45 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 852 66
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 880 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[246] 16 34
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0] 355 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[13] 382 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 771 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 654 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 925 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1050 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIB57O3[1] 600 81
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 770 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1279 142
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 612 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[1] 283 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 733 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1013 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 949 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 606 30
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 723 49
set_location Controler_0/ADI_SPI_0/counter[6] 594 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 867 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[519] 177 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_99 176 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 876 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1625 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[115] 221 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 845 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 799 42
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 602 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 926 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[189] 189 16
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 694 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_2_1_1_1 52 6
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 613 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[210] 78 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 752 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 888 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1288 118
set_location ident_coreinst/IICE_INST/mdiclink_reg[24] 149 34
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 681 73
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 789 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 782 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 933 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[75] 76 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[29] 135 22
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 788 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 652 27
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 899 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1196 210
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 738 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 846 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[25] 114 25
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 678 45
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 758 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 643 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv[31] 762 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 848 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[105] 116 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1790 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[77] 54 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[513] 193 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[314] 167 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[7] 340 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 779 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2198 174
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UTDI 302 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 653 27
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[11] 293 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b6_BATJwN_4 60 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_2_1_1_1 56 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 613 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2_1_1 92 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 700 126
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[20] 290 15
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[9] 953 54
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 745 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[79] 87 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 739 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 968 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[113] 305 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 726 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[396] 46 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[22] 114 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[164] 83 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[429] 64 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[127] 202 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 844 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1309 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 954 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 926 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 638 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b9_v_mzCDYXs_1_sqmuxa_i_0 382 6
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 658 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b6_BATJwN_4 38 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1 26 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 818 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[60] 139 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 739 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b6_BATJwN_4 27 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[129] 37 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 770 127
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[4] 738 6
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 847 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1207 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 814 28
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1_1 420 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 746 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 656 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 717 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 807 48
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[26] 327 28
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[7] 248 28
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 757 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2_1_1 246 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 953 52
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw 504 2
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv[31] 881 6
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 717 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_9 70 30
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1 410 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 792 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1301 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1203 145
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1264 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 423 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1_RNIIDRH2 75 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 945 52
set_location Controler_0/REGISTERS_0/state_reg[2] 745 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1_0 72 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[8] 318 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[476] 107 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 750 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 860 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[4] 283 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_i_a2[13] 632 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 756 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1_0 62 18
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[7] 381 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[453] 75 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 886 52
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 740 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1048 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[45] 111 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 788 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[50] 383 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 757 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 675 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 664 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1206 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 902 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1151 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1_RNI0Q7J2 188 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 771 61
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_0 331 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 837 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1279 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[159] 118 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 836 76
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 730 49
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2_RNI1QSO[4] 503 150
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 873 16
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 658 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[3] 650 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1314 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 797 336
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[12] 17 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 860 70
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[3] 654 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1277 309
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 725 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 981 180
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 701 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 721 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 743 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 854 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 750 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv[31] 876 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[37] 125 9
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 942 172
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1020 181
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i[0] 371 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv_0[31] 848 9
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[6] 639 57
set_location Controler_0/ADI_SPI_0/sdio_1 639 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[98] 55 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 769 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 973 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1317 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 775 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_2_1_1 187 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 848 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b6_BATJwN_4 155 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 573 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 723 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[78] 155 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 948 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 815 76
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 681 49
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1150 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[46] 184 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 670 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1274 142
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0_RNO[5] 372 33
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_1[6] 754 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 869 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 830 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[6] 15 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 967 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 781 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1 183 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1221 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_1 215 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 748 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 728 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 737 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 717 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[12] 376 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 671 172
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[82] 24 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[12] 40 16
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 740 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 646 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 844 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 690 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1_0 208 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 927 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 724 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[73] 117 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 693 103
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[20] 329 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 701 27
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 848 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1242 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1555 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 945 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 828 61
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[20] 337 7
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 687 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1_RNIUC782 168 39
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[36] 301 10
set_location ident_coreinst/FTDI_INST/mdiclink_reg[15] 301 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1639 234
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[172] 133 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 710 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b6_BATJwN_4 204 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 842 66
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 823 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1_0_RNISKKN2 101 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 887 58
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[27] 332 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 699 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 666 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 888 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 683 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 799 70
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[7] 357 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b6_BATJwN_4 33 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 776 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1003 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1168 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 894 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[11] 272 18
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b12_voSc3_gmasbb_RNO 365 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[37] 389 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[136] 83 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1280 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 592 10
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 765 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 804 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 805 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1907 267
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 729 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 665 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 779 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 51 70
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 752 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 761 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 859 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 679 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1241 192
set_location ident_coreinst/IICE_INST/mdiclink_reg[128] 222 16
set_location Controler_0/ADI_SPI_0/addr_counter[1] 638 43
set_location Controler_0/Command_Decoder_0/state_reg[6] 756 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 852 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 878 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1_0 186 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 775 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 864 69
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[10] 374 4
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 845 67
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[166] 295 46
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 693 45
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIS0G01[20] 925 48
set_location ident_coreinst/IICE_INST/mdiclink_reg[73] 246 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[5] 356 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[129] 52 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 950 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1 186 27
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 680 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1163 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[110] 115 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[250] 26 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 769 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1010 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1205 150
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 996 181
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 365 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 978 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 695 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 931 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 788 126
set_location Controler_0/ADI_SPI_0/addr_counter[30] 667 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 626 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 874 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 733 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1_0 82 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[44] 181 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 885 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1_0 60 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[19] 371 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[407] 27 25
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 594 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 828 73
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1 437 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[7] 373 4
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[0] 309 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1_0 72 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1_RNITSJF2 199 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 998 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1231 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[354] 254 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc1 384 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 40 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 798 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 792 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 859 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 924 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 755 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 670 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[16] 337 34
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 784 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[469] 102 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 757 57
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a2 364 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF6TP2[12] 626 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[33] 166 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2_1_1_1 228 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[167] 205 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[378] 239 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 786 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 703 58
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 758 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1536 123
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 756 45
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 641 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 873 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_2_1_1 41 36
set_location ident_coreinst/FTDI_INST/mdiclink_reg[5] 418 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[179] 141 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1249 127
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[1] 374 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2_1_1_1 233 36
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 786 69
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 839 63
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 694 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[24] 121 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 651 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 756 27
set_location ident_coreinst/IICE_INST/mdiclink_reg[152] 209 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 931 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 752 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 727 79
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[0] 354 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[45] 178 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 880 76
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1203 193
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 684 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 900 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4[107] 138 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 853 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[46] 109 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 963 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 841 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 615 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 782 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 882 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 693 18
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 912 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[7] 631 48
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[6] 680 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 788 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[5] 356 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1283 199
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRCAP 340 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[179] 134 37
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[8] 713 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1289 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[72] 58 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2_1_1 83 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[174] 236 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1535 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1_1 159 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_167 106 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 677 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv[31] 884 9
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 898 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[171] 280 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 774 76
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 776 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 722 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 888 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[184] 207 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[10] 396 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1153 154
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[2] 377 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 701 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[28] 117 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 841 70
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 778 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[45] 187 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1_RNI1OBE2 39 21
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 666 75
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 675 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 702 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 922 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 841 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 697 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[161] 148 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 801 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[188] 89 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 597 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 603 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[496] 112 34
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[18] 933 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 601 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 865 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 941 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1542 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv[31] 847 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1243 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 836 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1000 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_2_1_1 213 18
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[19] 396 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[8] 368 15
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 674 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_4 97 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 621 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b6_BATJwN_4 14 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[188] 228 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[70] 77 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[6] 647 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 661 64
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1121 168
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 665 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 696 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[49] 179 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 645 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[49] 168 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 689 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 771 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 683 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[30] 134 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[11] 265 19
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1 422 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1012 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_2_1_1_1 231 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1257 91
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[32] 172 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 993 106
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 957 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1635 123
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 951 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 851 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_2_1_1 37 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[108] 205 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1209 145
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[4] 402 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1285 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_0_i_a4_i[0] 858 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 723 16
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 651 78
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[1] 379 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 699 84
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[5] 374 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[84] 40 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2[9] 283 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 53 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 948 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_1 142 30
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1000 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 840 27
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 761 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 870 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1 125 18
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[7] 362 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 753 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[175] 287 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[117] 121 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 921 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 742 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 787 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 865 69
set_location Controler_0/Command_Decoder_0/cmd_CDb 776 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1175 145
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 766 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[141] 79 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1_RNISERL2 51 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[286] 190 37
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 678 52
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[30] 365 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2117 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 662 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 702 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_2_1_1_1 213 30
set_location Controler_0/ADI_SPI_0/addr_counter[23] 660 43
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 698 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 608 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[0] 49 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[67] 26 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 798 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 944 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[119] 218 31
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[13] 252 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[70] 86 22
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 775 48
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 785 25
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[12] 719 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1249 126
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 880 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1813 202
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 667 57
set_location Controler_0/ADI_SPI_1/data_counter[8] 705 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 762 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d_r 278 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1275 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[79] 52 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 806 175
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[34] 304 9
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 78 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1212 246
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b6_BATJwN_4 211 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 866 142
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 940 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 875 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 758 37
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 748 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1282 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 701 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 735 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 942 63
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[32] 315 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[23] 301 30
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 611 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[103] 230 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 645 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 782 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 909 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[134] 69 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 885 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 694 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[17] 704 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 678 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 785 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 857 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 803 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 625 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[84] 36 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 856 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 912 55
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 600 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 647 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 710 22
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 804 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_11 211 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 641 175
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[45] 388 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[428] 60 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 851 97
set_location ident_coreinst/IICE_INST/mdiclink_reg[50] 30 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 967 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[346] 267 31
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[1] 765 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157 98 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[70] 33 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[138] 71 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 716 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 660 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 764 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 870 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 855 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 922 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[24] 305 28
set_location Controler_0/ADI_SPI_1/data_counter[31] 728 46
set_location Controler_0/ADI_SPI_0/data_counter[9] 610 46
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[9] 738 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 664 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 617 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[31] 139 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 880 69
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI8DG01[26] 918 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 877 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b6_BATJwN_4 106 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 643 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 821 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 950 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 742 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[57] 141 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[175] 132 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[3] 400 21
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 693 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 888 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1238 118
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[6] 1036 127
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[3] 1033 127
set_location ident_coreinst/IICE_INST/mdiclink_reg[8] 169 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[182] 213 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 673 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 687 25
set_location Controler_0/ADI_SPI_1/data_counter[29] 726 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[43] 172 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[475] 98 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1_0 243 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[94] 161 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 781 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 950 51
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 789 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[93] 106 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1189 210
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 589 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1277 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 1071 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 846 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_2_1_1_1 143 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[8] 375 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[29] 850 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[1] 285 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 855 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 844 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 722 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 822 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 822 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[398] 19 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 942 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 943 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 679 21
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRSH 339 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 1070 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 70 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1242 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 685 85
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 758 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 867 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1236 256
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 729 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 589 10
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[17] 292 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[2] 289 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1287 153
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 849 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 848 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 695 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4] 292 28
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 640 78
set_location ident_coreinst/IICE_INST/mdiclink_reg[27] 109 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 874 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 809 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1636 123
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 777 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[17] 343 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1166 145
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[4] 606 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 870 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 738 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1 84 33
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 625 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 699 52
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[5] 672 48
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1 434 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_10 176 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 774 43
set_location Controler_0/ADI_SPI_0/data_counter[3] 604 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 875 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4 148 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[27] 847 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 968 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[120] 127 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 634 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[2] 377 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 827 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[194] 91 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[128] 56 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1054 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 649 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 709 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b6_BATJwN_4 189 18
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 624 78
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[2] 306 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 682 106
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 604 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 657 88
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 762 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2_1_1 183 42
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[35] 409 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[31] 155 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1 35 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[1] 279 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1302 193
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[82] 279 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 692 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 655 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 840 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 624 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[98] 104 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[372] 247 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 676 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 708 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[1] 628 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[20] 127 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 632 282
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2_1_1_1 40 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 657 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1255 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 733 19
set_location Controler_0/Command_Decoder_0/counter[5] 722 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1334 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1318 157
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 650 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 773 97
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[5] 672 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[103] 115 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 686 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b6_BATJwN_4 212 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 853 21
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6BG01[25] 943 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 814 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 556 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[132] 51 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 832 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 767 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 948 55
set_location Controler_0/ADI_SPI_0/data_counter[7] 608 46
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 721 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 692 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 734 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 769 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 808 70
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1_1 421 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 663 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[12] 255 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDP11[4] 1007 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1241 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5] 227 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 871 66
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[40] 246 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 749 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 780 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 620 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[99] 30 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[4] 348 31
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 678 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 873 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1291 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[53] 211 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_1 636 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1316 171
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 846 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 963 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1251 126
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 695 45
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 704 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 666 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 688 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 837 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 955 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[123] 188 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[73] 119 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 922 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1 137 24
set_location Controler_0/Command_Decoder_0/counter[4] 721 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv_0[31] 864 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 650 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIA3NJ[10] 271 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2214 213
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[49] 110 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[169] 74 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 955 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 951 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1313 115
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 669 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1 60 27
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 895 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[468] 104 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 598 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 779 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[146] 75 10
set_location ident_coreinst/FTDI_INST/mdiclink_reg[40] 420 22
set_location Controler_0/ADI_SPI_1/counter[1] 673 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 820 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 662 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[185] 218 22
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[2] 781 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 761 27
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 616 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 842 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1534 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[90] 16 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 693 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1213 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 653 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 954 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 928 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIETO11[0] 985 90
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[0] 639 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_5 220 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 794 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 694 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 674 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 858 66
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1238 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 763 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 832 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 814 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1381 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[113] 114 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[8] 387 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 871 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 769 61
set_location ident_coreinst/IICE_INST/mdiclink_reg[124] 106 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1_0 144 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[63] 27 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1053 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 716 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 771 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 728 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 841 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[127] 39 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 854 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[46] 176 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 918 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 603 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1_0 71 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1_0_RNIC8OM2 16 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 666 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 647 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 643 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 821 61
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o 439 21
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 780 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 698 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 781 45
set_location Controler_0/ADI_SPI_0/addr_counter[2] 639 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1046 118
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[5] 958 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[3] 751 9
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 943 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[14] 878 10
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 830 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 820 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b6_BATJwN_4 245 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 863 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[192] 231 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 691 85
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_m3 389 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 942 42
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 785 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1_0 35 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[29] 166 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 722 124
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[5] 1035 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 638 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1240 192
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 693 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1235 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 753 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[120] 302 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 700 78
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[18] 328 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 878 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 804 228
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[495] 111 34
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[17] 327 19
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 683 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2_1_1_1 160 39
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1016 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1_1 153 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b6_BATJwN_4 35 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 880 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[20] 942 45
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1029 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1292 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2 260 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 803 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 645 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[446] 70 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 655 57
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 645 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 957 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[80] 93 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 845 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1327 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 660 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 697 172
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 746 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 657 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 991 184
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_RNIJ9IS6 362 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2_1_1 179 36
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 804 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1004 91
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 588 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 622 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[93] 97 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[21] 443 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 877 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 870 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1 165 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_1 304 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_2_1_1_1 108 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 833 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 739 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 875 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 733 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[127] 301 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 639 24
set_location Controler_0/ADI_SPI_1/data_counter[19] 716 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_2_1_1 84 15
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[1] 886 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 758 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 881 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 657 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 878 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1278 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2_1_1 154 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1295 151
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[6] 348 33
set_location Controler_0/gpio_controler_0/read_data_frame[12] 630 76
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[12] 366 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[90] 163 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 815 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[3] 296 28
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 632 42
set_location ident_coreinst/IICE_INST/mdiclink_reg[117] 81 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIN92P2[7] 604 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1 239 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 596 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 702 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[161] 78 30
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[21] 247 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 703 61
set_location ident_coreinst/IICE_INST/mdiclink_reg[7] 178 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[53] 37 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 888 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 918 315
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1171 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[148] 296 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[0] 168 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1_0 47 21
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1031 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 709 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 680 27
set_location ident_coreinst/FTDI_INST/mdiclink_reg[1] 387 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[138] 82 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 656 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[26] 111 9
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRUPD 602 57
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[3] 357 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[151] 92 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 936 57
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 912 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[392] 29 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 617 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b6_BATJwN_4 191 36
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 606 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[439] 56 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 649 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 947 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 697 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 840 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[137] 183 25
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 646 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2_1_1 63 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 768 127
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1140 174
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 736 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert 775 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_2_1_1 199 15
set_location Controler_0/Command_Decoder_0/counter[18] 735 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[13] 665 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[75] 102 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 836 73
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv[0] 373 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1309 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 647 31
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 678 55
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[4] 677 48
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[39] 389 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 896 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[7] 321 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 635 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 745 82
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[12] 379 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 934 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1239 255
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[15] 22 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 813 61
set_location ident_coreinst/IICE_INST/mdiclink_reg[158] 163 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 649 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1019 183
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[15] 296 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 725 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 942 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 735 18
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 824 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 967 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[7] 304 22
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 820 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[162] 294 46
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 676 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[65] 270 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[3] 396 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 774 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 57 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[517] 168 34
set_location Controler_0/Answer_Encoder_0/state_reg[4] 747 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[24] 331 31
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[4] 709 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 739 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 957 46
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 757 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[159] 293 46
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 744 45
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 777 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 769 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 799 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[21] 939 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 866 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 868 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[386] 26 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 882 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 781 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 894 64
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 659 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 877 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1230 183
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 751 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 917 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 909 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1164 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[9] 288 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1398 175
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 679 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 774 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 701 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[1] 360 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 693 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/src_ack 285 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 842 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 656 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1233 198
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[28] 314 16
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 782 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2190 96
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 610 21
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1123 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[427] 62 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 985 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 648 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[25] 134 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 815 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1289 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 730 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 690 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1097 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 829 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 640 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL16 277 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 822 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1_RNI41KH2 23 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 954 51
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[0] 241 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1_RNIPS0G3 44 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1239 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1218 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[72] 61 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13] 223 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[3] 595 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 753 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[348] 266 31
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 685 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 740 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 729 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 858 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[145] 192 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[0] 274 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[52] 267 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2_1_1_1 257 36
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 676 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i_RNIRFRCH[0] 256 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1155 145
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[23] 116 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[22] 289 15
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 630 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1248 129
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 781 79
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_6_RNIBOAU5 364 3
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[168] 152 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1216 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 798 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 867 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 735 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[72] 108 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1_0_RNILDCA2 95 15
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 764 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 736 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 928 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1215 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1240 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 630 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1238 136
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 638 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 634 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 697 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 857 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 968 48
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 611 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1558 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[17] 866 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 667 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 810 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[151] 131 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIATCE1[6] 733 48
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 791 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 612 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 711 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY_RNO 303 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[144] 187 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[120] 246 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 872 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 610 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 715 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[15] 340 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 848 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_2_1_1_1 115 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 856 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 803 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 666 54
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[37] 155 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 745 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 938 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 878 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[56] 211 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[89] 317 37
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[10] 353 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[88] 15 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1 32 6
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 634 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 705 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[9] 381 31
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 817 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 640 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1266 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1244 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 831 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 758 79
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 925 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 873 58
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 698 48
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[10] 927 48
set_location Controler_0/ADI_SPI_1/addr_counter[21] 730 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 953 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 859 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 788 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1556 175
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 757 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 951 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 889 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 725 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 785 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 810 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 883 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x[1] 251 22
set_location UART_Protocol_1/mko_0/counter[1] 721 73
set_location ident_coreinst/FTDI_INST/mdiclink_reg[11] 300 16
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 644 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[123] 38 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1201 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[75] 269 37
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 686 54
set_location ident_coreinst/IICE_INST/mdiclink_reg[79] 178 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 654 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 953 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 765 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[35] 245 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[34] 412 19
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 689 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 876 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 301 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1_0 222 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 890 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[9] 860 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 966 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2_1_1 82 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 853 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 822 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[88] 157 22
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[13] 291 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 920 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[55] 159 9
set_location Controler_0/ADI_SPI_0/data_counter[2] 603 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 866 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[48] 189 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b6_BATJwN_4 226 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1_RNI1F542 233 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 724 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 747 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 709 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 607 30
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[3] 636 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b6_BATJwN_4 190 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 936 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 900 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3[1] 281 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 726 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1216 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[5] 258 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1_0 61 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 969 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 962 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 949 45
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[5] 405 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1526 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 870 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b6_BATJwN_4 106 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[12] 654 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[277] 65 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[2] 867 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 751 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 664 57
set_location ident_coreinst/IICE_INST/mdiclink_reg[177] 41 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 663 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 872 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 653 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[25] 128 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 730 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 687 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1346 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 686 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b6_BATJwN_4 90 9
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 700 58
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[6] 247 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 721 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 699 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 723 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 796 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 512 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 908 115
set_location Controler_0/Answer_Encoder_0/state_reg[2] 752 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 813 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 931 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1 190 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 911 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1_0_RNILLKF2 235 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_0[4] 274 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[100] 27 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 604 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[180] 253 46
set_location Controler_0/ADI_SPI_1/counter[5] 686 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 841 22
set_location Controler_0/ADI_SPI_1/addr_counter[14] 723 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0_RNIBUQH1 393 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[29] 151 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[26] 336 7
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 663 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 709 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 717 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[123] 194 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 920 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1 42 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 889 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 881 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 780 63
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[4] 363 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 889 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 339 19
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 922 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 766 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_0 691 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[38] 65 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 714 58
set_location Controler_0/Command_Decoder_0/cmd_data_RNIGJ4S2[15] 627 81
set_location Controler_0/ADI_SPI_0/state_reg[3] 637 46
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[10] 273 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 261 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv_0[31] 876 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 910 82
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 658 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 638 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 936 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 763 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[97] 137 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[7] 16 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[187] 230 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1172 150
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 889 42
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 673 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[467] 107 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[40] 189 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_104 122 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 661 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 627 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[4] 249 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1322 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 953 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[85] 44 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 963 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 769 127
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_1 341 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_0 140 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 906 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 820 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO 278 21
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 783 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 620 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1194 210
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 808 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[36] 124 10
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 944 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 995 180
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 641 79
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[2] 339 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 971 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11] 224 46
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1118 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 766 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 625 21
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_2_RNI7OAU5 374 6
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIHC4R1[2] 772 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[131] 82 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 670 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[108] 221 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1025 115
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[12] 696 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1_0_RNIAC6H2 102 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[445] 68 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 842 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 711 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1281 199
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 784 25
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 718 58
set_location ident_coreinst/IICE_INST/b20_i2WM2X_F8tsl_Ae1cdJ4 168 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_5 371 3
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1_0 175 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1006 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[121] 163 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 942 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[21] 132 25
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_2[0] 757 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 834 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_4 212 36
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 670 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 722 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1286 142
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 961 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[486] 185 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[154] 291 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 914 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 687 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 733 55
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 674 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 790 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_2_1_1 50 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1197 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1566 315
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 674 28
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[6] 1059 124
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[3] 1056 124
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1162 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[115] 205 31
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0[3] 892 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 861 76
set_location ident_coreinst/IICE_INST/mdiclink_reg[112] 143 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b6_BATJwN_4 91 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 792 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 797 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1 106 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 762 90
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_1 626 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 661 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 810 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1_1 170 33
set_location Controler_0/gpio_controler_0/Outputs[5] 602 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 730 16
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 761 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 648 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1200 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 841 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[36] 124 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[8] 204 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 781 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 945 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 747 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1202 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 854 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1206 192
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1156 172
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[2] 618 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 992 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1228 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 860 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 872 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[97] 132 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[206] 83 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 805 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 727 127
set_location Controler_0/Reset_Controler_0/state_reg[5] 693 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKSCN[6] 680 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_174 147 24
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[22] 331 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 701 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN 739 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 673 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1_RNI8DB52 180 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[35] 400 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 694 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[471] 99 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[85] 44 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 818 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 82 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 877 57
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[39] 393 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[23] 126 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 748 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[34] 129 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1033 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[14] 138 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[42] 168 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[41] 123 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1626 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 947 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1288 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[438] 57 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 708 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 866 24
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[6] 241 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 707 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[377] 232 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[2] 370 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[342] 273 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 832 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 722 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 624 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 913 64
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 615 82
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 902 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[1] 399 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1_0_RNINOKL3 142 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1 188 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[89] 91 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 960 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 883 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_2_1_1 177 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 834 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[109] 210 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 629 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 998 180
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 620 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 555 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 645 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2_1_1_1 90 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2_RNI0AIF1[13] 257 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 811 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 847 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 639 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1213 154
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1_1 425 18
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 775 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 811 30
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 782 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1034 96
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 966 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 745 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 851 51
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_obT_wvW 360 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 942 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_2_1_1_1 190 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 647 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/memre_i_o2 955 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 841 45
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 827 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1 177 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[148] 74 10
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 806 57
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[40] 387 7
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 661 51
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 777 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1 163 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[4] 290 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 704 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 839 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[42] 389 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_2_1_1 221 27
set_location ident_coreinst/IICE_INST/mdiclink_reg[9] 177 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 656 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1_0_RNIOT7P3 44 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 649 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[31] 832 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 658 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 666 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 879 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 852 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 808 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 762 30
set_location I_1/U0_RGB1 580 41
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc 216 42
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 821 78
set_location Controler_0/Command_Decoder_0/counter[10] 727 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 844 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[297] 174 40
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[25] 941 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1338 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1349 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 989 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1310 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 661 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1308 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[163] 207 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 850 54
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 647 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 914 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 889 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 743 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[9] 353 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv[31] 883 9
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 828 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1 110 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1160 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1_RNIBTUB2 196 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1938 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1 136 15
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[4] 678 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 834 75
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 633 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[54] 128 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 797 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1202 228
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[5] 659 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 781 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[190] 186 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[106] 164 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_102 55 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 811 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 608 79
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 608 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 759 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[179] 85 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 764 22
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 785 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1236 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[59] 269 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[154] 159 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1328 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 664 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 727 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 952 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 779 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 659 34
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[28] 303 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 994 109
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[13] 15 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[6] 373 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1515 288
set_location I_1_CLK_GATING_AND2 73 3
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 691 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 786 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 755 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIDDJ32[3] 688 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce[9] 255 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_131 205 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 881 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 752 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 793 25
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 760 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[388] 30 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 505 97
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[4] 348 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[102] 90 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[108] 205 33
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 809 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[106] 113 42
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 634 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 762 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 716 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 652 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1060 145
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 919 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_2_1_1 68 36
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 604 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 690 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 630 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_2_1_1 179 15
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 834 61
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 788 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1297 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_11 255 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 804 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[102] 173 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_23 385 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 655 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[3] 841 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[136] 292 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 884 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 795 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[9] 860 10
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 637 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 609 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1246 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 748 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 686 18
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 951 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 683 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[83] 38 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 670 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1007 180
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 763 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 846 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[125] 165 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[2] 14 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[163] 74 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 765 43
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1034 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[184] 102 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 831 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 616 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1565 132
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 851 37
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 819 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 674 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 720 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 707 55
set_location Controler_0/gpio_controler_0/Outputs[0] 607 82
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 939 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 855 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[104] 117 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 815 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 684 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 768 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 376 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 831 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[155] 203 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[49] 180 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 689 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 831 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b6_BATJwN_4 86 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_172 132 21
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 946 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 894 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[14] 363 10
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[18] 242 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv_0[31] 836 6
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 807 55
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[12] 375 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 809 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1_0_RNIEBFO2 101 9
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1407 103
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1145 171
set_location Controler_0/ADI_SPI_1/addr_counter[25] 734 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b6_BATJwN_4 43 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[28] 403 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 660 27
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[5] 1058 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[158] 96 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1241 255
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 842 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 936 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 802 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 721 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1171 175
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 774 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1 40 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 850 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[129] 58 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 792 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 599 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 917 261
set_location Controler_0/ADI_SPI_1/data_counter[20] 717 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 784 43
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[7] 349 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1312 261
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 626 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 620 30
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[0] 791 70
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 818 72
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[10] 710 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[108] 112 42
set_location ident_coreinst/IICE_INST/mdiclink_reg[172] 103 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 958 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1_0 102 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[87] 86 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP 874 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 864 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1_0 20 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_9 242 33
set_location UART_Protocol_0/INV_0 806 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 738 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 787 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 829 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 594 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 888 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 813 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 918 264
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 858 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 763 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[491] 162 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 616 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[27] 310 10
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 925 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 765 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 748 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 660 28
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[6] 297 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 2258 213
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[171] 84 42
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[0] 374 33
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 717 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[183] 215 22
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 781 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1231 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1293 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1218 117
set_location UART_Protocol_1/mko_0/counter[25] 745 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[32] 152 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 780 45
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 678 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 772 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1798 96
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[37] 414 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 768 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1204 144
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 604 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1227 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 841 63
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_2_0 330 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[1] 266 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[397] 41 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[23] 337 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1309 157
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 744 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[7] 394 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 723 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 970 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 626 57
set_location ident_coreinst/IICE_INST/mdiclink_reg[42] 61 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 847 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1_RNITRR42 201 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 858 67
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 820 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 690 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 925 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 911 58
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1 427 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 2094 201
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 932 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1243 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 867 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[63] 82 16
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[4] 396 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 781 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 834 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 820 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 937 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 842 63
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1 443 18
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 630 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1245 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1_0 21 9
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab 392 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 627 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 562 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 712 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1 195 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 952 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 669 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1_0 38 9
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 625 73
set_location Controler_0/Reset_Controler_0/state_reg[4] 688 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[83] 165 22
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_3 408 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 772 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE 856 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[28] 838 7
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 785 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 983 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2_1_1 235 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 719 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[3] 323 25
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 776 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 873 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 707 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 935 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 841 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 759 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 878 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[10] 636 60
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 755 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 755 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 747 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 872 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[79] 95 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 606 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0[0] 753 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 834 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[2] 368 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_0 366 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 762 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1027 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 972 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 758 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 640 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 707 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 648 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 955 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 784 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 734 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 766 19
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[1] 322 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[102] 114 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 956 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[485] 180 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 872 64
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1 422 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1353 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 648 57
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 673 46
set_location Controler_0/ADI_SPI_0/addr_counter[24] 661 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[60] 118 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1038 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 873 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 815 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 870 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[133] 60 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[101] 122 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1519 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 706 84
set_location ident_coreinst/IICE_INST/mdiclink_reg[59] 243 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[3] 268 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 708 100
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[45] 329 9
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 682 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 883 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[20] 127 24
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 609 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 682 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 685 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 848 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[33] 42 10
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 628 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[45] 191 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 843 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0[2] 276 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1313 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1291 136
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 579 12
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 588 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[147] 85 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 930 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 1191 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[50] 127 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[8] 375 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1 89 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[18] 358 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 872 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1_0 86 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_15_0 739 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 763 79
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 586 313
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 769 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1151 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 791 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 838 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 60 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[122] 179 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 708 30
set_location Controler_0/gpio_controler_0/un13_write_signal_1115_tz 629 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_0_i_a4[0] 860 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1310 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 770 69
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 689 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[109] 234 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[22] 346 10
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 716 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 602 25
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 692 72
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b10_PfzyLE4_Ft_0_a2_0 320 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2] 223 46
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0] 295 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1226 195
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 948 51
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 806 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 957 115
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 811 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1049 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 733 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 808 42
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 586 340
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[109] 221 34
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 762 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 797 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 808 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[30] 961 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1_0_RNID82D2 80 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[150] 80 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1218 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[61] 132 16
set_location Controler_0/gpio_controler_0/Outputs[10] 642 79
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[5] 338 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 789 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 750 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 718 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_2_1_1 153 9
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1028 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 763 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[7] 357 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[4] 269 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 779 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1_0 26 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[382] 39 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1170 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1212 153
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[11] 242 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541[20] 921 60
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 747 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[137] 81 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 875 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 883 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[42] 331 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 790 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 682 85
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIS8JB2[0] 375 6
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 710 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 760 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1 193 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1316 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 700 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 726 28
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 746 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_20_0_0 735 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[437] 51 31
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 743 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 878 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1559 124
set_location Controler_0/gpio_controler_0/Outputs[1] 600 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 644 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2_1_1_1 181 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[36] 170 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 877 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 674 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1204 150
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 750 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6] 218 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 873 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[306] 179 37
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 577 368
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 693 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 870 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1317 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 836 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1032 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 708 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[92] 93 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[86] 20 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 743 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[145] 79 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[247] 22 34
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 607 18
set_location ident_coreinst/IICE_INST/mdiclink_reg[45] 64 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_110 223 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 748 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 873 46
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 617 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 687 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[129] 74 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_0[0] 750 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2_1_1 230 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 882 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 618 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 883 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[157] 112 31
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 890 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 685 25
set_location Controler_0/ADI_SPI_1/data_counter[10] 707 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 846 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2_1_1 243 36
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[10] 377 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[20] 324 30
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 817 78
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[33] 411 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv_0[31] 759 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 765 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 661 36
set_location Controler_0/gpio_controler_0/read_data_frame_8_5[15] 647 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 726 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 773 46
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 768 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 693 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 679 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[1] 378 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[15] 357 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[140] 111 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1297 192
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 893 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1524 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 678 25
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 931 54
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[4] 245 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 637 174
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[18] 397 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[141] 89 28
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22] 896 60
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[1] 700 54
set_location ident_coreinst/IICE_INST/mdiclink_reg[118] 63 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 782 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 757 37
set_location Controler_0/gpio_controler_0/Outputs_6[8] 637 78
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 720 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 692 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[144] 81 9
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 974 175
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 658 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 703 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1_RNI74OJ2 173 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 686 84
set_location ident_coreinst/FTDI_INST/mdiclink_reg[39] 429 22
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[20] 364 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1233 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 746 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 761 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 780 36
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs_RNIQD7I1[0] 389 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 843 57
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[17] 297 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[36] 165 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1222 145
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 593 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 814 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[175] 110 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 650 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[16] 299 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[4] 380 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 824 42
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 700 48
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 649 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 940 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 790 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1242 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 898 192
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[7] 736 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[4] 627 48
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 675 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[31] 962 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[84] 13 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 921 171
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 702 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 908 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 947 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_9 45 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[39] 159 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 997 106
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0 332 24
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1 438 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[128] 203 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1 42 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1045 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 934 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 710 18
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[10] 240 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[77] 148 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 965 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 663 54
set_location UART_Protocol_1/mko_0/counter[4] 724 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[97] 113 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 926 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[75] 50 9
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un22_i_a3_2[2] 380 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2_1_1_1 29 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 739 16
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[11] 1041 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 733 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[82] 150 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[12] 275 19
set_location Controler_0/Command_Decoder_0/decode_vector[4] 763 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[169] 154 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 678 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[61] 72 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 938 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP 847 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[25] 232 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNISN601 254 21
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 650 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 760 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1 105 9
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 674 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1525 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 765 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1232 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 709 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 689 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 886 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 945 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[36] 165 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 959 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[1] 616 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[125] 235 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 692 81
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 773 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 713 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 775 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1163 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 750 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 747 28
set_location Controler_0/ADI_SPI_1/addr_counter[19] 728 52
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 759 64
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 729 48
set_location Controler_0/Command_Decoder_0/cmd_data_RNIUHD81[15] 662 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 731 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 793 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1_0 129 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 861 64
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 751 48
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[8] 1038 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 836 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 687 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1291 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1_0_RNI08KM2 236 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 782 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 699 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[226] 104 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[21] 700 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[133] 188 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_11 199 36
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 654 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 620 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 803 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 762 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[24] 338 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 727 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_91 102 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[441] 63 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 756 57
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 592 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 630 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1937 42
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 846 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 724 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 637 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 771 127
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 695 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 854 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 827 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv[31] 871 6
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1304 252
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 786 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[67] 26 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 785 144
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 933 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[32] 46 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 950 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[347] 268 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[145] 108 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 796 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 829 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1026 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[96] 201 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 825 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1_RNIG9BI3 120 18
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 819 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[75] 77 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1_0 87 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1254 129
set_location Controler_0/Reset_Controler_0/state_reg[3] 687 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv_0[31] 756 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[112] 118 43
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 808 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 649 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 748 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 807 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 64 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 845 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[46] 28 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 739 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b6_BATJwN_4 157 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[46] 327 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 742 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[168] 278 46
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 661 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[315] 162 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3] 221 46
set_location Controler_0/gpio_controler_0/un3_write_signal_RNIDQ4U1 633 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_24 349 9
set_location ident_coreinst/IICE_INST/b5_nUTGT/b5_iSWcC_i_a3_1 273 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 651 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 700 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 944 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 716 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 796 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 743 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[39] 150 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN21_i 321 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 704 63
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 685 45
set_location Controler_0/ADI_SPI_0/data_counter[1] 602 46
set_location Controler_0/gpio_controler_0/Outputs_6[13] 603 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[10] 379 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 694 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 654 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1005 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 786 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_158 146 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[5] 254 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[23] 731 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 949 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 933 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 910 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 894 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 886 76
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[11] 1052 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIR5U01[12] 653 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 652 172
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 733 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 613 70
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 762 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 777 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1025 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4 378 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 722 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 970 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 838 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 965 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[22] 93 28
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 652 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_2_1_1 209 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 990 184
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 772 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL_RNI7NHO 368 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1_RNILB6E2 198 15
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 703 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 643 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 907 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 691 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 830 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 841 58
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 674 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 698 42
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 591 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2_1_1 44 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1312 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1195 211
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_2_1_1_1 159 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 865 58
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[2] 257 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 855 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1004 175
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[15] 637 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[406] 14 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 745 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 794 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[136] 34 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 662 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 597 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1_1 184 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[71] 62 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1053 127
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[1] 400 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 771 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 624 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 567 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1214 153
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1 440 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[154] 81 31
set_location Communication_Switch_0/DataFifo_RD_u 889 48
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 764 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[3] 59 16
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 971 175
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[5] 356 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[14] 138 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 682 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 550 315
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1165 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 990 106
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 656 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 782 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[165] 80 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 887 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 697 15
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[18] 352 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1 15 9
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 605 18
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 756 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 926 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[11] 642 60
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 651 45
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[27] 404 7
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 692 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 775 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1236 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 697 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[192] 187 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1150 171
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 645 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 605 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 667 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1061 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[132] 291 34
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 612 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 760 27
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[24] 332 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 636 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[96] 105 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 793 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[171] 237 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 595 28
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 746 45
set_location ident_coreinst/IICE_INST/mdiclink_reg[178] 25 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[168] 214 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[3] 281 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[95] 28 42
set_location Controler_0/ADI_SPI_0/data_counter[6] 607 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 776 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 699 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 753 36
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[7] 248 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1243 171
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 657 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b6_BATJwN_4 81 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[10] 38 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 835 76
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 785 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 707 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 732 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[118] 210 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 881 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1294 118
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[3] 244 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 732 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[132] 36 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1242 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b6_BATJwN_4 100 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 730 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1241 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 888 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 931 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 840 22
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 763 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_2_1_1_1 214 18
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 777 45
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv[3] 244 28
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 660 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 770 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1_RNIR9282 207 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 716 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[8] 872 7
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 605 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1_RNI2EPT1 241 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 803 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1_RNI4VKA2 49 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 864 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1_RNI510B2 98 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 946 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1 234 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 755 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_3_RNIG8E11 243 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req_d_RNI2S3F 361 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 912 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[20] 828 7
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[33] 706 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 789 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 648 54
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 977 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 792 69
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[32] 435 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 665 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 902 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b6_BATJwN_4 111 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 851 69
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRCAP 323 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 714 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 926 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 710 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[81] 47 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 875 70
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 752 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 770 64
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[1] 294 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 757 24
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 810 57
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 759 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[153] 290 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 806 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 786 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_4 336 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[266] 46 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 794 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 673 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1_0 188 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 676 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1045 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1026 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 683 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 923 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[116] 304 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 806 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 650 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[47] 140 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_30_0_a3_0_a4 737 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 861 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[7] 879 7
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 633 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 806 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[25] 721 7
set_location Controler_0/gpio_controler_0/Outputs[2] 605 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1540 124
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[6] 786 97
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[3] 783 97
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 628 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 621 69
set_location ident_coreinst/IICE_INST/mdiclink_reg[22] 163 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[104] 130 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b6_BATJwN_4 148 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 770 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 714 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1245 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 869 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 921 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_2_1_1_1 51 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 874 16
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNI1F7A2[1] 390 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 836 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1_RNIFLM52 79 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o 60 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1244 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[98] 112 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 524 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[111] 211 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1238 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 682 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 571 336
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 780 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_9 200 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 879 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[67] 268 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR 730 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[181] 220 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[173] 139 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 81 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 935 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1268 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[82] 43 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 849 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 811 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[147] 73 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1284 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90 281 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 688 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 756 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[287] 168 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[7] 290 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1257 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1559 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1_0 51 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2_1_1 175 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 872 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 721 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 642 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 737 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[18] 45 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 921 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 59 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[355] 262 37
set_location Controler_0/gpio_controler_0/Outputs[6] 608 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 727 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 722 90
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI3U7O3[7] 601 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1312 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[36] 158 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[136] 63 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 692 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[308] 158 40
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 626 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[99] 109 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 910 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1005 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1018 91
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[16] 353 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_2_1_1 193 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1_0_RNI560L2 188 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 775 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1292 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 860 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 618 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1 179 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 624 79
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 679 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 909 57
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 831 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 885 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1 29 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[275] 71 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 753 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1 148 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[141] 290 37
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[2] 313 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 821 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 823 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1 34 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1006 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[273] 64 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 637 30
set_location ident_coreinst/IICE_INST/mdiclink_reg[10] 176 28
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[3] 428 22
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 676 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 960 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 879 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[1] 57 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 686 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1 104 30
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 673 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 849 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1309 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 799 78
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1153 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 688 171
set_location Controler_0/ADI_SPI_1/addr_counter[28] 737 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_RNIE2MG6 255 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 646 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 630 60
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0] 398 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 876 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 688 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1153 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 769 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv_0[31] 721 6
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 702 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[104] 227 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 808 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.un1_b7_PKJa_9u_1_or 218 42
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[2] 391 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1229 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[518] 169 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 926 58
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 825 78
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[83] 38 30
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 650 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[31] 130 10
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 632 60
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[1] 399 21
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a6_0_0[1] 1147 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[149] 93 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 866 15
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[9] 249 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 661 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 850 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1213 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_8 48 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[2] 372 7
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 904 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[170] 277 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[14] 338 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 750 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[1] 278 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 788 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr10 314 24
set_location ident_coreinst/IICE_INST/mdiclink_reg[114] 59 19
set_location Controler_0/Command_Decoder_0/counter[11] 728 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 848 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 804 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 840 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 907 58
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 636 58
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 644 61
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 759 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 900 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 780 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[145] 289 37
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[13] 629 78
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1028 181
set_location ident_coreinst/IICE_INST/mdiclink_reg[139] 186 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 764 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 736 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 782 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 861 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 917 175
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[5] 398 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 674 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 783 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0 378 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1258 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 826 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 793 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 819 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[191] 85 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o3_0_o4[5] 733 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[177] 286 46
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_3_i_m2 312 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[77] 278 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 916 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 689 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/src_ack 277 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[37] 244 43
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[8] 332 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 619 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 720 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1 65 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[110] 224 28
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[2] 331 25
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb[3] 249 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 787 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 864 70
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 621 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_10 91 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_7 174 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 808 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv[31] 765 9
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 984 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1314 115
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[13] 367 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[145] 77 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1223 154
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_4 342 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[124] 166 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[43] 384 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 635 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[109] 124 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 814 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 843 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 847 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 867 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 655 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 764 87
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[6] 703 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2_1_1_1 236 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 744 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 758 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[139] 32 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 969 88
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1018 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 872 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[10] 38 16
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1 427 18
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1128 171
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1015 187
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 897 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1052 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 871 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[481] 152 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1021 169
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[45] 186 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[17] 88 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 784 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 850 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 826 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 790 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 830 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 738 19
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 679 52
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 609 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 791 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 789 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 647 172
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 791 25
set_location Controler_0/gpio_controler_0/Outputs[8] 637 79
set_location ident_coreinst/IICE_INST/mdiclink_reg[25] 158 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_2_1_1_1 219 15
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 615 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[159] 103 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[12] 17 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1153 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 795 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[49] 144 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 765 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b6_BATJwN_4 61 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[25] 22 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 79 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1029 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[387] 27 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1311 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 865 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 834 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 637 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_0_a3_0_a4 733 6
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[1] 944 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 887 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1219 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 974 82
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 767 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1021 255
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b6_BATJwN_4 23 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 947 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 705 52
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[4] 56 15
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0 434 21
set_location Controler_0/ADI_SPI_1/data_counter[24] 721 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[180] 214 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[35] 390 15
set_location ident_coreinst/IICE_INST/mdiclink_reg[41] 62 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[6] 49 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req 284 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 827 31
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[5] 785 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 825 57
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[1] 638 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1034 106
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 639 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 782 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 807 42
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 769 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[23] 301 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 948 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 683 171
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 932 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 934 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[153] 105 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 876 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIAHRU7[5] 224 42
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[17] 932 51
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[29] 330 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[326] 238 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 761 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[148] 86 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1260 193
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[19] 365 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 901 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1238 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1161 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1285 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1386 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1631 124
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[2] 353 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 681 87
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[10] 1040 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 721 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1299 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1232 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 753 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 862 37
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1034 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 756 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1315 156
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1555 124
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1037 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1177 201
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[24] 334 31
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 709 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[405] 17 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[91] 158 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 928 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1271 145
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 613 72
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs_RNIPPL9[1] 363 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1 226 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 885 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 723 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 927 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2_1_1 57 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[6] 872 10
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 794 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 754 55
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[23] 343 10
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 610 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 855 66
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 872 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 841 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[47] 328 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2_1_1_1 178 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 669 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 961 84
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 688 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 872 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[4] 281 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1_0 85 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 753 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[74] 241 37
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 618 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[295] 187 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[42] 171 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 665 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1_0 150 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1273 144
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[16] 730 48
set_location Controler_0/ADI_SPI_0/sdio_cl 636 49
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[17] 368 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 667 84
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[0] 287 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2_1_1 170 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[293] 184 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 737 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 707 25
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 606 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 866 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW[2] 367 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 653 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[78] 112 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 654 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 697 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 887 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 671 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b6_BATJwN_4 40 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[113] 219 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1047 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 694 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 674 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1152 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 617 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[4] 616 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 720 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 774 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 912 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1_RNIGIDI3 33 9
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 842 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 801 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1256 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[5] 55 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[32] 335 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 772 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[146] 81 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1255 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[130] 50 25
set_location Controler_0/Command_Decoder_0/decode_vector[6] 761 52
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_4 315 18
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 732 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 827 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1_0 163 36
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 608 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1305 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1203 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1_0 246 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 805 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 626 48
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[10] 883 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2_1_1_1 103 33
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1116 171
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 878 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 850 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1319 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 651 172
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 936 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 902 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 819 61
set_location Controler_0/Answer_Encoder_0/state_reg[3] 749 46
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1152 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 874 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 754 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 1039 124
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 839 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[7] 883 7
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[14] 400 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[27] 332 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv_0[31] 885 9
set_location Controler_0/Command_Decoder_0/cmd_data_RNISI531[15] 661 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 629 79
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 751 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[302] 172 40
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 716 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[7] 24 10
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 705 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1282 199
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 606 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 786 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[6] 315 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 720 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL 285 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce 364 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 612 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 853 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 698 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1_0_RNI8KK22 237 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 819 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 903 82
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[178] 135 34
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 688 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 839 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 765 84
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[11] 708 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 806 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[174] 39 10
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_3[0] 896 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 870 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 685 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 885 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 912 73
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1230 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 769 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 649 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[150] 177 16
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[8] 247 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 999 183
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 895 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 698 81
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[3] 13 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 865 66
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[6] 1047 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[3] 1044 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 809 58
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_2 315 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[18] 386 4
set_location ident_coreinst/IICE_INST/b20_i2WM2X_F8tsl_Ae1cdJ4_fast 172 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1174 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[26] 21 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 949 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 949 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 762 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 705 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 880 150
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[6] 372 4
set_location ident_coreinst/IICE_INST/mdiclink_reg[26] 110 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 83 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[40] 123 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 762 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 745 28
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 950 54
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 782 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 847 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[37] 211 31
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[16] 933 51
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 678 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 703 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1_RNIUAMN2 67 36
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 689 52
set_location Controler_0/ADI_SPI_1/data_counter[27] 724 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1069 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 728 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 866 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 886 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 866 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[17] 14 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 712 22
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[28] 326 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[13] 187 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 844 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 847 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 727 30
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[27] 325 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 719 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 687 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 649 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 705 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 589 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 807 28
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1201 193
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[22] 940 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 889 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[8] 720 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 596 28
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[19] 360 10
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[7] 331 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1159 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 769 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 636 174
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[8] 1061 124
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1134 172
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 919 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[4] 639 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 750 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 691 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 998 183
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 649 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 818 70
set_location ident_coreinst/FTDI_INST/mdiclink_reg[9] 413 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 951 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 852 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[16] 402 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1280 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 863 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 792 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1020 183
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 951 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1340 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 650 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[366] 249 31
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 762 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1 27 33
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 818 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1053 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 846 67
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1191 145
set_location Controler_0/ADI_SPI_1/data_counter[26] 723 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 686 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1 65 6
set_location ident_coreinst/IICE_INST/mdiclink_reg[0] 231 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1773 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_0[4] 373 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1043 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 737 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 774 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 685 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2_1_1 174 39
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 958 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 851 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[138] 181 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1225 151
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 749 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[58] 200 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1059 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[18] 21 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 704 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1176 201
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[42] 168 21
set_location Controler_0/ADI_SPI_0/counter[8] 596 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1226 145
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[0] 298 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 80 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 862 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[100] 27 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 958 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1050 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 662 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 749 97
set_location Controler_0/ADI_SPI_0/addr_counter[13] 650 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 623 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 708 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 847 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7 251 27
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[21] 352 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 895 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 750 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2_1_1_1 88 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 746 76
set_location Controler_0/ADI_SPI_1/data_counter[14] 711 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 944 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 844 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1279 138
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1154 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 859 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[3] 396 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 773 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1310 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 701 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[139] 79 43
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1 412 21
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1126 172
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 716 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_4 308 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1250 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 774 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 859 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[13] 885 7
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[9] 663 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF97O3[2] 605 81
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 939 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 768 76
set_location Controler_0/Answer_Encoder_0/periph_data[10] 709 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_a4_0 743 9
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 615 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 700 25
set_location UART_Protocol_1/mko_0/counter[12] 732 73
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 677 45
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1_1 426 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[50] 175 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 835 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 925 63
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 640 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 722 24
set_location Controler_0/gpio_controler_0/Outputs[3] 604 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1003 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[236] 48 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 933 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[426] 71 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 702 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[13] 24 7
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 750 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 653 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 877 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 940 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[74] 111 25
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 612 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 871 24
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 643 48
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 639 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 933 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_RNIBV9O2 391 27
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 756 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 718 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b6_BATJwN_4 194 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 724 10
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[10] 1051 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 852 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 946 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_2_1_1 194 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 704 126
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[3] 350 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 614 28
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1148 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 746 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 761 46
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 813 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[164] 116 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 809 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1 47 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[141] 181 19
set_location ident_coreinst/FTDI_INST/mdiclink_reg[29] 386 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 867 75
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 701 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1239 118
set_location Controler_0/Command_Decoder_0/decode_vector[1] 758 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[1] 420 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 654 174
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNI8GEG1 366 30
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg[3] 784 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[96] 31 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 783 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[87] 164 22
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 849 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 883 24
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 625 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_1[1] 362 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[86] 316 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 602 31
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0 441 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2_1_1 75 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b6_BATJwN_4 24 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[66] 94 16
set_location Controler_0/Reset_Controler_0/un8_write_signal 638 63
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[8] 334 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 600 28
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 676 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4] 220 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 773 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 827 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[11] 680 45
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW[2] 286 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_9 174 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 665 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 710 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 650 79
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7] 264 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 969 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 884 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_a2_2 690 102
set_location Controler_0/ADI_SPI_0/data_counter[30] 631 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_2_1_1 12 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 921 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 660 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 871 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[161] 78 31
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 758 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[118] 211 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 665 85
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ37_1_0 243 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[119] 230 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[112] 303 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[13] 271 19
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 943 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 814 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 752 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 972 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_2_1_1_1 156 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[15] 357 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[1] 230 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO[1] 266 24
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[35] 435 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_2_1_1 99 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 873 76
set_location ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF5 357 18
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[19] 325 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 760 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1170 184
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 940 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 641 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 787 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 795 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1222 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[81] 14 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[47] 185 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 610 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 929 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[103] 109 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[4] 390 25
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[2] 315 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_2_1_1 13 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1548 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 954 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[12] 875 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 867 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 658 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[107] 111 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 685 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO 742 9
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[5] 1046 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 541 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 933 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[41] 185 25
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 640 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 795 76
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[9] 1039 127
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[11] 377 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 870 19
set_location Controler_0/gpio_controler_0/Outputs_6[9] 639 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 870 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 638 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[37] 60 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[169] 122 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 816 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 858 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[15] 120 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 699 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 742 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs_RNICFF8[1] 284 27
set_location UART_Protocol_0/mko_0/counter[15] 487 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2_1_1_1 118 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[18] 297 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[94] 29 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[106] 121 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 700 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[5] 314 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[59] 144 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 688 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 650 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1_1 192 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 728 58
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1010 181
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 742 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 812 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 668 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 545 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 673 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 721 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[81] 14 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[41] 123 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1_0 17 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 812 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 795 24
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[28] 363 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[19] 91 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 659 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1167 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 976 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 703 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1 232 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1025 342
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1 337 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert 906 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1243 135
set_location Controler_0/ADI_SPI_1/data_counter[17] 714 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_3 136 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[8] 386 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req_d_RNI04HQ 362 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 636 30
set_location ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF6 348 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 637 171
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 910 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 951 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1354 118
set_location ident_coreinst/IICE_INST/mdiclink_reg[121] 103 10
set_location ident_coreinst/IICE_INST/mdiclink_reg[4] 228 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1293 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 794 184
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 657 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 652 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 950 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[328] 235 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 702 126
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM_RNIPKS45[0] 373 6
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 776 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 877 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 817 57
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 628 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 819 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[130] 54 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 805 43
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI49G01[24] 937 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1056 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 776 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 790 52
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_2_0 386 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[245] 18 34
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1126 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 952 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 919 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 691 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 698 58
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_OSr_J90 364 37
set_location Controler_0/ADI_SPI_0/counter_3[0] 591 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[119] 126 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[243] 21 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[154] 98 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 841 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 995 106
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 327 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 716 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 769 70
set_location Controler_0/ADI_SPI_1/data_counter[16] 713 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 747 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[279] 166 40
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 876 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 672 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 726 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1_0_RNIO6862 180 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[466] 98 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1_0 239 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 638 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o 168 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 708 64
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 715 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[124] 195 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 850 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[87] 92 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1302 118
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[33] 440 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 843 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[158] 97 28
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 683 51
set_location ident_coreinst/FTDI_INST/mdiclink_reg[33] 440 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 661 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 677 171
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[8] 864 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 819 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29] 31 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1941 237
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 639 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 863 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1332 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1220 153
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1_1 438 18
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1116 172
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[27] 326 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 714 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1226 151
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[33] 391 15
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 630 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 640 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_2_1_1 71 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[500] 144 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 806 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 833 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 894 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 663 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2_1_1_1 188 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 895 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 692 61
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2] 883 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[46] 169 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs[4] 366 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 879 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o 33 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1 171 39
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 961 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 883 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 680 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m6 328 21
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 683 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 707 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[55] 192 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[6] 320 27
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 744 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[0] 615 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 673 27
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 851 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 748 30
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_fast 315 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[272] 61 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 632 288
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 788 64
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[6] 988 109
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[3] 985 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1 163 39
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[11] 44 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIS7CC1 673 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1318 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 726 88
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1019 187
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 697 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 841 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 664 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[87] 92 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 763 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1065 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[5] 55 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_2_1_1_1 235 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1 38 6
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 884 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 798 64
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[17] 396 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1 31 9
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv_0[31] 878 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[12] 27 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[13] 102 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[166] 151 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[137] 62 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1312 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[70] 157 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[94] 111 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 894 58
set_location ident_coreinst/IICE_INST/mdiclink_reg[77] 242 37
set_location ident_coreinst/IICE_INST/mdiclink_reg[21] 165 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 964 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_2_1_1 27 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[58] 158 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[207] 80 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 604 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[48] 114 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[159] 213 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[67] 69 22
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 945 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[180] 204 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1_RNID20I3 109 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 595 10
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 621 19
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[15] 351 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[66] 25 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1245 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1238 171
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 882 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_6 139 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 964 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1236 135
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1026 183
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 763 51
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 914 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme3 343 24
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 687 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7] 225 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 1068 124
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 821 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_2_1_1_1 200 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1_RNIQ4C93 134 18
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 807 58
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 735 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_132 194 21
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 851 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1147 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 866 25
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 556 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 924 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 750 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 885 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 714 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 663 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[111] 110 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[162] 179 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1525 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b6_BATJwN_4 259 36
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 766 51
set_location Controler_0/ADI_SPI_1/data_counter[4] 701 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 706 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 786 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[166] 78 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 923 136
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 677 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 606 78
set_location ident_coreinst/IICE_INST/mdiclink_reg[54] 42 25
set_location ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY 345 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1_0_RNIS73G2 204 18
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 673 63
set_location Controler_0/Answer_Encoder_0/cmd_status_err 768 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 699 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 686 85
set_location Controler_0/ADI_SPI_0/assert_data 644 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[29] 325 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv[31] 720 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m[10] 37 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 799 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 778 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 664 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 860 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 833 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 753 54
set_location ident_coreinst/IICE_INST/mdiclink_reg[88] 197 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[152] 84 28
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 829 63
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 754 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b6_BATJwN_4 133 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 837 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 615 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 913 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 756 22
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1010 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1021 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1310 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 766 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1_0 98 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2_RNI2UUP[7] 387 30
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_RNIVR895[0] 355 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIT4661[12] 649 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[368] 245 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 684 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b6_BATJwN_4 83 36
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 820 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 613 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_2_1_1 64 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o 37 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 870 66
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[7] 36 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[32] 399 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 614 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 688 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 716 18
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[16] 248 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[56] 268 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[425] 49 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[49] 179 18
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 793 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 896 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[19] 698 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 554 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1000 180
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 616 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o4 745 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 841 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b6_BATJwN_4 50 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[103] 109 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 699 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1309 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1165 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1305 192
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[150] 120 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 836 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 907 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 891 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 913 82
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1133 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 689 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1 204 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[96] 105 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 954 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_2_1_1 187 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[19] 290 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[138] 290 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[71] 54 19
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 301 24
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 811 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 895 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 849 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1277 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[50] 160 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_2_1_1 202 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[164] 213 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1315 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 755 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_2_1_1_1 89 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 883 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[27] 231 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 952 78
set_location Controler_0/Command_Decoder_0/state_reg[0] 759 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[61] 72 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[149] 83 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2_1_1_1 97 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 710 15
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[17] 385 4
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1290 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 784 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1318 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1263 193
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 905 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 685 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 910 58
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 694 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 628 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[21] 101 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 616 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[54] 209 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[299] 175 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[181] 105 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1058 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 709 25
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[2] 620 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 770 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1145 174
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 920 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2_1_1 176 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1245 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[274] 66 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1241 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1267 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 851 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1286 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 667 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 659 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 840 42
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[18] 290 19
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 677 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[401] 15 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1221 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1_0 228 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[57] 202 19
set_location UART_Protocol_1/INV_0 764 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1030 184
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 948 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 670 54
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[5] 646 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 753 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[55] 208 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[1] 247 22
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 678 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[171] 192 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[1] 398 31
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 751 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[307] 172 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[336] 243 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 787 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[322] 239 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[144] 83 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3[10] 269 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[1] 279 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 732 28
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[12] 246 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b6_BATJwN_4 228 36
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[13] 271 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 750 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 841 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 878 45
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 889 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 948 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[191] 229 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 749 22
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 675 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2_1_1 99 33
set_location Controler_0/ADI_SPI_1/state_reg[4] 700 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 618 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1244 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1_RNIUUF72 169 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 782 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_2_1_1_1 173 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH919 313 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[292] 186 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 744 90
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[5] 987 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[178] 171 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1237 127
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[34] 385 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1_0_RNI1KJE2 87 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[129] 37 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[154] 100 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 683 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 848 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 949 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[1] 355 16
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 687 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[88] 94 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 719 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 768 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 786 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 958 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1035 124
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[39] 389 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 682 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 780 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[63] 267 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1213 153
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 694 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 854 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 716 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 882 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 707 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[93] 110 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0 432 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 952 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 949 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_2_1_1 194 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 868 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 766 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 666 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_2_1_1_1 227 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_2_1_1_1 155 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 649 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1938 336
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 879 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_9 86 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_2_1_1_1 13 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 721 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 933 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 849 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL 277 31
set_location Communication_Switch_0/Communication_vote_vector[1] 746 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1 137 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 828 21
set_location Controler_0/ADI_SPI_1/addr_counter[11] 720 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 763 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 734 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 841 66
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 608 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 872 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 640 22
set_location Controler_0/gpio_controler_0/un16_write_signal 652 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 822 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 720 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1_0_RNINARI2 185 42
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[2] 637 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[51] 130 19
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1117 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 677 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[13] 274 19
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 747 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[155] 123 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 696 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 511 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1051 127
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1064 171
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 604 75
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_2 333 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[94] 99 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 887 54
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[33] 391 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1_0_RNIE0BL2 67 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_161 152 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 864 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1206 145
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[1] 50 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1233 199
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 624 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 662 172
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[107] 228 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 958 78
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 720 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 709 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[35] 303 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2_1_1 25 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[149] 109 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 840 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 685 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 882 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 896 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 741 363
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 662 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[169] 182 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 781 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[130] 80 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1_RNIFSK82 155 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[3] 52 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 710 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 855 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12] 217 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[9] 61 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 831 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[68] 64 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[4] 269 22
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 785 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 885 54
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 907 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[190] 186 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 889 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[412] 31 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 921 64
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 777 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[465] 99 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 929 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 842 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[285] 183 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[149] 109 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 753 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_2_1_1 162 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 805 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 758 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[7] 378 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 649 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 617 34
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 828 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 801 70
set_location Controler_0/ADI_SPI_1/data_counter[23] 720 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[283] 182 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 711 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 958 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1018 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[174] 134 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 793 24
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1282 192
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_3[0] 751 51
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_6 138 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 643 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 758 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 697 73
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 683 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 903 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[6] 358 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 710 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 840 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_1[2] 377 33
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 599 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 754 79
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 615 51
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[17] 704 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 939 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 844 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 878 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1247 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[161] 292 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[14] 362 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[37] 387 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 900 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 840 43
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 890 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 808 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 769 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 669 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[7] 36 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[89] 85 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 999 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[121] 120 42
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1160 172
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[4] 348 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1031 174
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv_0[31] 871 9
set_location ident_coreinst/IICE_INST/mdiclink_reg[123] 107 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 668 82
set_location Controler_0/Command_Decoder_0/counter[7] 724 43
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req_d 368 37
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[3] 426 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 678 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1164 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1 171 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[10] 371 19
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 816 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b6_BATJwN_4 15 36
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[2] 351 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[19] 157 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 938 51
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b10_PfzyLE4_Ft_0_a2_0 309 24
set_location Controler_0/Command_Decoder_0/cmd_status_err 780 37
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[11] 930 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[73] 267 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 652 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 757 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[33] 243 43
set_location ident_coreinst/FTDI_INST/mdiclink_reg[32] 434 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1_0 26 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[153] 82 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 505 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 872 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1250 130
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[3] 717 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[511] 203 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv[31] 841 9
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 784 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_2_1_1_1 112 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_2S5I_vPL9 254 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 669 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1 203 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1023 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 914 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 79 237
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 908 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 812 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[19] 875 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 802 79
set_location ident_coreinst/FTDI_INST/mdiclink_reg[37] 419 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_25 350 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 855 61
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 692 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 504 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0_RNIMA1G2 203 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 926 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[362] 254 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 762 22
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[20] 345 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[294] 181 43
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 663 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90 366 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1298 193
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b6_BATJwN_4 45 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 939 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 370 264
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[165] 291 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_94 100 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1311 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[1] 283 24
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 670 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[105] 116 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 757 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 992 181
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 672 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1215 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 852 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 626 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1310 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 680 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 955 46
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 661 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 818 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 786 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 787 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 753 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1335 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 660 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIDK1E[9] 242 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 922 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 878 15
set_location Communication_Switch_0/state_reg[0] 715 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[9] 381 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 903 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[41] 175 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_9 170 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 751 82
set_location Controler_0/Answer_Encoder_0/periph_data[0] 696 54
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 654 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_2_1_1 66 6
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1042 174
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 751 52
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[18] 242 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 763 25
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[6] 353 22
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 680 76
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 603 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 745 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0[1] 898 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 958 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2_1_1 251 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[24] 111 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 616 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_6 36 6
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 815 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[61] 275 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_2_1_1_1 223 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[12] 729 34
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 590 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[135] 83 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 678 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[13] 377 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 737 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1 247 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 663 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 714 19
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 716 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 746 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 709 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[161] 131 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1252 234
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b6_BATJwN_4 174 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 968 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[112] 225 34
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 759 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1_RNI6GLE2 94 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[22] 329 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[95] 315 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 704 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[436] 54 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 938 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 829 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[15] 867 7
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 749 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 770 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[82] 43 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2_1_1 71 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 848 67
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 679 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1 37 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[31] 333 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1166 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1276 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1057 145
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[22] 302 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1111 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 828 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[3] 370 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 660 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 722 27
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[7] 712 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 826 25
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[1] 431 22
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 706 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 867 55
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 823 78
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 760 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 757 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 846 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_0[6] 272 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1 160 24
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 698 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1_0_RNIPAL83 171 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 860 37
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[16] 402 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[43] 134 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 782 45
set_location ident_coreinst/IICE_INST/mdiclink_reg[151] 213 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1220 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 811 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[4] 944 78
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[9] 1062 124
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[4] 403 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 870 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 684 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 653 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 698 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 777 64
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[8] 788 97
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[142] 80 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 735 288
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1030 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 698 61
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 688 75
set_location UART_Protocol_1/mko_0/counter[19] 739 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 662 19
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1017 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[59] 161 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 752 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 916 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[70] 33 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 661 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1 48 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[452] 76 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.un1_b5_OvyH3 321 21
set_location Communication_Switch_0/state_reg[2] 711 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[473] 97 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 741 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1006 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_2_1_1 234 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1672 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 916 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 727 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1_0 187 42
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNICFE01[19] 914 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 674 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[14] 253 15
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[16] 362 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 850 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 844 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2_1_1 162 39
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 669 49
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[24] 434 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[119] 169 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0 132 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 789 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1050 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2_1_1_1 165 39
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[22] 326 30
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 651 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[249] 25 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2_1_1_1 177 42
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[12] 246 18
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 760 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 834 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 817 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 814 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 769 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[2] 244 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m16 327 21
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_5 384 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 703 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 651 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 852 16
set_location Controler_0/Reset_Controler_0/state_reg[0] 694 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 657 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 943 57
set_location ident_coreinst/IICE_INST/mdiclink_reg[57] 38 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[504] 186 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1279 309
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 777 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 838 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[84] 162 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 805 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[11] 43 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 957 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1283 118
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQCCE1[2] 730 45
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 577 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 747 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 774 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1037 106
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 894 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_8 258 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 659 76
set_location ident_coreinst/IICE_INST/mdiclink_reg[38] 77 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 703 126
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 631 52
set_location Controler_0/ADI_SPI_1/addr_counter[30] 739 52
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3 362 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 871 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[71] 266 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[19] 337 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[8] 289 24
set_location Controler_0/ADI_SPI_1/data_counter[13] 710 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[520] 170 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[31] 242 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv[31] 764 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1309 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b6_BATJwN_4 122 15
set_location Controler_0/ADI_SPI_1/data_counter[9] 706 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 939 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1_RNIHHPC2 13 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1_0_RNII56K3 134 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1243 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1202 150
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[1] 357 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 895 73
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 742 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 731 22
set_location Controler_0/Command_Decoder_0/state_reg[5] 745 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 868 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 865 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 853 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 851 45
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 843 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 967 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 810 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2_1_1_1 66 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 927 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[90] 56 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 776 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 781 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 836 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 799 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[48] 386 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 673 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1313 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[242] 14 34
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[5] 425 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 876 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 755 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 963 45
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 674 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b6_BATJwN_4 43 6
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[12] 723 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 805 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 62 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1_0_RNIBENA3 124 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO_0 276 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1218 145
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 755 51
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_RNIPTHR2 369 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 944 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 732 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[107] 138 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 933 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 737 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 904 82
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 588 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_11 59 33
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a2[11] 382 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 800 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 768 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1326 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[338] 247 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_10 212 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 815 31
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 774 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[34] 38 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[168] 77 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[16] 13 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1376 139
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1015 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[119] 212 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 961 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0[2] 286 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1316 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[227] 154 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[20] 839 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o2_4 884 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 882 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1234 151
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 610 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 866 67
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1052 183
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 617 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[0] 280 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[86] 47 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[16] 113 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[142] 76 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[270] 37 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[146] 75 9
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 419 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 705 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1055 127
set_location Controler_0/ADI_SPI_1/data_counter[3] 700 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 773 127
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_RNI5EAP1 431 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 914 73
set_location Controler_0/ADI_SPI_1/addr_counter[15] 724 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[7] 264 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 766 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 189 336
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1381 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[20] 310 31
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 662 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 935 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 924 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 654 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 732 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 771 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 611 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1 189 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[15] 754 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 777 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[374] 251 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 806 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[134] 186 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 768 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1317 172
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1020 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1238 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 684 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[86] 37 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[28] 331 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 864 67
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 705 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 669 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[19] 230 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 701 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 650 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 612 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 789 142
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[8] 716 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1_RNIT6I31 933 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[26] 111 10
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_1 395 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 793 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 772 28
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[4] 645 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[55] 201 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 903 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[12] 143 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 622 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 708 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 735 10
set_location UART_Protocol_1/mko_0/counter[5] 725 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 638 174
set_location Controler_0/ADI_SPI_1/data_counter[7] 704 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 656 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[1] 287 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[8] 42 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 795 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv_0[31] 882 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 721 84
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 828 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 734 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 968 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 956 172
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_1[0] 880 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 887 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 654 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 786 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 811 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 966 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[0] 366 34
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1009 175
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 747 72
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[10] 790 97
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 999 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 642 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1_0 98 9
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_5 359 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[133] 68 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[148] 74 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 949 16
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 840 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 680 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1315 171
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 998 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1621 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 614 33
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRUPD 607 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[12] 380 30
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 761 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 711 21
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_3 409 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 835 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 870 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 848 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1 243 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[78] 49 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[493] 166 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[20] 290 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[37] 125 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[86] 41 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 944 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 889 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 824 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 686 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 839 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 662 51
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_27 351 9
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[1] 613 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2[28] 951 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[42] 133 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv[31] 843 9
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_RNI7J1R2 413 21
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[25] 362 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[31] 401 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 846 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 955 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 737 16
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1035 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1243 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 963 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 733 88
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_0[13] 381 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1046 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 625 30
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[17] 241 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[24] 115 10
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 664 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 744 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[10] 399 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1290 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 792 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[3] 282 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 795 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 676 54
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 789 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2_1_1 91 33
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 690 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[244] 17 34
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 888 63
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1131 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1043 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 730 19
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 804 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[91] 24 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 970 82
set_location ident_coreinst/FTDI_INST/mdiclink_reg[23] 326 7
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 783 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[421] 52 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 741 85
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[2] 58 16
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[10] 934 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 879 52
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[46] 327 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 653 172
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[136] 63 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 686 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 794 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1291 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[118] 300 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 765 76
set_location Controler_0/ADI_SPI_1/sclk_4 684 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 813 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 938 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 651 49
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_6 211 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 788 43
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 521 16
set_location Controler_0/Reset_Controler_0/un11_write_signal_2_0_a2 626 60
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[5] 362 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[32] 699 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 640 34
set_location Controler_0/ADI_SPI_0/addr_counter[14] 651 43
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 646 54
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 645 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[327] 230 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_2_1_1 58 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1 205 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1_0 241 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1256 255
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNIPALQ 241 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 627 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[17] 26 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2_1_1 47 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 612 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[171] 142 31
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[13] 397 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1026 115
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 746 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[6] 349 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 959 49
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[24] 288 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1289 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 782 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 713 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 873 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 843 66
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 808 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[267] 38 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 976 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[80] 151 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[43] 326 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_9 143 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 962 85
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 894 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1241 118
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 691 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv_0[31] 860 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1278 309
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[435] 53 31
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 686 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 852 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[31] 829 7
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[154] 97 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1 59 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 801 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 726 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 676 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 886 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 853 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 729 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 847 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 714 15
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un22_i_a3_2[0] 375 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[18] 366 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 667 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 847 66
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 833 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1_0 159 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 633 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 793 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 785 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 934 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[183] 210 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[110] 115 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 625 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[59] 221 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 794 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 725 88
set_location ident_coreinst/IICE_INST/mdiclink_reg[137] 174 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 862 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1_0_RNIRASF2 66 36
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 921 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr10 300 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 686 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 798 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1020 114
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 752 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_RNI2C4T2 390 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 823 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO[0] 282 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1 76 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[60] 156 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1033 183
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[1] 637 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 707 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 693 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s 351 30
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 718 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 777 55
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 658 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 717 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 652 22
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0[0] 876 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 841 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 749 10
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 657 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[290] 179 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 826 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 694 57
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[29] 301 19
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 770 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 663 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 725 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[108] 220 34
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[8] 1049 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[32] 147 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[103] 158 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[79] 52 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 758 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[12] 655 48
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 832 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 883 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[7] 603 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 675 106
set_location ident_coreinst/IICE_INST/mdiclink_reg[107] 98 19
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 638 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[89] 91 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 980 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 751 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 717 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 824 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[394] 43 25
set_location Controler_0/ADI_SPI_1/state_reg[3] 686 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 925 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 63 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 773 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 798 46
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 656 76
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_1 338 24
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 928 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[30] 30 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 663 24
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 849 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1038 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 813 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 728 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b6_BATJwN_4 182 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[137] 24 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 869 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1_1 187 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 697 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 924 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 675 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 668 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 937 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 813 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 817 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2_1_1_1 26 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 854 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[101] 229 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1158 154
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[4] 328 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_2_1_1 53 6
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[0] 86 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 762 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 709 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1016 183
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 759 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 701 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[332] 231 37
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_1 262 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 739 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 873 142
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[36] 400 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[184] 185 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 634 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 659 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[128] 72 25
set_location Controler_0/Command_Decoder_0/counter[29] 746 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 654 33
set_location UART_Protocol_1/mko_0/counter[18] 738 73
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 600 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 882 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[18] 370 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1155 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 951 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 756 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[289] 170 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[141] 68 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[90] 202 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[98] 26 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[38] 164 27
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 931 60
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0_RNIS11M 385 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[155] 72 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 847 73
set_location ident_coreinst/IICE_INST/mdiclink_reg[153] 160 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 790 142
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[8] 252 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1296 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 654 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[77] 99 22
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 598 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 975 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 848 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1312 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1557 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[26] 337 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[30] 735 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b6_BATJwN_4 236 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 739 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 655 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 887 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 776 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_2_1_1_1 70 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b6_BATJwN_4 163 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 759 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 729 19
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 691 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 799 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1_0_RNI89Q62 206 15
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 799 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[64] 81 16
set_location Controler_0/ADI_SPI_0/addr_counter[22] 659 43
set_location Controler_0/gpio_controler_0/Outputs[13] 603 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[148] 82 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 858 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1229 145
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_5 204 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[30] 144 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 951 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 879 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 849 25
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[6] 735 97
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[3] 732 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 861 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 687 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 812 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 542 16
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 676 51
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 468 150
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 676 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[461] 95 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 614 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 930 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[29] 110 9
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1040 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1233 118
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 935 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 665 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 674 25
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv_0[31] 757 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 840 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 722 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 787 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 725 22
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 909 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[282] 185 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1 224 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[53] 203 18
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 697 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[153] 106 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 753 16
set_location ident_coreinst/IICE_INST/mdiclink_reg[126] 224 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[84] 87 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[5] 302 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1 230 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1 262 30
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_119 153 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_113 62 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 840 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[90] 89 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[367] 248 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 805 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_2_1_1_1 96 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 788 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 826 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[92] 86 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 859 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1195 192
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNIVUTH[2] 787 69
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[8] 926 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 756 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 729 28
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIE5J11[1] 370 6
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[45] 178 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 690 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1152 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 723 90
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[0] 48 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1216 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_2_1_1 238 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 746 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[7] 371 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 748 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1_RNIDPR32 61 33
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 674 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 650 60
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 940 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_8 25 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 659 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1255 130
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[0] 398 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b6_BATJwN_4 245 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 927 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv[31] 831 6
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 921 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[20] 59 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 672 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 799 183
set_location Controler_0/Command_Decoder_0/cmd_data_RNILHCU3[15] 628 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1 262 33
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 589 58
set_location ident_coreinst/IICE_INST/mdiclink_reg[149] 213 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 872 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 690 63
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[10] 256 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 822 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b6_BATJwN_4 168 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 768 123
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 877 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 695 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[95] 180 37
set_location Controler_0/gpio_controler_0/Outputs_6[5] 602 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 962 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 746 75
set_location Controler_0/ADI_SPI_0/addr_counter[29] 666 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 696 70
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 654 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 640 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[39] 385 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b6_BATJwN_4 62 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2_1_1_1 66 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 959 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1_0 267 30
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[1] 347 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 716 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 824 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1_0 248 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[37] 302 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 764 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 807 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 777 73
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 748 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1_0_RNI6SOE3 34 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1 169 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 863 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1[14] 268 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1200 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1062 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 831 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 746 84
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[205] 72 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 689 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_a6_0_2 684 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 549 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 590 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[101] 95 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1310 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_120 200 21
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 673 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 805 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 962 115
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_cLqgOF 343 18
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 957 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1574 207
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[203] 78 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 954 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b6_BATJwN_4 37 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid_RNITCPB1 935 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[53] 165 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 876 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 801 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 711 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[64] 65 19
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_[7] 1037 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1027 183
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 600 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a3_3 134 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 955 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 783 73
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 688 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[144] 83 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 714 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[68] 255 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 594 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[140] 288 37
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 937 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[164] 130 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 657 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1_RNIST1F2 45 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1633 124
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 624 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 806 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2_1_1 167 39
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 645 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[515] 176 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 711 16
set_location Controler_0/ADI_SPI_1/data_counter[2] 699 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 968 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[156] 290 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[21] 101 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 835 30
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[0] 327 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 643 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[91] 95 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 878 97
set_location ident_coreinst/FTDI_INST/mdiclink_reg[0] 385 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[168] 145 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 778 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 810 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o 204 27
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 679 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[147] 297 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 641 48
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 646 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[34] 163 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 653 34
set_location Communication_Switch_0/Communication_vote_vector[2] 745 70
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 797 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 886 37
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[2] 403 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 999 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 778 45
set_location UART_Protocol_0/mko_0/counter[9] 481 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 660 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 735 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 734 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2_1_1 191 42
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[23] 229 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0_RNO[5] 264 24
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 712 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 901 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1054 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[443] 65 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 887 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[47] 384 7
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 688 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[31] 719 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 658 54
set_location UART_Protocol_0/mko_0/counter[1] 473 151
set_location Controler_0/gpio_controler_0/state_reg[0] 689 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 871 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 968 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 844 142
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[26] 433 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 783 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[6] 374 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[19] 92 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[0] 56 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 756 18
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[5] 686 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 873 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 955 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 866 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 854 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1244 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 756 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b6_BATJwN_4 146 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[114] 119 43
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[30] 334 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[98] 104 36
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 620 82
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[1] 314 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 886 144
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[37] 384 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[57] 214 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv_0[31] 873 9
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 782 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 786 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_a4_0_RNIS2F71 735 9
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 922 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 885 37
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 599 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1712 207
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[0] 320 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 846 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 651 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 807 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 691 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_2_1_1_1 76 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 668 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[284] 189 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 836 79
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[181] 208 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_2_1_1_1 97 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2_RNIQA4J 240 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 872 15
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 954 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 743 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 960 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 780 82
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[20] 305 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 605 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 862 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 871 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 735 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 926 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1272 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[84] 277 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 871 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 783 57
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[2] 293 22
set_location Controler_0/Command_Decoder_0/state_reg[1] 760 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 718 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 929 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 789 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 853 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 760 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 953 48
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 752 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 847 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 767 82
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[5] 734 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[180] 216 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 950 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 775 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 890 58
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 950 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 866 66
set_location ident_coreinst/FTDI_INST/mdiclink_reg[22] 325 7
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[45] 266 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 661 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 670 70
set_location Controler_0/Command_Decoder_0/state_reg[4] 744 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 830 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_7 227 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[27] 851 10
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 694 72
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 601 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv[31] 849 9
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 745 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1_RNI0N6M2 186 36
set_location ident_coreinst/IICE_INST/mdiclink_reg[132] 215 16
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[5] 361 4
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 908 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[83] 84 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1150 118
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 661 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 800 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 798 175
set_location ident_coreinst/FTDI_INST/mdiclink_reg[27] 385 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1041 174
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0 386 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[78] 97 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 764 19
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 666 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1338 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[69] 24 16
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1162 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 945 81
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 750 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1294 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 720 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[162] 125 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 726 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1238 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 789 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc2 391 24
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[0] 354 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 779 127
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 903 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 847 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce_RNO 253 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 790 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[88] 314 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 868 58
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541[23] 926 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1231 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 734 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 661 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[240] 37 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 859 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1237 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[51] 170 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[81] 39 31
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 618 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[102] 31 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 674 19
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 676 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 778 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1308 151
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[8] 990 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1189 133
set_location ident_coreinst/IICE_INST/mdiclink_reg[93] 53 37
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0_RNIC56K2 436 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 930 115
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1156 171
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 637 58
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[5] 893 48
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1129 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2_1_1_1 76 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[39] 394 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1491 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 835 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 938 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 633 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1_0_RNID1KG2 249 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 770 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_7 61 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[344] 273 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1050 342
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[97] 132 37
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_1 351 18
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 775 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 721 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 625 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[87] 21 43
set_location UART_Protocol_1/mko_0/MKO_OUT 746 73
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 916 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 687 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 930 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[131] 49 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 802 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 880 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 970 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 724 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 949 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 844 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 818 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1 206 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 863 46
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[2] 368 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 657 34
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[0] 340 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[18] 336 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1038 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[191] 180 16
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 944 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 697 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 689 19
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 824 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 669 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 673 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[63] 65 22
set_location Controler_0/ADI_SPI_0/addr_counter[20] 657 43
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541[22] 918 57
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI47E01[15] 923 54
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[7] 292 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 823 70
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 764 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 843 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1295 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[143] 118 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 710 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 925 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 943 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 847 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 856 24
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 936 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 697 288
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 773 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 815 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1311 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[106] 113 43
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[3] 264 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 769 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2_1_1 185 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[60] 99 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 919 114
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1028 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[21] 228 43
set_location ident_coreinst/IICE_INST/mdiclink_reg[111] 99 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1093 100
set_location ident_coreinst/IICE_INST/mdiclink_reg[167] 118 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1416 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1570 180
set_location Communication_Switch_0/read_data_frame_4_f0[2] 751 69
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[26] 347 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 803 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 674 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1161 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1153 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[39] 122 9
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[2] 895 48
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[33] 212 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 779 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 817 64
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[9] 789 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 722 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 917 114
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_Z[9] 352 34
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE[1] 263 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 735 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 808 28
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 812 34
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb10_1_or 316 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[18] 833 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 914 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 799 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 742 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 879 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[185] 194 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2176 318
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1 159 39
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 641 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 762 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 746 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 611 28
set_location Controler_0/ADI_SPI_0/counter[5] 593 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 748 61
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[16] 360 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[237] 50 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1 129 18
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg[4] 886 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 670 18
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 952 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 772 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 808 175
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 717 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 808 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2_1_1_1 240 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 950 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 865 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1207 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2_1_1 69 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1_1 109 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 702 127
set_location Controler_0/ADI_SPI_1/addr_counter[18] 727 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 876 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 754 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1330 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2 225 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1_0 153 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[30] 121 9
set_location UART_Protocol_1/mko_0/counter[22] 742 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 660 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[178] 140 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 715 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 950 114
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 612 72
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[176] 136 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_9 39 6
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 831 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 804 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 641 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 746 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1799 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[106] 131 37
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[17] 350 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[9] 668 48
set_location Controler_0/Command_Decoder_0/counter[13] 730 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 949 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[12] 634 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 769 58
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1067 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1245 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[30] 145 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[182] 40 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 723 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 870 67
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[8] 252 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1200 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[131] 289 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 709 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 779 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[185] 184 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1103 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1293 141
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[4] 899 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 590 73
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 687 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 825 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[26] 763 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 801 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[11] 270 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 658 16
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRCAP 338 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[4] 371 4
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 775 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 781 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_2_1_1_1 34 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1272 144
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[114] 175 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 735 22
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 645 63
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 724 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[4] 55 7
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 783 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[167] 76 43
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 754 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1325 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 673 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1_0 252 36
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 780 75
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 772 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 960 81
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2_1_1 268 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[42] 389 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[134] 64 24
set_location ident_coreinst/FTDI_INST/mdiclink_reg[35] 442 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 845 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1579 207
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[1] 276 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1311 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 1000 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 754 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1067 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[27] 149 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 860 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 849 97
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 788 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 932 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1245 175
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_1[5] 747 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1051 184
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 953 49
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0[2] 364 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[73] 55 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 959 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1282 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 956 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 921 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 949 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1 43 27
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 699 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 684 16
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1126 171
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 853 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 728 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 904 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 844 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b6_BATJwN_4 139 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[135] 288 34
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 623 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_115 101 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[16] 89 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 641 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 790 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 945 69
set_location ident_coreinst/IICE_INST/mdiclink_reg[72] 263 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 711 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 708 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 633 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 698 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 783 144
set_location Controler_0/ADI_SPI_1/ss_n 696 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 887 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1_0_RNIUPJE3 157 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_2_1_1_1 239 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_10 261 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 886 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 975 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2_1_1 239 30
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[3] 291 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 918 82
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 606 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 678 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1983 255
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 588 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1255 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 853 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 695 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[177] 140 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 926 43
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1054 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 870 37
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[29] 324 28
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_8 425 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 596 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[133] 29 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 979 82
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 733 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ[0] 236 22
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[2] 367 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[140] 103 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 851 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[71] 162 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1220 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 778 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[48] 179 22
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 757 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 770 96
set_location Controler_0/Command_Decoder_0/counter[27] 744 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[431] 70 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 884 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 777 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 610 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[33] 399 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 862 76
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 753 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 948 48
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[6] 329 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 718 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[54] 265 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 752 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_11 246 21
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_[11] 740 124
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 676 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 926 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 932 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 702 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 743 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 884 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 600 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[483] 153 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[121] 199 25
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 810 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 803 175
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 944 49
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[337] 250 37
set_location UART_Protocol_1/mko_0/counter[10] 730 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 867 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 737 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 709 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 914 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 917 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 696 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_2_1_1_1 175 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 798 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1243 156
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 662 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1 61 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4J7S[8] 707 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0[2] 269 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 665 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 718 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 691 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 715 99
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[27] 148 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 684 64
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 837 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[13] 670 48
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 829 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 697 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1295 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1_0 114 24
set_location ident_coreinst/FTDI_INST/mdiclink_reg[43] 426 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 699 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 800 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 809 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1_0 14 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 857 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[4] 628 48
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[1] 276 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 943 61
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 662 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 697 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[126] 167 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1220 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 912 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1022 183
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[1] 335 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1_0 65 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[47] 112 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[39] 175 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1035 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[84] 13 42
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[39] 397 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 928 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2_1_1 67 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1215 154
set_location ident_coreinst/IICE_INST/mdiclink_reg[171] 132 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 855 25
set_location UART_Protocol_1/mko_0/counter[14] 734 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 871 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1_RNI8T442 193 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 671 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 890 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[101] 127 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[58] 265 43
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 664 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 691 16
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[12] 379 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 819 60
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[13] 945 54
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 615 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[156] 167 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 648 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 926 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 655 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 625 75
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 557 16
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 590 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 667 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[73] 117 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_5 304 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[14] 25 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 884 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[16] 294 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 917 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_164 109 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 893 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1165 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1312 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 840 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 871 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 809 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 867 66
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 981 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 254 234
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_807_i 637 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1236 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 664 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[104] 118 37
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[14] 369 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 871 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 841 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 654 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 831 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 739 84
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[151] 82 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 870 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 693 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 942 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 946 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[44] 181 33
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 740 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 805 174
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 625 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1314 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 699 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 639 25
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[1] 357 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 765 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[0] 404 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[3] 36 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[97] 313 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 880 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1207 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 1135 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 679 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0_RNIUGFP2 187 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 867 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 961 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 843 28
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 761 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 658 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2[9] 362 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[0] 278 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[17] 361 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[2] 321 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 773 228
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 822 76
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 928 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 883 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 596 10
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[18] 397 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 604 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I 1355 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 620 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 817 42
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 563 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 826 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 943 82
set_location Controler_0/ADI_SPI_1/assert_data 695 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 691 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1276 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 920 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 848 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[280] 156 40
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0 168 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[310] 161 40
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 731 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 664 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[124] 184 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[57] 202 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[51] 157 9
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 665 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 660 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1_RNI5U762 48 36
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[3] 380 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1292 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 781 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 792 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 601 166
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 948 45
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 795 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1_0 166 36
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 747 54
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_0 350 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 878 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/un1_re_set6_i_o2 926 45
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3[2] 284 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 799 58
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 826 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b6_BATJwN_4 238 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[384] 45 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 504 145
set_location ident_coreinst/IICE_INST/mdiclink_reg[75] 232 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 877 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 775 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 920 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 761 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[5] 882 7
set_location ident_coreinst/IICE_INST/mdiclink_reg[14] 195 31
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 655 46
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 791 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[225] 99 10
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 672 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1152 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 772 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[223] 101 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 644 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1 265 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_11_3 234 18
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 819 78
set_location Controler_0/Command_Decoder_0/counter[12] 729 43
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[4] 12 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 878 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_2_1_1 52 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 752 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 712 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[21] 116 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[209] 73 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 651 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1210 151
set_location UART_Protocol_0/mko_0/counter[2] 474 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[152] 288 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1043 174
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[14] 691 75
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[12] 931 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 913 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1336 123
set_location ident_coreinst/IICE_INST/mdiclink_reg[162] 143 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 753 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[14] 658 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 945 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 935 69
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[21] 353 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_2[0] 752 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1340 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIB1G87[3] 222 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_2_1_1_1 116 24
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 578 149
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL_RNIEVED 283 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[99] 184 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 904 75
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[111] 245 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1797 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2_1_1_1 58 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 874 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 885 141
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1148 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 660 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1 237 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_20_0_0_o2 734 6
set_location Controler_0/ADI_SPI_0/counter[0] 591 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 969 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1308 123
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 470 150
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_1_RNI6OAU5 365 3
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 589 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO[0] 952 15
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[9] 1050 109
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[161] 206 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 789 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[181] 206 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1 138 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2_1_1_1 151 33
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 627 52
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_[7] 1060 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 859 33
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[37] 302 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0[5] 275 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[51] 172 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 825 76
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[7] 248 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 874 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 856 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 956 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 666 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 700 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[9] 222 46
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1_RNIQ5JA2 46 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[132] 55 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 715 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 630 48
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 881 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[118] 261 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[175] 228 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 774 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1237 118
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 601 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 667 88
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7] 335 22
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location ident_coreinst/IICE_INST/mdiclink_reg[138] 178 16
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 932 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 705 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 694 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[134] 36 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[202] 83 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[8] 12 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb 286 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2_1_1 28 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 993 81
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 838 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 763 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1_0_RNIEKPF2 236 36
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1152 162
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 190 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_r 284 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2_1_1 255 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1030 174
set_location Controler_0/Reset_Controler_0/state_reg[2] 684 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1 28 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 641 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 760 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 760 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 862 141
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 700 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 741 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 861 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 874 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 668 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 865 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1975 291
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 660 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 646 34
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 776 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 846 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 936 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1006 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 771 55
set_location UART_Protocol_0/mko_0/counter[25] 497 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 817 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1_0_RNIR3DO2 55 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1_RNI50E62 244 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[113] 72 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[65] 87 16
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[9] 349 25
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 807 34
set_location ident_coreinst/IICE_INST/mdiclink_reg[108] 101 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 845 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[105] 124 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1_0_RNI46G22 210 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2_1_1_1 40 24
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[17] 396 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[2] 277 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[2] 276 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 881 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[16] 884 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[167] 151 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 658 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 686 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_162 120 27
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1 318 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 978 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 993 181
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 745 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[157] 104 27
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 780 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 647 60
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[63] 27 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[150] 110 25
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1119 169
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 853 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO 281 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[140] 73 42
set_location ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_4 335 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 865 46
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0_RNII5522 425 21
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 626 75
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 14 164
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 655 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1228 145
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 898 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 748 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 804 70
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 719 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 879 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 754 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 932 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 886 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 672 57
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[6] 397 24
set_location Communication_Switch_0/read_data_frame_1[1] 748 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_2_1_1_1 66 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 700 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 822 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2_1_1 247 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_2_1_1 218 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 674 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 794 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 1055 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 891 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[8] 373 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1794 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 828 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 927 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[35] 167 28
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 681 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1288 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[167] 150 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 696 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 839 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b6_BATJwN_4 115 24
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 787 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[91] 84 37
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 928 54
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1120 169
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 783 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 693 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 711 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 772 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 914 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1035 183
set_location ident_coreinst/IICE_INST/mdiclink_reg[76] 233 37
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 613 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[22] 327 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[39] 150 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 647 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[156] 73 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[350] 260 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RE_d1 922 49
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 790 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 816 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[10] 71 7
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[15] 295 31
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 651 79
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 752 48
set_location ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 258 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1226 153
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 929 60
set_location Controler_0/Command_Decoder_0/counter[16] 733 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 956 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[15] 292 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 693 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 637 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[265] 51 37
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3[5] 324 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1158 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 866 19
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1016 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 661 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 751 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 782 48
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_2_1_1_1 124 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[263] 54 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1239 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1_0_RNIDSPK2 96 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 949 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 667 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 625 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 715 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 846 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv_0[31] 867 6
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 756 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[108] 112 43
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 656 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 704 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 612 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_2_1_1 28 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_ac0_3 385 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 910 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 882 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 688 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1240 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 752 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 868 61
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[48] 325 9
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[16] 348 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 687 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 849 70
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 929 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 728 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 752 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1355 315
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 711 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 764 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 686 87
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[150] 72 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1247 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 604 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1238 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 869 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 798 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 632 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 706 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1216 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[166] 127 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 734 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1040 174
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[12] 693 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b6_BATJwN_4 31 6
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 809 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[204] 79 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 658 73
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 781 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2_1_1_1 19 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 759 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 692 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[185] 199 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 710 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2_1_1 249 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 790 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1_0 24 24
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 600 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 748 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[147] 73 9
set_location Controler_0/ADI_SPI_1/data_counter[1] 698 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 952 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 720 84
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[16] 248 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_10 192 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 646 73
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[11] 740 97
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[31] 313 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 783 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 827 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_2 146 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 911 70
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 827 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 366 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 968 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b6_BATJwN_4 159 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1240 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 881 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 854 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[29] 848 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 884 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 799 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 686 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[67] 51 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 954 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1220 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[195] 84 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 883 64
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1[1] 371 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1_RNI443D3 156 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_1[1] 278 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 639 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1_0_RNIH0M32 177 39
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[30] 300 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[48] 122 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 924 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 668 63
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[14] 254 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1313 150
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 668 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 876 145
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[5] 374 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 730 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 694 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 886 97
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 633 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[80] 88 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 954 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 930 57
set_location ident_coreinst/FTDI_INST/mdiclink_reg[42] 422 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 863 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[82] 91 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[190] 228 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 799 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1543 124
set_location ident_coreinst/IICE_INST/mdiclink_reg[99] 39 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[33] 166 28
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 668 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1 64 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[2] 635 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 714 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1250 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[56] 199 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 883 79
set_location Controler_0/ADI_SPI_1/sdio_1 693 49
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 770 60
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[2] 57 7
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_2_1_1_1 36 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[74] 100 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 758 144
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 685 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 758 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[21] 117 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[52] 34 28
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 744 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 622 19
set_location Controler_0/ADI_SPI_1/sclk 684 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[100] 128 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 970 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1246 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 919 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 903 81
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s[0] 355 31
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 753 51
set_location Controler_0/ADI_SPI_1/data_counter[6] 703 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 787 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1216 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2_1_1 51 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2_1_1 170 39
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2_1_1 233 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 965 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 786 79
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 695 51
set_location ident_coreinst/IICE_INST/mdiclink_reg[173] 47 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b6_BATJwN_4 96 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIBF9L[11] 270 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1326 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[7] 723 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 752 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv[31] 727 6
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[23] 330 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0 744 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 674 27
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 684 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1_0 55 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 909 70
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1127 169
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_4 377 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1 59 6
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 835 18
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_o3[2] 260 24
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 692 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1353 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 741 24
set_location Controler_0/Command_Decoder_0/counter[14] 731 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 698 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 697 127
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 842 69
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 709 75
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_4 401 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 721 54
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 589 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 646 22
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[24] 307 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1237 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 667 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[60] 152 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 687 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[111] 302 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1239 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[62] 155 16
set_location Communication_Switch_0/state_reg[1] 710 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 950 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 956 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 695 25
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 801 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 905 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 708 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 631 25
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 833 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[516] 171 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1173 175
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 552 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[34] 163 27
set_location ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_7 335 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 864 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b6_BATJwN_4 77 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1_0_RNI3LVA2 31 24
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[2] 337 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1_0_RNIAVFB2 33 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_2_1_1 56 21
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 596 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 788 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[28] 33 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 745 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 938 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 865 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 992 183
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[81] 88 31
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 714 54
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 724 33
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1 423 15
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO 253 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 918 115
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_1_or_0 383 6
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_2_1_1_1 60 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[103] 115 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1269 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 741 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 859 66
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 779 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 608 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 760 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1240 174
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[9] 991 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 920 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv[31] 763 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 797 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 121 150
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 736 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 949 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1055 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 725 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 899 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[91] 69 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 768 27
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 679 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 683 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 670 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[160] 289 46
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 754 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 739 34
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[12] 289 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 678 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a2[11] 274 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 703 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[52] 196 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 707 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 765 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 737 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 867 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2_1_1_1 177 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[109] 108 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 692 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 895 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 623 34
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 376 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 808 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 937 45
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[115] 301 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 742 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 638 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 819 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 659 22
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[27] 361 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1350 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 958 82
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1 58 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[11] 638 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 726 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1209 118
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 817 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1276 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b6_BATJwN_4 35 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1238 135
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 912 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 915 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 906 57
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX 336 21
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 688 46
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[4] 290 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1048 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[167] 276 46
set_location Controler_0/ADI_SPI_1/addr_counter[9] 718 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1781 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 797 58
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1033 171
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[36] 361 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_2_1_1_1 180 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 699 78
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1147 172
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[9] 714 127
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7] 394 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 896 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b6_BATJwN_4 57 6
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[163] 124 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[82] 12 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1 192 18
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[8] 289 22
set_location ident_coreinst/IICE_INST/mdiclink_reg[17] 201 31
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[11] 364 16
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[5] 398 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 661 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 664 31
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[61] 153 16
set_location Controler_0/ADI_SPI_1/counter_3[3] 694 42
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 848 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[8] 645 57
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 821 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 778 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 982 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1239 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[211] 79 19
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 672 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[29] 703 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 920 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1160 210
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 766 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 805 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 941 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[80] 38 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[10] 34 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 816 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 906 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[120] 164 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_2_1_1_1 185 18
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[97] 32 43
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 641 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 785 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 758 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 781 36
set_location Communication_Switch_0/Communication_vote_vector_RNIMRQD1[1] 753 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 762 28
set_location ident_coreinst/IICE_INST/mdiclink_reg[134] 176 16
set_location ident_coreinst/FTDI_INST/mdiclink_reg[31] 438 19
set_location Controler_0/ADI_SPI_1/data_counter[22] 719 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1855 69
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[19] 396 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1154 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1 190 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 591 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 729 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 690 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 997 183
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 654 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1045 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[179] 141 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[42] 190 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 677 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 782 63
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[111] 211 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 752 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 621 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1260 255
set_location ident_coreinst/IICE_INST/mdiclink_reg[55] 39 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 835 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 787 42
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o 104 18
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[2] 380 7
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 676 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1265 193
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE/U0_RGB1 576 13
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 601 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1044 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 775 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 730 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 652 175
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 651 61
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1055 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 915 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[8] 67 7
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 1810 234
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[11] 791 97
set_location Controler_0/gpio_controler_0/Outputs[9] 639 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1225 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 799 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[142] 114 28
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1146 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 805 30
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 679 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2_1_1 156 36
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 810 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[10] 393 33
set_location ident_coreinst/IICE_INST/mdiclink_reg[168] 137 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1215 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 834 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[73] 107 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[143] 72 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 866 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 786 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[135] 72 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 646 25
set_location ident_coreinst/IICE_INST/mdiclink_reg[104] 34 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 918 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1225 117
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4[1] 859 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1 95 33
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 809 78
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[17] 241 16
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 954 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 846 66
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 885 142
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1048 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[96] 108 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 1190 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 680 82
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[183] 210 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 733 126
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[11] 361 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 966 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 703 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1262 193
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_[8] 737 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2_1_1_1 274 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 634 25
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[28] 437 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 797 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 825 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[131] 192 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 845 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 843 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[101] 95 42
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6] 319 31
set_location Controler_0/ADI_SPI_0/sclk 595 49
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 806 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[104] 166 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 856 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 691 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 836 19
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[77] 128 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 784 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 805 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 914 79
set_location ident_coreinst/IICE_INST/mdiclink_reg[71] 257 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 649 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[94] 103 37
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 740 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 647 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 953 175
set_location ident_coreinst/FTDI_INST/mdiclink_reg[25] 384 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2_1_1 75 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 726 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 597 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 730 30
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[9] 715 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 702 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_2_1_1 217 15
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 827 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 915 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16] 222 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[82] 42 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 638 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1 68 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 857 141
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 629 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[4] 315 28
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 818 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[403] 22 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[186] 227 22
set_location Controler_0/gpio_controler_0/Outputs_RNO[4] 600 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2_1_1_1 49 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[25] 108 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2_1_1 27 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 820 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 912 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set_RNO 956 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 858 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 732 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[94] 103 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0] 220 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1_RNI45RN3 140 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 508 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 748 28
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 820 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1_0 256 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 861 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 679 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[149] 115 28
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 746 46
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[18] 364 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_11 24 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 702 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[23] 328 31
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT[3] 336 28
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 601 21
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO[8] 386 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[229] 145 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 706 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 1189 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[319] 172 43
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 678 51
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[169] 74 43
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_423_fast 318 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 620 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 768 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 595 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_8 142 18
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 821 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1709 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 790 45
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 919 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 841 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 709 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 751 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 766 31
set_location UART_Protocol_0/mko_0/counter[8] 480 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[77] 129 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1_0_RNI16S92 182 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[81] 149 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 708 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 747 88
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1573 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1290 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2_1_1_1 106 30
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[36] 301 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 725 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1292 154
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 737 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1_RNIH5MB2 256 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 773 142
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 942 51
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[6] 935 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 913 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 801 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1348 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 885 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 669 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 730 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 849 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b6_BATJwN_4 201 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 776 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1 149 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1163 255
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[3] 279 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 678 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[109] 300 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 745 55
set_location ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE[6] 382 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 965 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[44] 139 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 869 34
set_location Controler_0/ADI_SPI_0/counter[2] 590 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 632 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1 74 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[145] 180 19
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[6] 292 25
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[8] 360 19
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 741 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[9] 862 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 861 19
set_location ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_RNIPTHR2_0 371 21
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[80] 74 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[222] 107 10
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[33] 300 9
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[35] 157 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 690 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 181 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIMUCN[7] 674 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 692 60
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 664 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1215 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1287 154
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 979 184
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 787 33
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1 241 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[47] 264 46
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 626 78
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 916 60
set_location ident_coreinst/IICE_INST/mdiclink_reg[184] 47 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 651 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 875 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 961 175
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 641 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 962 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[156] 105 28
set_location Controler_0/ADI_SPI_0/data_counter[23] 624 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 858 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 847 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[163] 160 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[71] 34 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 832 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b6_BATJwN_4 166 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b6_BATJwN_4 93 33
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_1 349 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[251] 27 34
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_i_a3_1[0] 278 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 678 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 952 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1547 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 780 81
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[0] 648 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 969 45
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[136] 61 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1541 124
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 624 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[31] 28 10
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[509] 190 31
set_location Controler_0/Answer_Encoder_0/periph_data[15] 701 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1274 309
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 665 31
set_location ident_coreinst/IICE_INST/mdiclink_reg[56] 45 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[35] 173 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1214 118
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[8] 648 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[113] 114 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 763 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[62] 264 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 927 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 971 85
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[235] 55 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[200] 81 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b6_BATJwN_4 68 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[56] 199 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 967 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[160] 121 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 774 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[233] 128 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_o2 392 33
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[14] 270 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 679 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 843 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[115] 216 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 826 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 933 43
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[44] 387 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 944 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 857 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 744 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[17] 92 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 728 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[28] 704 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 600 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 622 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8] 216 46
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 757 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 780 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1258 130
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1020 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[34] 207 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 724 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[375] 236 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 761 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[503] 149 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[304] 171 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 680 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 847 67
set_location ident_coreinst/IICE_INST/mdiclink_reg[116] 82 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1627 216
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 837 78
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1_RNI4GEH2 59 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1153 153
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_r 284 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 606 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[158] 80 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[34] 407 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 797 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 785 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 929 64
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[21] 384 4
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[4] 724 7
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 867 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b6_BATJwN_4 57 21
set_location ident_coreinst/IICE_INST/mdiclink_reg[2] 229 22
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_11 193 15
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[69] 74 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 783 48
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[1] 367 4
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 737 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 747 21
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 642 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 745 91
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[13] 324 19
set_location Controler_0/Command_Decoder_0/cmd_data[16] 787 46
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs[3] 377 7
set_location Controler_0/ADI_SPI_1/data_counter[12] 709 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 887 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1247 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[3] 712 84
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 694 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 899 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 855 73
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[30] 336 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 864 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 929 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_2_1_1_1 32 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 721 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO_0 245 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1014 319
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[2] 398 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 927 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 947 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 614 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1247 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1232 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i[0] 284 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 958 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1318 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 871 142
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 622 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1285 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 679 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 899 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 753 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 833 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 782 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 642 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 856 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 646 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_2_1_1 210 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 842 96
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[12] 935 48
set_location Communication_Switch_0/state_reg[5] 712 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 774 55
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[28] 308 10
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[5] 612 75
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO[49] 324 9
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 755 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 684 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 702 15
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1_RNIA9672 201 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1238 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1273 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 749 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[6] 37 19
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_3[13] 372 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 804 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 800 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 793 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 856 61
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_r 253 21
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[9] 288 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 684 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 700 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1 107 33
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 805 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[269] 42 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 976 85
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 819 72
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_2_1_1_1 107 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 764 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1001 174
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 869 46
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 983 184
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 890 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 851 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 802 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 728 27
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[19] 240 16
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_m2_i_a3 395 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 781 144
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[359] 255 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 549 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 840 96
set_location ident_coreinst/IICE_INST/mdiclink_reg[147] 211 28
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[1] 322 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1294 154
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 670 73
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[19] 288 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 727 58
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 741 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 922 69
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 923 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1 176 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 706 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 803 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1204 151
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 619 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[72] 265 37
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1140 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_2_1_1_1 14 36
set_location ident_coreinst/IICE_INST/mdiclink_reg[120] 91 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 659 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[61] 73 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1246 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 865 19
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[32] 241 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 768 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1632 336
set_location Controler_0/REGISTERS_0/state_reg[3] 758 49
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[160] 121 34
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1209 193
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[224] 105 10
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[153] 124 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 662 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1278 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[90] 95 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 885 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1231 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1_0_RNIDSU93 68 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 853 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 933 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_8 193 36
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4[29] 330 15
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[8] 312 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1677 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 688 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[165] 129 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[23] 15 10
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 820 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 899 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 862 54
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[11] 378 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1513 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[262] 48 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1_0 19 36
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b6_BATJwN_4 408 21
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541[21] 918 60
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs[3] 401 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 613 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 941 42
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0 426 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 949 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 669 172
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1252 193
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 805 78
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 673 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 886 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 940 70
set_location Controler_0/gpio_controler_0/read_data_frame[11] 671 76
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_[7] 787 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_5[0] 750 48
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 707 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10[0] 284 18
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[156] 105 27
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_117 148 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[91] 24 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 859 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 818 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1256 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 774 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1240 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_2_1_1 37 36
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_0 213 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 852 60
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[21] 336 10
set_location UART_Protocol_0/mko_0/counter[12] 484 151
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1_0 384 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 869 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 854 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1283 142
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 738 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 730 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 867 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[118] 217 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 801 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1812 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1022 171
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[26] 398 7
set_location Controler_0/ADI_SPI_0/data_counter[26] 627 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 650 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 654 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1550 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 628 73
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 696 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b6_BATJwN_4 163 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 758 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1046 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1_RNIS8RA2 172 15
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1012 181
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 691 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 803 54
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI25E01[14] 927 54
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[5] 749 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1355 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 906 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 769 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 719 30
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 684 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[93] 313 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2_1_1_1 69 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1004 183
set_location Controler_0/ADI_SPI_1/addr_counter[22] 731 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 710 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 680 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 651 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1 111 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 882 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 755 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1030 183
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF56 254 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[40] 71 16
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 681 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[104] 312 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[166] 127 33
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[124] 157 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 804 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 782 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 615 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 770 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 647 106
set_location ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb[7] 372 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 729 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 794 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 697 58
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0[20] 336 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 922 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 916 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[35] 120 9
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 967 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1624 124
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_39 356 9
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[43] 388 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2_1_1_1 266 33
set_location Controler_0/ADI_SPI_0/data_counter[13] 614 46
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[85] 32 34
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[15] 116 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 644 57
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[11] 416 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 871 64
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[26] 360 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 857 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 69 69
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[182] 183 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1203 151
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 799 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[186] 182 15
set_location ident_coreinst/FTDI_INST/mdiclink_reg[6] 419 16
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[8] 268 28
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[128] 48 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1172 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 714 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1053 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[395] 47 25
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[5] 288 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 751 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 849 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1229 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 883 55
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[8] 359 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 886 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1234 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[22] 707 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 852 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1545 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1_0_RNIQK2S1 253 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 849 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[106] 125 31
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1014 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 644 73
set_location ident_coreinst/IICE_INST/mdiclink_reg[176] 36 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1217 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1049 106
set_location ident_coreinst/IICE_INST/mdiclink_reg[164] 135 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 842 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[181] 216 22
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 842 64
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 794 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 790 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[158] 288 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 731 31
set_location Controler_0/gpio_controler_0/read_data_frame[4] 645 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[32] 152 22
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 960 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 708 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 786 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1317 115
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[10] 652 78
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[107] 111 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 855 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 934 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 702 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 830 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 715 21
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 949 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 804 42
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14 395 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 810 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 721 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 651 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[18] 94 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_voSc3_rGt 252 21
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 811 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1167 145
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[174] 133 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 851 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 795 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[11] 43 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 770 28
set_location ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[1] 353 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 716 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 802 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 877 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b6_BATJwN_4 23 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 916 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 1188 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[311] 162 40
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[7] 912 54
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 902 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 817 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 656 33
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[133] 81 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 849 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1267 256
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 832 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[126] 106 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 710 79
set_location Controler_0/ADI_SPI_1/counter_3[1] 673 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 711 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 642 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2_1_1_1 189 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[113] 224 30
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 610 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1235 144
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[72] 61 21
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[29] 397 7
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv_0[31] 835 6
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[178] 100 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[25] 698 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 944 63
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[28] 324 16
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[155] 96 34
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 661 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 601 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1345 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 949 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 897 61
set_location UART_Protocol_1/mko_0/counter[17] 737 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 1043 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 637 22
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[188] 181 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 643 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[130] 54 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[5] 696 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b6_BATJwN_4 63 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 847 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 845 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[264] 52 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 845 57
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM[32] 396 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 830 69
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[16] 311 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 906 81
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO_0[0] 270 24
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 605 57
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[3] 405 28
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT[3] 348 28
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1027 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_2_1_1_1 67 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[185] 101 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 927 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv[31] 866 9
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 778 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 873 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 952 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2_1_1_1 36 24
set_location ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[9] 423 19
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[170] 229 16
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1 203 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[88] 90 36
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 645 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIO67S[4] 689 105
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1158 172
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[15] 253 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 782 127
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[7] 714 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 783 46
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[172] 94 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 735 88
set_location ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0[12] 275 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b9_2FszJ_rG1_1_RNO 252 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 859 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1229 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 729 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 730 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 720 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 911 64
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[4] 676 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[107] 216 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b6_BATJwN_4 36 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[69] 264 37
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[122] 221 31
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG[18] 293 16
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[21] 406 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 656 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 956 43
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[105] 120 37
set_location ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[8] 402 24
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[114] 178 19
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 950 43
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 636 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 841 64
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[16] 13 16
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[132] 55 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 696 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 756 75
set_location ident_coreinst/IICE_INST/mdiclink_reg[51] 29 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 786 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 902 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 696 58
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 975 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1000 183
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI69E01[16] 928 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 847 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 684 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 609 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1 166 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1241 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 656 22
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 907 60
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 674 52
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 714 75
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1_0 57 27
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_3 313 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 926 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[91] 312 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1242 139
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 781 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[118] 213 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 655 21
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 690 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 754 28
set_location Controler_0/Answer_Encoder_0/periph_data[14] 697 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1216 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 719 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 710 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 961 45
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1 12 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 895 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 938 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 828 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 853 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 804 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 841 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 759 43
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[22] 12 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 650 78
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[2] 373 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1275 136
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 670 57
set_location ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b6_BATJwN_4 429 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[127] 75 25
set_location Controler_0/ADI_SPI_1/data_counter[25] 722 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 780 144
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 896 63
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[4] 363 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[103] 115 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 662 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 979 175
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[16] 344 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[38] 212 31
set_location Controler_0/ADI_SPI_1/addr_counter[26] 735 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 829 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 841 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 827 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB 262 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1_0 54 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b6_BATJwN_4 259 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 687 18
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[31] 835 7
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_2[0] 758 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 662 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1_0 81 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 693 172
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 663 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1092 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 880 64
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[172] 144 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[30] 842 10
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[61] 97 16
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 623 21
set_location Controler_0/ADI_SPI_0/data_counter[16] 617 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 794 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[38] 156 28
set_location Controler_0/gpio_controler_0/Outputs[7] 601 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 701 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1210 145
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[5] 48 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 788 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[191] 180 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 967 79
set_location ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0[3] 372 28
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 607 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1 22 9
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b6_BATJwN_4 201 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 914 261
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 741 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 607 25
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[134] 30 25
set_location Controler_0/Command_Decoder_0/counter[15] 732 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 957 79
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 613 81
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[59] 176 19
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 876 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 726 79
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[14] 18 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 658 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 636 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 605 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 644 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 693 127
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_o2_RNIR2P21 384 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 697 61
set_location ident_coreinst/FTDI_INST/b5_nUTGT/un1_b13_nAzGfFM_sLsv3_10_0 360 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 772 34
set_location Controler_0/ADI_SPI_0/data_counter[22] 623 46
set_location ident_coreinst/IICE_INST/mdiclink_reg[142] 193 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 736 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 736 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 841 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[423] 54 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1092 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_2_1_1 45 6
set_location USB_3_Protocol_0/Synchronizer_0/Chain[1] 728 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 782 27
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1144 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1273 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 683 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 960 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 851 46
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 766 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 866 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 703 16
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0[8] 359 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[414] 41 28
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 325 24
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2_RNIMCBU 393 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[182] 212 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 856 19
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10[10] 240 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 611 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 913 63
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[9] 369 16
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 961 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[79] 276 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 790 141
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 769 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 870 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2_1_1 229 36
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 627 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[39] 240 43
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1135 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 887 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 725 127
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 737 54
set_location ident_coreinst/FTDI_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 346 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 627 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1813 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_2_1_1_1 65 18
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[351] 261 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 853 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2_1_1_1 250 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 617 19
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 681 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1632 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 791 145
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[3] 53 7
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1285 171
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 850 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 764 201
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 727 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 914 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_8 43 9
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 698 73
set_location ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_1[4] 382 36
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[112] 212 34
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_2_1_1 130 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 714 88
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 807 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[9] 705 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1054 183
set_location ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[4] 312 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 643 106
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[3] 312 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[13] 633 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1390 216
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1128 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1968 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 842 75
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 788 21
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 602 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 635 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1230 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 840 18
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_[7] 1048 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 765 27
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb[6] 319 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 796 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 746 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 781 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[160] 122 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 989 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[154] 81 30
set_location Communication_Switch_0/DataFifo_RD_1_1 746 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 876 75
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[115] 125 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 937 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 865 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 935 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 744 30
set_location Controler_0/Answer_Encoder_0/cmd_CDb 754 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 931 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 867 67
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 1042 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1243 138
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 913 69
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1_0 237 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 664 36
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b6_BATJwN_4 150 9
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[69] 24 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 770 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 754 15
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 631 19
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 784 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 868 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 810 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 588 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[95] 107 37
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[190] 88 10
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1163 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 672 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 657 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1 192 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0_RNIONLO2 172 33
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[30] 312 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1192 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 610 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 922 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1356 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[70] 71 22
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[12] 434 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1300 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[174] 142 37
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[72] 103 22
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[99] 143 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1212 144
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 720 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 956 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[14] 656 48
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[150] 124 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 789 27
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 798 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_28_i_i_o2 740 9
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1124 172
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[0] 929 51
set_location UART_Protocol_1/mko_0/counter[16] 736 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 876 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[99] 109 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 704 61
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4[76] 108 15
set_location ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg[123] 134 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 841 18
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 747 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 881 79
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2_1_1 64 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 831 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 854 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[220] 130 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 883 151
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 908 60
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_[11] 993 109
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[176] 174 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO[60] 156 9
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 829 78
set_location Controler_0/ADI_SPI_0/addr_counter[12] 649 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 619 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 887 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 932 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 940 46
set_location Data_Block_0/Test_Generator_0/Test_Data_0_[10] 715 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 994 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 946 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 675 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 829 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 859 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 894 75
set_location ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1[4] 406 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[239] 57 22
set_location ident_coreinst/FTDI_INST/mdiclink_reg[21] 324 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1244 172
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 670 42
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2[187] 237 19
set_location ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9[38] 396 16
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 588 76
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C[47] 184 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 764 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1315 150
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 611 21
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[55] 159 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL 842 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[345] 270 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 742 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 821 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 866 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[324] 233 34
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[40] 127 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 866 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 941 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 834 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 949 57
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 624 70
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1_2 259 21
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b6_BATJwN_4 123 18
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIAMTD2[2] 602 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 746 10
set_location ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[3] 285 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1560 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1236 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1632 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1560 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 216 287
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 288 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 588 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 2076 260
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0_INST_HI1 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2364 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1752 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2292 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1452 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 912 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1752 68
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 252 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1560 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1344 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 180 341
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 804 68
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1_INST_HI1 36 14
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 0 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1344 68
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 588 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2184 41
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1896 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 588 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 732 260
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2_INST_HI1 108 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 768 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 252 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1668 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1824 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2328 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1752 368
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 288 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1164 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2004 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2292 149
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1668 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1092 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 360 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 588 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 624 179
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 324 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1452 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1860 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1452 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1452 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 696 95
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3_INST_HI1 72 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1308 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 0 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 468 260
set_location Controler_0/REGISTERS_0/memory_memory_0_0 660 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 396 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1200 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 288 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1452 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 912 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 912 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2148 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1020 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1788 41
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 144 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1560 314
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1_INST_HI1 216 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 768 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2040 314
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 144 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 540 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 984 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1164 206
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 72 68
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1752 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 36 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1416 341
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 696 206
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1752 41
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 324 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 876 314
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2184 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 840 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1788 122
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 0 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 72 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2220 341
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 984 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1236 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1932 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1164 314
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2292 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1824 68
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1932 341
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1236 287
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 216 68
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1860 206
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 216 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 588 149
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 504 341
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1896 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 432 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1344 149
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1416 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1704 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2256 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1524 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1092 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1932 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1272 14
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1236 68
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2076 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1020 122
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2112 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2004 95
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2112 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 840 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2148 14
set_location ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 288 149
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 876 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 984 287
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1860 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1308 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 468 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 72 260
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 36 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2184 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1668 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1380 95
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0_INST_HI1 108 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 252 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 696 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 984 68
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 624 368
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 468 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 72 122
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 144 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1164 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 180 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 624 41
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2256 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2148 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 540 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 948 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2076 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 432 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2076 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 180 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2400 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1416 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1788 95
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2256 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1824 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2328 206
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 912 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1164 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 876 206
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 912 149
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1788 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 624 260
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 432 287
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1752 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 288 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 252 260
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 804 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1668 287
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4_INST_HI1 180 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1236 149
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 732 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1287 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 900 72
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_891 1049 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8] 1008 90
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3 1044 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 840 141
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1248 192
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 639 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 636 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 948 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894 1275 198
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 696 72
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3 985 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 689 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1274 135
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 768 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 756 72
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 959 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 639 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 768 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 771 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_RNIM4B62 240 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 828 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 744 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 792 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 842 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 791 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892 985 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 977 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 648 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 876 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1620 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 852 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 636 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 901 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1272 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1287 114
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 767 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 887 72
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026 792 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 771 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1308 114
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 828 51
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334 588 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 780 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1 708 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 873 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 639 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 852 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O 925 42
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890 1008 180
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 472 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1227 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1320 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 864 54
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335 681 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 792 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1539 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 615 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 828 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F 840 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1044 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 612 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 912 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 947 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 672 60
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 732 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 840 33
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 600 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 804 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 924 114
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026 660 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 840 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 828 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 966 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 840 54
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 720 72
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889 1008 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0] 309 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 72 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1323 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 792 45
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 960 174
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNIQNPF1[1] 372 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 912 51
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 708 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 540 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 744 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1189 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 741 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 690 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 768 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 936 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 600 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 744 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1032 123
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_cy 360 6
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 648 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 984 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 618 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG 867 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 816 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 876 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 709 81
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893 972 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 888 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1227 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 564 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 660 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 636 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0 912 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888 948 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 747 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 708 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1047 135
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 939 171
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895 916 174
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI[8] 914 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 780 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 867 141
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2 1056 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1149 117
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 627 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 900 114
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 720 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 960 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 744 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1044 126
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 696 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 662 174
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897 708 126
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2 732 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_1145 816 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 720 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 49 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1347 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N 864 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 900 78
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 636 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 816 69
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1_RNI629R 216 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 865 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 792 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1224 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8] 996 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 804 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1200 117
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0] 348 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 864 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 676 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 844 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 638 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q 858 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2 732 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 672 105
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 606 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 768 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1216 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 804 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1278 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 804 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146 861 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 624 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 952 114
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3 1033 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 624 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1332 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 600 27
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1137 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 804 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 759 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3 783 96
set_location Controler_0/Command_Decoder_0/counter_s_1329 717 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 816 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 684 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 960 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 642 72
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_896 1116 165
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0 851 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 927 117
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 732 45
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 507 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 440 264
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1610 216
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 912 315
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 1935 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1010 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 2095 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 162 183
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 705 288
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 2019 306
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 2059 96
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 255 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1023 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 1275 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 1820 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 1515 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 1273 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1572 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 809 213
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 1932 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 912 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 1900 240
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 768 57
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 2199 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1059 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 1791 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 429 210
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 387 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 2208 216
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 1795 195
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 569 315
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 1275 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 1788 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 1515 306
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 868 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1647 228
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 2013 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 2112 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 792 75
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1577 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 741 333
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 153 237
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 1935 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 1272 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 1512 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 1932 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 2196 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 432 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 288 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 232 150
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1750 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 580 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 580 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1744 313
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 1750 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 580 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 1744 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB24 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB25 580 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB26 586 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 586 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 586 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 586 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1750 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1750 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 586 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 583 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1742 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1748 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 577 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 583 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1742 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1748 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 577 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 583 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1742 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1748 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 577 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1748 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 583 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1742 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1748 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 577 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 583 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1742 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1748 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 577 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 583 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1742 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 577 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1748 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 577 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 583 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1742 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1748 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 577 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 583 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1742 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1748 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 577 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 583 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 583 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1742 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1748 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 577 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 583 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1742 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1748 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 577 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 583 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1742 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1742 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1748 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 577 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 583 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1742 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1748 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1748 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 577 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 583 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1742 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 582 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 582 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 582 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 576 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 582 12
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 584 95
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 584 68
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB2 584 41
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB3 578 14
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB4 584 14
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3/U0_RGB1_RGB0 579 13
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 581 12
set_location I_1/U0_RGB1_RGB0 586 41
set_location I_1/U0_RGB1_RGB1 580 14
set_location I_1/U0_RGB1_RGB2 586 14
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1171 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1166 163
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 636 44
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 648 44
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 660 44
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 600 47
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 612 47
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 624 47
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334_CC_0 588 53
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 708 53
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 720 53
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 732 53
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 696 47
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 708 47
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 720 47
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_0 681 44
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_1 684 44
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_0 717 44
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_1 720 44
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_2 732 44
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_3 744 44
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 767 35
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_1 768 35
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 792 38
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 804 47
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 804 53
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 792 47
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 732 47
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 615 74
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 624 74
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 642 74
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 648 74
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 606 56
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 612 56
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 618 53
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 624 53
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 627 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 636 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 639 53
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 648 53
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 732 62
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 672 62
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889_CC_0 1008 176
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_891_CC_0 1049 173
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_896_CC_0 1116 167
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_0 1008 182
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_1 1020 182
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1248 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1260 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 960 176
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 972 176
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 959 173
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 960 173
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_2 972 173
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1137 173
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_1 1140 173
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 939 173
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 948 173
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 977 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 984 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 960 89
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4[8]_CC_0 1008 92
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2[8]_CC_0 996 92
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888_CC_0 948 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 966 83
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 972 83
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_0 972 185
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_1 984 185
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892_CC_0 985 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_0 916 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_1 924 176
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_0 1275 200
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_1 1284 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 660 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 672 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 689 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 696 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 639 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 648 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 639 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 648 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 662 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 672 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 924 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 936 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 952 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 960 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 844 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 852 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 900 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 912 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 927 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 936 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 771 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 780 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 768 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 780 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 684 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 696 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 638 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 648 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 771 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 780 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1224 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1236 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1216 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1224 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1047 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1056 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1189 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1200 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1227 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1236 155
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 720 128
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 732 128
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 792 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 804 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 744 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 756 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1032 125
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1044 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1272 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1284 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1274 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1284 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1539 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1548 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1620 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1632 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1278 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1284 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1287 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1296 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1227 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1236 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1200 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1212 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1149 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1152 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1287 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1296 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 840 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 852 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 867 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 876 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 759 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 768 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 865 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 876 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 842 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 852 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1308 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1320 116
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1320 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1332 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1332 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1344 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1347 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1356 101
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1323 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1332 128
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1044 128
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1056 128
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1044 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1056 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 741 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 744 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 984 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 996 107
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3_CC_0 783 98
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2_CC_0 732 98
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3_CC_0 1033 128
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2_CC_0 1056 125
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3_CC_0 1044 110
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2_CC_0 732 125
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3_CC_0 985 110
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897_CC_0 708 128
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 672 107
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 684 107
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 676 101
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 684 101
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 49 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 60 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 72 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 84 71
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 690 107
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 696 107
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 648 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 660 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 672 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 708 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 720 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 732 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 709 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 720 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 732 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_0 708 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_1 720 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_2 732 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 648 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 660 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 672 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 744 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 756 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 747 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 756 89
set_location ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1[1].b13_oRB_MqCD2_t_x_RNIQNPF1[1]_CC_0 372 26
set_location ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_cy_CC_0 360 8
set_location ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0]_CC_0 348 29
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_RNIM4B62_CC_0 240 29
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1_RNI629R_CC_0 216 38
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0]_CC_0 309 29
set_location ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry[0]_CC_1 312 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 612 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 636 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 600 26
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 540 17
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 564 17
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 636 35
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 624 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 600 29
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 912 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 864 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 887 74
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_1 888 74
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 901 71
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 888 71
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 876 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 900 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 900 74
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 864 56
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 876 53
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 816 71
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 804 56
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 852 56
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 696 74
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 708 74
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 472 152
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 480 152
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 492 152
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_0 660 74
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_1 672 74
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_2 684 74
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 828 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 791 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 792 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 828 35
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 720 17
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 744 20
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 804 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 816 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 840 35
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 756 74
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 792 74
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 780 80
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 744 65
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 732 65
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 780 74
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 768 74
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 768 80
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 828 53
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 840 56
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 960 65
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 948 71
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 816 53
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 768 56
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 780 56
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 720 74
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 732 74
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 744 74
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_0 792 35
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_1 804 35
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_2 816 35
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0_CC_0 912 47
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_0 925 44
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_1 936 44
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 947 44
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 948 44
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI[8]_CC_0 914 44
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI[8]_CC_1 924 44
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 912 53
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F_CC_0 840 26
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 804 26
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N_CC_0 864 20
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 636 17
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 624 17
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_1145_CC_0 816 26
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 828 26
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 852 20
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_0 858 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_1 864 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG_CC_0 867 44
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG_CC_1 876 44
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 840 17
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 852 17
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 936 17
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_1 948 17
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146_CC_0 861 47
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146_CC_1 864 47
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 873 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_1 876 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0 851 44
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_1 852 44
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_2 864 44
