Analysis & Elaboration report for test_VGA
Mon Nov 30 10:46:14 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |test_VGA
  5. Parameter Settings for User Entity Instance: buffer_ram_dp:DP_RAM
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "FSM_game:juego"
  8. Port Connectivity Checks: "VGA_Driver640x480:VGA640x480"
  9. Port Connectivity Checks: "buffer_ram_dp:DP_RAM"
 10. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Nov 30 10:46:14 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; test_VGA                                    ;
; Top-level Entity Name              ; test_VGA                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |test_VGA ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; CAM_SCREEN_X   ; 160   ; Signed Integer                                  ;
; CAM_SCREEN_Y   ; 120   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_ram_dp:DP_RAM                                       ;
+----------------+-----------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                 ; Type           ;
+----------------+-----------------------------------------------------------------------+----------------+
; AW             ; 15                                                                    ; Signed Integer ;
; DW             ; 12                                                                    ; Signed Integer ;
; imageFILE      ; C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/image.men ; String         ;
+----------------+-----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; test_VGA           ; test_VGA           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_game:juego"                                                                                                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_px_addr ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (15 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND. ;
; mem_px_data ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (12 bits) it drives.  The 11 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Driver640x480:VGA640x480"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; posX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; posY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer_ram_dp:DP_RAM"                                                                                                                                   ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; addr_out[10..8]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr_out[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; addr_out[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; addr_out[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; addr_out[14]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; addr_out[13]     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr_out[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; reset            ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 30 10:45:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file scr/cl_25_24_quartus.v
    Info (12023): Found entity 1: cl_25_24_quartus File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/cl_25_24_quartus.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file scr/fsm_game.v
    Info (12023): Found entity 1: FSM_game File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file scr/vga_driver.v
    Info (12023): Found entity 1: VGA_Driver640x480 File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file scr/test_vga.v
    Info (12023): Found entity 1: test_VGA File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v
    Info (12023): Found entity 1: buffer_ram_dp File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/buffer_ram_dp.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at test_VGA.v(165): created implicit net for "btnr" File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 165
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (12127): Elaborating entity "test_VGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at test_VGA.v(55): object "clk12M" assigned a value but never read File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 55
Info (12128): Elaborating entity "buffer_ram_dp" for hierarchy "buffer_ram_dp:DP_RAM" File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 121
Warning (10850): Verilog HDL warning at buffer_ram_dp.v(54): number of words (19214) in memory file does not match the number of elements in the address range [0:32767] File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/buffer_ram_dp.v Line: 54
Info (12128): Elaborating entity "VGA_Driver640x480" for hierarchy "VGA_Driver640x480:VGA640x480" File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 139
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(57): truncated value with size 32 to match size of target (10) File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v Line: 57
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (9) File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(67): truncated value with size 32 to match size of target (9) File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_driver.v(71): truncated value with size 32 to match size of target (10) File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/VGA_driver.v Line: 71
Info (12128): Elaborating entity "FSM_game" for hierarchy "FSM_game:juego" File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 170
Warning (10034): Output port "mem_px_addr" at FSM_game.v(8) has no driver File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v Line: 8
Warning (10034): Output port "mem_px_data" at FSM_game.v(9) has no driver File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v Line: 9
Warning (10034): Output port "px_wr" at FSM_game.v(11) has no driver File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/FSM_game.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "btnr" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 165
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "btnr" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 165
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "btnr" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 165
    Warning (12110): Net "DP_RAM_addr_in[14]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[13]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[12]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[11]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[10]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[9]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[8]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[7]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[6]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[5]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[4]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[3]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[2]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_addr_in[1]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 60
    Warning (12110): Net "DP_RAM_data_in[11]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[10]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[9]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[8]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[7]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[6]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[5]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[4]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[3]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[2]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
    Warning (12110): Net "DP_RAM_data_in[1]" is missing source, defaulting to GND File: C:/Users/UECCI/Desktop/proyecto_digital1 2020-2/quartus/scr/test_VGA.v Line: 61
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Mon Nov 30 10:46:14 2020
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:39


