 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Oct 25 07:05:14 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    22
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'CLK_DIV', cell 'C110' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_address_width3', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_address_width3', cell 'C49' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'C242' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C82' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C126' does not drive any nets. (LINT-1)
Warning: In design 'des', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'start_check', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'stop_check', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'parity_check', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'ser', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ASYNC_FIFO_full' driven by pin 'ASYNC_FIFO/wfull' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'des', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'start_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'parity_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_TOP', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit' is connected to logic 0. 
Warning: In design 'UART_TX_TOP', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Oct 25 19:57:33 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    22
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'CLK_DIV', cell 'C110' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_address_width3', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_address_width3', cell 'C49' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'C242' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C82' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C126' does not drive any nets. (LINT-1)
Warning: In design 'des', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'start_check', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'stop_check', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'parity_check', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'ser', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ASYNC_FIFO_full' driven by pin 'ASYNC_FIFO/wfull' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'des', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'start_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'parity_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_TOP', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit' is connected to logic 0. 
Warning: In design 'UART_TX_TOP', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Oct 28 22:35:44 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              24
    Cells do not drive (LINT-1)                                    22
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'CLK_DIV', cell 'C110' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_address_width3', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_address_width3', cell 'C49' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_UART_RX', cell 'C242' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C82' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C126' does not drive any nets. (LINT-1)
Warning: In design 'des', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'start_check', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'stop_check', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'parity_check', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'ser', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ASYNC_FIFO_full' driven by pin 'ASYNC_FIFO/wfull' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'des', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'start_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'parity_check', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_TOP', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit' is connected to logic 0. 
Warning: In design 'UART_TX_TOP', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX_WIDTH8', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
