

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Jul  6 16:01:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        fir
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    177|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|     139|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     139|    228|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_145_p2       |     *    |      3|  0|  20|          32|          32|
    |i_fu_91_p2            |     +    |      0|  0|  12|           3|           1|
    |result_1_fu_149_p2    |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_85_p2     |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp2_i_fu_112_p2  |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_i_fu_118_p2  |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_i_fu_106_p2   |   icmp   |      0|  0|   8|           2|           1|
    |or_cond_fu_124_p2     |    or    |      0|  0|   8|           1|           1|
    |newSel1_fu_130_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_137_p3     |  select  |      0|  0|  32|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 177|          79|         108|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  33|          6|    1|          6|
    |i_1_reg_61     |   9|          2|    3|          6|
    |result_reg_72  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  51|         10|   36|         76|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_1_reg_61         |   3|   0|    3|          0|
    |i_reg_162          |   3|   0|    3|          0|
    |newSel3_reg_167    |  32|   0|   32|          0|
    |result_reg_72      |  32|   0|   32|          0|
    |taps_load_reg_177  |  32|   0|   32|          0|
    |tmp_5_reg_182      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 139|   0|  139|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|taps_address0    | out |    2|  ap_memory |     taps     |     array    |
|taps_ce0         | out |    1|  ap_memory |     taps     |     array    |
|taps_q0          |  in |   32|  ap_memory |     taps     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

