[
    {
        "name": "_Z8csr_vmulP10CSR_MatrixP6VectorS2_",
        "df_function": "%F202",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 47,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 3,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 47,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 csr_vmul) BB 'codeRepl' [Loop] 'Outline_T3_F202_R2_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 36,
                        "column": 3
                    },
                    "end_loc": {
                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                        "line": 46,
                        "column": 3
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_13_*0(0,320)arg.A0(0,32)",
                                "name": "matrix->row_count",
                                "display_name": "int CSR_Matrix::row_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 36,
                                        "column": 35
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_13_*0(0,320)arg.A3(128,64)",
                                "name": "matrix->row_pointers",
                                "display_name": "int *CSR_Matrix::row_pointers"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 16,
                                                "end": 24,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 40,
                                        "column": 26
                                    },
                                    "access_type": "i32*",
                                    "access_bit_width": 64,
                                    "exec_count": 3
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 16,
                                                "end": 24,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 40,
                                        "column": 57
                                    },
                                    "access_type": "i32*",
                                    "access_bit_width": 64,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_13_*0(0,320)arg.A3(128,64)*0(0,32)+?(?,32)",
                                "name": "(*matrix->row_pointers)",
                                "display_name": "int *CSR_Matrix::row_pointers"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 40,
                                        "column": 18
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 40,
                                        "column": 49
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_13_*0(0,320)arg.A5(256,64)",
                                "name": "matrix->values",
                                "display_name": "float *CSR_Matrix::values"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 32,
                                                "end": 40,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 42,
                                        "column": 22
                                    },
                                    "access_type": "float*",
                                    "access_bit_width": 64,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_13_*0(0,320)arg.A5(256,64)*0(0,32)+?(?,32)",
                                "name": "(*matrix->values)",
                                "display_name": "float *CSR_Matrix::values"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 42,
                                        "column": 14
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_13_*0(0,320)arg.A4(192,64)",
                                "name": "matrix->col_indices",
                                "display_name": "int *CSR_Matrix::col_indices"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 24,
                                                "end": 32,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 42,
                                        "column": 57
                                    },
                                    "access_type": "i32*",
                                    "access_bit_width": 64,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_13_*0(0,320)arg.A4(192,64)*0(0,32)+?(?,32)",
                                "name": "(*matrix->col_indices)",
                                "display_name": "int *CSR_Matrix::col_indices"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 42,
                                        "column": 49
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_15_*0(0,128)arg.A0(0,64)",
                                "name": "out->values",
                                "display_name": "float *Vector::values"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 45,
                                        "column": 10
                                    },
                                    "access_type": "float*",
                                    "access_bit_width": 64,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_15_*0(0,128)arg.A0(0,64)*0(0,32)+?(?,32)",
                                "name": "(*out->values)",
                                "display_name": "float *Vector::values"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 45,
                                        "column": 22
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_14_*0(0,128)arg.A0(0,64)",
                                "name": "vector->values",
                                "display_name": "float *Vector::values"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 42,
                                        "column": 42
                                    },
                                    "access_type": "float*",
                                    "access_bit_width": 64,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                    "line": 3,
                                    "column": 0
                                },
                                "id": "VId_14_*0(0,128)arg.A0(0,64)*0(0,32)+?(?,32)",
                                "name": "(*vector->values)",
                                "display_name": "float *Vector::values"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 42,
                                        "column": 34
                                    },
                                    "access_type": "float",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 84
                },
                "subregions": [
                    {
                        "id": "%F203_R2",
                        "description": "<loop 'for.cond'>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 36,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 46,
                                "column": 3
                            }
                        }
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%L2",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 36,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 46,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%L3",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 40,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 43,
                                "column": 5
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 78,
                            "max": 78
                        },
                        "ii": {
                            "min": 26,
                            "max": 26
                        },
                        "effective_tc": {
                            "min": 3,
                            "max": 3
                        },
                        "tc": {
                            "min": 3,
                            "max": 3
                        },
                        "ureg_id": "%L2",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 36,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 46,
                                "column": 3
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 2
                                },
                                "variable": {
                                    "name": "matrix",
                                    "display_name": "matrix",
                                    "id": "16",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "out",
                                    "display_name": "out",
                                    "id": "17",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 10,
                                    "max": 10
                                },
                                "variables": [
                                    {
                                        "name": "sum [phi]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 0,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store sum.0.lcssa, arrayidx24",
                                        "display_name": "(*out->values)",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 45,
                                            "column": 22
                                        }
                                    },
                                    {
                                        "name": "sum [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "i26 = load arrayidx14",
                                        "display_name": "(*matrix->values)",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 42,
                                            "column": 14
                                        }
                                    },
                                    {
                                        "name": "i33 = load arrayidx20",
                                        "display_name": "(*vector->values)",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 42,
                                            "column": 34
                                        }
                                    },
                                    {
                                        "name": "mul [fmul]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 42,
                                            "column": 32
                                        }
                                    },
                                    {
                                        "name": "add21 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 42,
                                            "column": 11
                                        }
                                    },
                                    {
                                        "name": "add21 [phi]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 42,
                                            "column": 11
                                        }
                                    }
                                ]
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "row [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add [add]",
                                        "id": "<unknown>"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 11,
                            "max": 22
                        },
                        "ii": {
                            "min": 11,
                            "max": 11
                        },
                        "effective_tc": {
                            "min": 1,
                            "max": 2
                        },
                        "tc": {
                            "min": 1,
                            "max": 2
                        },
                        "ureg_id": "%L3",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 40,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                "line": 43,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 2
                                },
                                "variable": {
                                    "name": "matrix",
                                    "display_name": "matrix",
                                    "id": "16",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "vector",
                                    "display_name": "vector",
                                    "id": "18",
                                    "location": {
                                        "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                        "line": 3,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 4,
                                    "max": 4
                                },
                                "variables": [
                                    {
                                        "name": "sum [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "add21 [fadd]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                                            "line": 42,
                                            "column": 11
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        },
        "channels": {
            "matrix->row_count_RAW_1_3_#0": {
                "name": "matrix->row_count_RAW_1_3_#0",
                "variable_id": "VId_13_*0(0,320)arg.A0(0,32)",
                "variable_name": "matrix->row_count",
                "declaration": "int CSR_Matrix::row_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 3.8095238095238093E-1
                },
                "source": "1",
                "sink": "3"
            },
            "matrix->row_pointers_RAW_1_3_#1": {
                "name": "matrix->row_pointers_RAW_1_3_#1",
                "variable_id": "VId_13_*0(0,320)arg.A3(128,64)",
                "variable_name": "matrix->row_pointers",
                "declaration": "int *CSR_Matrix::row_pointers",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 64,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 7.619047619047619E-1
                },
                "source": "1",
                "sink": "3"
            },
            "(*matrix->row_pointers)_RAW_1_3_#2": {
                "name": "(*matrix->row_pointers)_RAW_1_3_#2",
                "variable_id": "VId_13_*0(0,320)arg.A3(128,64)*0(0,32)+?(?,32)",
                "variable_name": "(*matrix->row_pointers)",
                "declaration": "int *CSR_Matrix::row_pointers",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 192,
                    "channel_rate": 2.2857142857142856E0
                },
                "source": "1",
                "sink": "3"
            },
            "matrix->col_indices_RAW_1_3_#3": {
                "name": "matrix->col_indices_RAW_1_3_#3",
                "variable_id": "VId_13_*0(0,320)arg.A4(192,64)",
                "variable_name": "matrix->col_indices",
                "declaration": "int *CSR_Matrix::col_indices",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 64,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 192,
                    "channel_rate": 2.2857142857142856E0
                },
                "source": "1",
                "sink": "3"
            },
            "(*matrix->col_indices)_RAW_1_3_#4": {
                "name": "(*matrix->col_indices)_RAW_1_3_#4",
                "variable_id": "VId_13_*0(0,320)arg.A4(192,64)*0(0,32)+?(?,32)",
                "variable_name": "(*matrix->col_indices)",
                "declaration": "int *CSR_Matrix::col_indices",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 96,
                    "channel_rate": 1.1428571428571428E0
                },
                "source": "1",
                "sink": "3"
            },
            "matrix->values_RAW_1_3_#5": {
                "name": "matrix->values_RAW_1_3_#5",
                "variable_id": "VId_13_*0(0,320)arg.A5(256,64)",
                "variable_name": "matrix->values",
                "declaration": "float *CSR_Matrix::values",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 64,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 192,
                    "channel_rate": 2.2857142857142856E0
                },
                "source": "1",
                "sink": "3"
            },
            "(*matrix->values)_RAW_1_3_#6": {
                "name": "(*matrix->values)_RAW_1_3_#6",
                "variable_id": "VId_13_*0(0,320)arg.A5(256,64)*0(0,32)+?(?,32)",
                "variable_name": "(*matrix->values)",
                "declaration": "float *CSR_Matrix::values",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 96,
                    "channel_rate": 1.1428571428571428E0
                },
                "source": "1",
                "sink": "3"
            },
            "vector->values_RAW_1_3_#7": {
                "name": "vector->values_RAW_1_3_#7",
                "variable_id": "VId_14_*0(0,128)arg.A0(0,64)",
                "variable_name": "vector->values",
                "declaration": "float *Vector::values",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 64,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 192,
                    "channel_rate": 2.2857142857142856E0
                },
                "source": "1",
                "sink": "3"
            },
            "(*vector->values)_RAW_1_3_#8": {
                "name": "(*vector->values)_RAW_1_3_#8",
                "variable_id": "VId_14_*0(0,128)arg.A0(0,64)*0(0,32)+?(?,32)",
                "variable_name": "(*vector->values)",
                "declaration": "float *Vector::values",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 96,
                    "channel_rate": 1.1428571428571428E0
                },
                "source": "1",
                "sink": "3"
            },
            "out->values_RAW_1_3_#9": {
                "name": "out->values_RAW_1_3_#9",
                "variable_id": "VId_15_*0(0,128)arg.A0(0,64)",
                "variable_name": "out->values",
                "declaration": "float *Vector::values",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 64,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 7.619047619047619E-1
                },
                "source": "1",
                "sink": "3"
            },
            "(*out->values)_RAW_3_2_#10": {
                "name": "(*out->values)_RAW_3_2_#10",
                "variable_id": "VId_15_*0(0,128)arg.A0(0,64)*0(0,32)+?(?,32)",
                "variable_name": "(*out->values)",
                "declaration": "float *Vector::values",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp",
                    "line": 3,
                    "column": 0
                },
                "metrics": {
                    "volume": 96,
                    "channel_rate": 1.1428571428571428E0
                },
                "source": "3",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "3",
                "sink": "2"
            }
        ]
    }
]