# Demo for structure & union in SystemVerilog for register file

## Usage 

```bash
$ vlib work
$ vlog src/regfile.sv tb/tb_regfile.sv
$ vsim -c work.tb_regfile -do "run -all"
```

