/// x86/assembler.py: Assembler386 — x86_64 JIT code generation backend.
///
/// RPython: Assembler386(BaseAssembler, VectorAssemblerMixin)
/// in x86/assembler.py.
///
/// Key methods:
///   assemble_loop — assembler.py:501
///   assemble_bridge — assembler.py:623
///   _assemble — assembler.py:779 (walk ops + emit code)
///   patch_jump_for_descr — assembler.py:965
///   redirect_call_assembler — assembler.py:1138
use crate::regloc::ebp_loc_pat;
use indexmap::IndexMap;
use smallvec::SmallVec;
use std::sync::Arc;

// x86/assembler.py parity: x86_64-only backend.
/// `codebuf.py MachineCodeBlockWrapper`: code is assembled into a plain byte
/// vector (every relocation is PC-relative) and copied into the arena block
/// at `materialize`; no per-trace executable mapping.
pub(crate) type Assembler = dynasmrt::VecAssembler<dynasmrt::x64::X64Relocation>;
use dynasmrt::{AssemblyOffset, DynamicLabel, DynasmApi, DynasmLabelApi, dynasm};

use super::rx86;

/// `rx86.py X86_64_CodeBuilder.MULTIBYTE_NOPs`, index == length, 1..=15.
fn multibyte_nop(len: usize) -> &'static [u8] {
    const NOPS: [&[u8]; 16] = [
        &[],
        &[0x90],
        &[0x66, 0x90],
        &[0x0f, 0x1f, 0x00],
        &[0x0f, 0x1f, 0x40, 0x00],
        &[0x0f, 0x1f, 0x44, 0x00, 0x00],
        &[0x66, 0x0f, 0x1f, 0x44, 0x00, 0x00],
        &[0x0f, 0x1f, 0x80, 0x00, 0x00, 0x00, 0x00],
        &[0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00, 0x00],
        &[0x66, 0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00, 0x00],
        &[0x66, 0x2e, 0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00, 0x00],
        &[
            0x66, 0x66, 0x2e, 0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00, 0x00,
        ],
        &[
            0x66, 0x66, 0x66, 0x2e, 0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00, 0x00,
        ],
        &[
            0x66, 0x66, 0x66, 0x66, 0x2e, 0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00, 0x00,
        ],
        &[
            0x66, 0x66, 0x66, 0x66, 0x66, 0x2e, 0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00, 0x00,
        ],
        &[
            0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x2e, 0x0f, 0x1f, 0x84, 0x00, 0x00, 0x00, 0x00,
            0x00,
        ],
    ];
    NOPS[len]
}

use majit_backend::{
    AsmMemoryBlock, AsmMemoryManager, BackendError, JitCellToken, MachineDataBlockWrapper,
};
use majit_ir::{
    FailDescr, FailDescrStore, InputArg, InputArgRc, Op, OpCode, OpRc, OpRef, OpTypeIndex,
    TargetArgLoc, Type,
};

use crate::arch::*;
use crate::codebuf;
use crate::gcmap::{allocate_gcmap, gcmap_set_bit};
use crate::jitframe::{
    FIRST_ITEM_OFFSET, JF_DESCR_OFS, JF_FORCE_DESCR_OFS, JF_FRAME_OFS, JF_GCMAP_OFS,
    JF_GUARD_EXC_OFS,
};
use crate::jump::RegallocMoves;
use crate::regalloc::{RegAlloc, RegAllocOp};
use crate::regloc::{Loc, RegLoc};
use crate::runner::GuardGcTypeInfo;

/// x86/assembler.py: managed general-purpose registers.
const X86_GEN_REGS: [crate::regloc::RegLoc; 16] = [
    crate::regloc::RegLoc::new(0, false),
    crate::regloc::RegLoc::new(1, false),
    crate::regloc::RegLoc::new(2, false),
    crate::regloc::RegLoc::new(3, false),
    crate::regloc::RegLoc::new(4, false),
    crate::regloc::RegLoc::new(5, false),
    crate::regloc::RegLoc::new(6, false),
    crate::regloc::RegLoc::new(7, false),
    crate::regloc::RegLoc::new(8, false),
    crate::regloc::RegLoc::new(9, false),
    crate::regloc::RegLoc::new(10, false),
    crate::regloc::RegLoc::new(11, false),
    crate::regloc::RegLoc::new(12, false),
    crate::regloc::RegLoc::new(13, false),
    crate::regloc::RegLoc::new(19, false),
    crate::regloc::RegLoc::new(20, false),
];

/// x86/assembler.py: managed XMM/float registers.
const X86_FLOAT_REGS: [crate::regloc::RegLoc; 8] = [
    crate::regloc::RegLoc::new(0, true),
    crate::regloc::RegLoc::new(1, true),
    crate::regloc::RegLoc::new(2, true),
    crate::regloc::RegLoc::new(3, true),
    crate::regloc::RegLoc::new(4, true),
    crate::regloc::RegLoc::new(5, true),
    crate::regloc::RegLoc::new(6, true),
    crate::regloc::RegLoc::new(7, true),
];

/// A LABEL publishes an in-buffer offset and only becomes an absolute address
/// in `fixup_target_tokens`; 0 means its target was never compiled.  The first
/// page is never mapped, so any value below it is one of those two and can only
/// be a wild branch.  Dynasm bakes the immediate at codegen, so it cannot be
/// repaired later.
const MIN_RELOCATED_JUMP_TARGET: usize = 4096;

/// Where `_call_header` keeps the thread-local address the entry received as
/// its second argument: the body-rsp-relative padding slot above the saved
/// registers. `arch.py` names this `THREADLOCAL_OFS`; this frame packs the
/// saved registers from offset 0 and has no `PASS_ON_MY_FRAME` area, so the
/// slot lands at the padding word instead. The offset differs, the mechanism
/// does not.
///
/// Reads must add any `push` or `sub rsp` in effect at the read point.
#[cfg(not(target_os = "windows"))]
const SAVED_THREADLOCAL_OFS: i32 = 48;
#[cfg(target_os = "windows")]
const SAVED_THREADLOCAL_OFS: i32 = 64;

/// Resolved argument: either a frame slot (frame-pointer-relative offset) or a constant.
enum ResolvedArg {
    /// Frame-pointer-relative byte offset: [rbp + offset] on x64, [x29, #offset] on aarch64.
    Slot(i32),
    /// Immediate constant value.
    Const(i64),
}

#[derive(Clone, Copy)]
struct CallAssemblerTargetAddr {
    immediate: Option<usize>,
}

impl CallAssemblerTargetAddr {
    fn is_available(self) -> bool {
        self.immediate.is_some()
    }
}

#[cfg(test)]
mod tests {
    use std::rc::Rc;
    use std::sync::atomic::{AtomicUsize, Ordering};

    use majit_backend::{Backend, JitCellToken};
    use majit_ir::forwarding::bound_operand_from_opref;
    use majit_ir::operand::Operand;
    use majit_ir::{
        GcRef, InputArg, Op, OpCode, OpRc, OpRef, Type, Value, make_array_descr_signed,
    };

    use crate::regloc::{EDI, Loc, R10};
    use crate::runner::DynasmBackend;
    use dynasmrt::dynasm;

    /// x86/regalloc.py `consider_call_malloc_nursery` binds the result with
    /// `force_allocate_reg(op, selected_reg=ecx)`; only FrameManager may spill
    /// it later.  Storing it into a slot here as well grew every recursive
    /// loop's JitFrame by one slot per allocation, which changes how much the
    /// process allocates and so shifts the minor-collection schedule the
    /// jitcounter decay is driven by.
    #[test]
    fn malloc_nursery_result_does_not_grow_frame_depth() {
        let mut backend = DynasmBackend::new();
        backend.attach_default_test_descrs();

        let malloc = OpRc::new(Op::new(
            OpCode::CallMallocNursery,
            &[Operand::from_opref(OpRef::const_int(32))],
        ));
        malloc.pos().set(OpRef::ref_op(0));

        let finish = Op::new(OpCode::Finish, &[Operand::from_bound_op(&malloc)]);
        finish.pos().set(OpRef::void_op(1));
        finish.set_fail_arg_types(vec![Type::Ref]);
        finish.setfailargs(vec![].into());

        let token = JitCellToken::new(517);
        backend
            .compile_loop(&[], &[malloc, OpRc::new(finish)], &token)
            .expect("compile register-resident nursery result trace");

        let compiled = token
            .compiled
            .get()
            .expect("compiled code")
            .downcast_ref::<super::CompiledCode>()
            .expect("dynasm compiled code");
        assert_eq!(
            compiled.frame_depth.load(Ordering::Acquire),
            super::JITFRAME_FIXED_SIZE,
            "a register-resident nursery result must not allocate a shadow frame slot",
        );
    }

    fn compile_eval_breaker_poll_trace(
        trace_id: u64,
        word_addr: usize,
    ) -> (DynasmBackend, JitCellToken) {
        let mut backend = DynasmBackend::new();
        backend.attach_default_test_descrs();
        let mut token = JitCellToken::new(trace_id);

        let word = OpRc::new(Op::with_descr(
            OpCode::RawLoadI,
            &[
                Operand::from_opref(OpRef::const_int(word_addr as i64)),
                Operand::from_opref(OpRef::const_int(0)),
            ],
            make_array_descr_signed(0, 8, Type::Int, true),
        ));
        word.pos().set(OpRef::int_op(0));
        let armed = OpRc::new(Op::new(OpCode::IntIsTrue, &[Operand::from_bound_op(&word)]));
        armed.pos().set(OpRef::int_op(1));
        let guard = Op::new(OpCode::GuardFalse, &[Operand::from_bound_op(&armed)]);
        guard.pos().set(OpRef::void_op(2));
        guard.set_fail_arg_types(vec![]);
        guard.setfailargs(vec![].into());
        let finish = Op::new(OpCode::Finish, &[]);
        finish.pos().set(OpRef::void_op(3));
        finish.set_fail_arg_types(vec![]);
        finish.setfailargs(vec![].into());

        backend
            .compile_loop(
                &[],
                &[word, armed, OpRc::new(guard), OpRc::new(finish)],
                &mut token,
            )
            .expect("compile eval-breaker poll IR");
        (backend, token)
    }

    #[test]
    fn eval_breaker_poll_deopts_when_bitmask_set() {
        let test_word = AtomicUsize::new(0);
        let word_addr = &test_word as *const AtomicUsize as usize;

        let (backend, token) = compile_eval_breaker_poll_trace(518, word_addr);
        let frame = backend.execute_token(&token, &[]);
        assert!(backend.get_latest_descr(&frame).is_finish());

        test_word.fetch_or(majit_ir::eval_breaker_word::EB_STW, Ordering::Relaxed);
        let frame = backend.execute_token(&token, &[]);
        assert!(!backend.get_latest_descr(&frame).is_finish());
        test_word.fetch_and(!majit_ir::eval_breaker_word::EB_STW, Ordering::Relaxed);

        let (backend_after_clear, token_after_clear) =
            compile_eval_breaker_poll_trace(519, word_addr);
        let frame = backend_after_clear.execute_token(&token_after_clear, &[]);
        assert!(backend_after_clear.get_latest_descr(&frame).is_finish());

        test_word.fetch_or(majit_ir::eval_breaker_word::EB_ASYNC, Ordering::Relaxed);
        let frame = backend_after_clear.execute_token(&token_after_clear, &[]);
        assert!(!backend_after_clear.get_latest_descr(&frame).is_finish());
    }

    #[test]
    fn eval_breaker_poll_cross_trace_uses_same_word() {
        let test_word = AtomicUsize::new(0);
        let word_addr = &test_word as *const AtomicUsize as usize;

        let (backend_a, token_a) = compile_eval_breaker_poll_trace(520, word_addr);
        test_word.fetch_or(majit_ir::eval_breaker_word::EB_ASYNC, Ordering::Relaxed);
        let (backend_b, token_b) = compile_eval_breaker_poll_trace(521, word_addr);

        let frame_a = backend_a.execute_token(&token_a, &[]);
        assert!(!backend_a.get_latest_descr(&frame_a).is_finish());
        let frame_b = backend_b.execute_token(&token_b, &[]);
        assert!(!backend_b.get_latest_descr(&frame_b).is_finish());
    }

    /// `X86XMMRegisterManager.convert_to_imm` parks the bits in the machine
    /// data block (`ConstFloatLoc`) and `MOVSD`s that address. The eight
    /// bytes of the constant are not in the instruction stream.
    #[test]
    fn float_constant_loads_from_literal_pool() {
        let mut backend = DynasmBackend::new();
        backend.attach_default_test_descrs();
        let inputargs = vec![majit_ir::InputArg::new_float_rc(0)];
        let add = OpRc::new(Op::new(
            OpCode::FloatAdd,
            &[
                majit_ir::forwarding::bound_operand_from_opref(OpRef::input_arg_float(0)),
                Operand::from_opref(OpRef::const_float(1.5)),
            ],
        ));
        add.pos().set(OpRef::float_op(1));
        let finish = Op::new(OpCode::Finish, &[Operand::from_bound_op(&add)]);
        finish.pos().set(OpRef::void_op(2));
        finish.set_fail_arg_types(vec![Type::Float]);
        finish.setfailargs(vec![].into());

        let token = JitCellToken::new(522);
        backend
            .compile_loop(&inputargs, &[add, OpRc::new(finish)], &token)
            .expect("compile float-add constant");

        let frame = backend.execute_token(&token, &[majit_ir::Value::Float(2.0)]);
        assert!(backend.get_latest_descr(&frame).is_finish());
        assert_eq!(
            backend.get_float_value(&frame, 0).to_bits(),
            3.5f64.to_bits()
        );

        let compiled = token
            .compiled
            .get()
            .expect("compiled code")
            .downcast_ref::<super::CompiledCode>()
            .expect("dynasm compiled code");
        let code = unsafe {
            std::slice::from_raw_parts(
                compiled.buffer.ptr(dynasmrt::AssemblyOffset(0)),
                compiled.buffer.len(),
            )
        };
        let bits = 1.5f64.to_le_bytes();
        assert!(
            !code.windows(8).any(|window| window == bits),
            "float bits must not sit in the code stream"
        );
        let mut pool_addr = None;
        for block in &compiled.data_blocks {
            let bytes = unsafe { std::slice::from_raw_parts(block.ptr(), block.len()) };
            if let Some(pos) = bytes.windows(8).position(|window| window == bits) {
                pool_addr = Some(block.ptr() as usize + pos);
            }
        }
        let pool_addr = pool_addr.expect("float bits must live in the machine data block");
        // `Assembler386.mov` consumes that `ConstFloatLoc`: `MOVSD_xj` when
        // the address fits disp32, otherwise `_addr_as_reg_offset` plus
        // `MOVSD_xm`. `_addr_as_reg_offset` either loads the address with
        // `MOV_ri` or reuses an r11 value set earlier (`MOV_ri r11, base`)
        // with the difference as disp32.
        let addr_i = pool_addr as i64;
        let referenced = if addr_i == addr_i as i32 as i64 {
            let disp = (addr_i as i32).to_le_bytes();
            code.windows(4).any(|window| window == disp)
        } else {
            code.windows(10).enumerate().any(|(pos, window)| {
                // `MOV_ri r11, imm64`: REX.W+B `0x49`, `0xBB`.
                if window[..2] != [0x49, 0xbb] {
                    return false;
                }
                let base = i64::from_le_bytes(window[2..].try_into().unwrap());
                let offset = addr_i.wrapping_sub(base);
                if offset == 0 {
                    return true;
                }
                offset == offset as i32 as i64
                    && code[pos + 10..]
                        .windows(4)
                        .any(|disp| disp == (offset as i32).to_le_bytes())
            })
        };
        assert!(
            referenced,
            "mov must reference the convert_to_imm address {pool_addr:#x}"
        );
    }

    /// SysV: eight XMM argument registers, then the stack. The ninth float
    /// constant is a `ConstFloatLoc` spilled by `regalloc_immedmem2mem`
    /// (two `MOV32_si`). The first eight reach xmm0–xmm7 via `MOVSD`.
    #[test]
    fn float_const_stack_call_returns_ninth() {
        extern "C" fn ninth(
            a: f64,
            b: f64,
            c: f64,
            d: f64,
            e: f64,
            f: f64,
            g: f64,
            h: f64,
            i: f64,
        ) -> f64 {
            let _ = (a, b, c, d, e, f, g, h);
            i
        }

        let mut effect = majit_ir::EffectInfo::new(
            majit_ir::ExtraEffect::CannotRaise,
            majit_ir::OopSpecIndex::None,
        );
        effect.can_collect = false;

        let mut args = Vec::with_capacity(10);
        args.push(Operand::from_opref(OpRef::const_int(
            ninth as *const () as i64,
        )));
        for i in 0..8 {
            args.push(Operand::from_opref(OpRef::const_float((i as f64) + 10.0)));
        }
        args.push(Operand::from_opref(OpRef::const_float(1.5)));

        let call = OpRc::new(Op::new(OpCode::CallF, &args));
        call.pos().set(OpRef::float_op(0));
        call.setdescr(majit_ir::make_call_descr(
            vec![Type::Float; 9],
            Type::Float,
            effect,
        ));
        let finish = Op::new(OpCode::Finish, &[Operand::from_bound_op(&call)]);
        finish.pos().set(OpRef::void_op(1));
        finish.set_fail_arg_types(vec![Type::Float]);
        finish.setfailargs(vec![].into());

        let mut backend = DynasmBackend::new();
        backend.attach_default_test_descrs();
        let token = JitCellToken::new(523);
        backend
            .compile_loop(&[], &[call, OpRc::new(finish)], &token)
            .expect("compile float-const stack call");
        let frame = backend.execute_token(&token, &[]);
        assert!(backend.get_latest_descr(&frame).is_finish());
        assert_eq!(
            backend.get_float_value(&frame, 0).to_bits(),
            1.5f64.to_bits()
        );
    }

    /// `RegAlloc.make_sure_var_in_reg` returns `FloatImmedLoc` for a
    /// `ConstFloat`, and `save_into_mem` writes those bits. The base is
    /// the trace `InputArg` (`Operand::from_bound_inputarg`); a
    /// position-only `InputArgRef` is not an operand the recorder emits.
    #[test]
    fn gc_store_float_constant_writes_bits() {
        let mut buf = [0u8; 8];
        let mut backend = DynasmBackend::new();
        backend.attach_default_test_descrs();
        let inputargs = vec![majit_ir::InputArg::new_ref_rc(0)];
        let store = OpRc::new(Op::new(
            OpCode::GcStore,
            &[
                Operand::from_bound_inputarg(&inputargs[0]),
                Operand::from_opref(OpRef::const_int(0)),
                Operand::from_opref(OpRef::const_float(1.5)),
                Operand::from_opref(OpRef::const_int(8)),
            ],
        ));
        store.pos().set(OpRef::void_op(1));
        let finish = Op::new(OpCode::Finish, &[]);
        finish.pos().set(OpRef::void_op(2));
        finish.set_fail_arg_types(vec![]);
        finish.setfailargs(vec![].into());

        let token = JitCellToken::new(524);
        backend
            .compile_loop(&inputargs, &[store, OpRc::new(finish)], &token)
            .expect("compile gc_store of a float constant");
        let frame = backend.execute_token(
            &token,
            &[majit_ir::Value::Ref(majit_ir::GcRef(
                buf.as_mut_ptr() as usize
            ))],
        );
        assert!(backend.get_latest_descr(&frame).is_finish());
        assert_eq!(f64::from_le_bytes(buf).to_bits(), 1.5f64.to_bits());
    }

    /// `compute_vars_longevity` asserts a fail arg is not a `Const`, and
    /// `Renamer.start_renaming` refuses to place one there. The fail arg
    /// is the `SameAsF` box that received the constant; `locs_for_fail`
    /// records that box and `get_float_value` reads it back.
    #[test]
    fn guard_fail_arg_float_box() {
        let mut backend = DynasmBackend::new();
        backend.attach_default_test_descrs();
        let same = OpRc::new(Op::new(
            OpCode::SameAsF,
            &[Operand::from_opref(OpRef::const_float(1.5))],
        ));
        same.pos().set(OpRef::float_op(0));
        let armed = OpRc::new(Op::new(
            OpCode::IntIsTrue,
            &[Operand::from_opref(OpRef::const_int(0))],
        ));
        armed.pos().set(OpRef::int_op(1));
        let guard = Op::new(OpCode::GuardTrue, &[Operand::from_bound_op(&armed)]);
        guard.pos().set(OpRef::void_op(2));
        guard.set_fail_arg_types(vec![Type::Float]);
        guard.setfailargs(vec![Operand::from_bound_op(&same)].into());
        let finish = Op::new(OpCode::Finish, &[]);
        finish.pos().set(OpRef::void_op(3));
        finish.set_fail_arg_types(vec![]);
        finish.setfailargs(vec![].into());

        let token = JitCellToken::new(525);
        backend
            .compile_loop(
                &[],
                &[same, armed, OpRc::new(guard), OpRc::new(finish)],
                &token,
            )
            .expect("compile guard with a float-box fail arg");
        let frame = backend.execute_token(&token, &[]);
        assert!(!backend.get_latest_descr(&frame).is_finish());
        assert_eq!(
            backend.get_float_value(&frame, 0).to_bits(),
            1.5f64.to_bits()
        );
    }

    // ── COND_CALL_GC_WB_ARRAY inline card marking ──────────────────────

    /// Array length that satisfies both clauses of the card question that a
    /// fixture controls (incminimark.py:1017-1019). Same fixture as
    /// aarch64/assembler.rs `CARD_ARRAY_LENGTH`.
    const CARD_ARRAY_LENGTH: usize = 17024;

    fn alloc_old_card_array(gc: &mut majit_gc::collector::MiniMarkGC, type_id: u32) -> GcRef {
        let item_size = std::mem::size_of::<GcRef>();
        let total_size = majit_gc::header::GcHeader::SIZE + 8 + item_size * CARD_ARRAY_LENGTH;
        assert!(
            total_size >= majit_gc::GcAllocator::max_nursery_object_size(gc),
            "CARD_ARRAY_LENGTH no longer describes a large object, so it gets no cards"
        );
        let obj = gc.alloc_in_oldgen_with_cards(type_id, total_size, CARD_ARRAY_LENGTH, true);
        assert!(
            unsafe {
                (*majit_gc::header::header_of(obj.0)).has_flag(majit_gc::GcFlags::GCFLAG_HAS_CARDS)
            },
            "the fixture array must carry cards"
        );
        unsafe { *(obj.0 as *mut usize) = CARD_ARRAY_LENGTH };
        obj
    }

    fn run_cond_call_gc_wb_array(trace_id: u64, obj: GcRef, index: i64, index_in_register: bool) {
        let mut backend = DynasmBackend::new();
        backend.attach_default_test_descrs();

        let mut inputargs = vec![InputArg::new_ref_rc(0)];
        let mut values = vec![Value::Ref(obj)];
        let index_operand = if index_in_register {
            inputargs.push(InputArg::new_int_rc(1));
            values.push(Value::Int(index));
            bound_operand_from_opref(OpRef::input_arg_int(1))
        } else {
            bound_operand_from_opref(OpRef::const_int(index))
        };

        let barrier = Op::new(
            OpCode::CondCallGcWbArray,
            &[
                bound_operand_from_opref(OpRef::input_arg_ref(0)),
                index_operand,
            ],
        );
        barrier.pos().set(OpRef::void_op(2));

        let finish = Op::new(OpCode::Finish, &[]);
        finish.pos().set(OpRef::void_op(3));
        finish.set_fail_arg_types(vec![]);
        finish.setfailargs(vec![].into());

        let token = JitCellToken::new(trace_id);
        backend
            .compile_loop(&inputargs, &[OpRc::new(barrier), OpRc::new(finish)], &token)
            .expect("compile COND_CALL_GC_WB_ARRAY trace");
        let frame = backend.execute_token(&token, &values);
        assert!(
            backend.get_latest_descr(&frame).is_finish(),
            "the barrier trace must run to its FINISH"
        );
    }

    /// WriteBarrierSlowPath register arm: `SHR; XOR -8; BTS [header]`.
    ///
    /// r10 is in `ALL_CORE_REGS`. The previous byte-OR sequence copied
    /// `loc_base` into r10 and then reloaded `loc_index` from r10, so an
    /// index that already lived there became the array pointer. The
    /// scratch-r11 BTS sequence must leave r10 untouched after the copy.
    #[test]
    fn wb_array_card_mark_reg_index_in_r10_matches_bts_sequence() {
        let page_shift = majit_gc::collector::DEFAULT_CARD_PAGE_SHIFT;
        let mut got = super::Assembler::new(0);
        super::encode_wb_array_card_mark(&mut got, EDI.value, &Loc::Reg(R10), page_shift);
        let got = got.finalize().unwrap();

        // The previous byte-OR arm began `push r10` / `mov r10, loc_base`.
        assert!(
            !got.windows(2).any(|window| window == [0x41, 0x52]),
            "must not push r10; the BTS arm uses scratch r11"
        );
        assert!(
            got.windows(2).any(|window| window == [0x0F, 0xAB]),
            "WriteBarrierSlowPath emits BTS [header], tmp"
        );

        let mut mov = super::Assembler::new(0);
        dynasm!(mov ; .arch x64 ; mov r11, r10);
        let mov = mov.finalize().unwrap();
        assert!(
            got.starts_with(&mov),
            "index in r10 must be copied into scratch r11 before SHR/XOR/BTS"
        );
    }

    /// opassembler.py:996-1015 / x86/assembler.py:2382-2386 inline card marking.
    ///
    /// The register arm shifts the index at runtime; the immediate arm folds
    /// the same two quantities at assembly time. Both must dirty exactly the
    /// card `mark_card` (incminimark.py:1574-1598) would dirty.
    #[test]
    fn cond_call_gc_wb_array_immed_index_marks_same_card_as_reg_index() {
        let wb = crate::runner::dynasm_write_barrier_descr()
            .expect("a write barrier descriptor must be resolvable");
        assert_ne!(
            wb.jit_wb_cards_set, 0,
            "card marking must be enabled for this test to exercise the card arms"
        );
        let card_page_shift = wb.jit_wb_card_page_shift;

        let mut gc = majit_gc::collector::MiniMarkGC::new();
        let item_size = std::mem::size_of::<GcRef>();
        let type_id = gc.register_type(majit_gc::TypeInfo::varsize(
            8,
            item_size,
            0,
            true,
            Vec::new(),
        ));
        let obj_immed = alloc_old_card_array(&mut gc, type_id);
        let obj_reg = alloc_old_card_array(&mut gc, type_id);
        let obj_interp = alloc_old_card_array(&mut gc, type_id);

        for obj in [obj_immed, obj_reg] {
            unsafe {
                (*majit_gc::header::header_of(obj.0)).set_flag(majit_gc::GcFlags::GCFLAG_CARDS_SET);
            }
        }
        for obj in [obj_immed, obj_reg, obj_interp] {
            assert!(
                gc.dirty_cards(obj).is_empty(),
                "a freshly allocated card array starts with every card clean"
            );
        }

        const INDICES: [i64; 5] = [0, 5, 200, 1152, 2047];
        for (n, &index) in INDICES.iter().enumerate() {
            let trace_id = 9200 + 2 * n as u64;
            run_cond_call_gc_wb_array(trace_id, obj_immed, index, false);
            run_cond_call_gc_wb_array(trace_id + 1, obj_reg, index, true);
            gc.do_write_barrier_card(obj_interp, index as usize, card_page_shift);
            assert_eq!(
                gc.dirty_cards(obj_immed),
                gc.dirty_cards(obj_reg),
                "index {index} must dirty the same cards through both arms"
            );
        }

        let mut expected: Vec<usize> = INDICES
            .iter()
            .map(|&index| (index as usize) >> card_page_shift)
            .collect();
        expected.sort_unstable();
        expected.dedup();

        let immed_cards = gc.dirty_cards(obj_immed);
        let interp_cards = gc.dirty_cards(obj_interp);
        assert_eq!(
            immed_cards, interp_cards,
            "the compiled card bits must match remember_young_pointer_from_array2"
        );
        assert_eq!(
            immed_cards, expected,
            "each index must dirty exactly its own card, and nothing else"
        );
    }
}

#[derive(Clone, Copy)]
enum AbiArgPlacement {
    Gpr(u8),
    Xmm(u8),
    Stack(i32),
}

/// `x86/assembler.py _push_all_regs_to_frame` parity — free-fn
/// variant that emits into an arbitrary `dynasmrt::x64::Assembler`,
/// for use by helper-buffer builders that operate outside of an
/// `Assembler386` instance (e.g. `_build_malloc_slowpath`,
/// `_build_wb_slowpath`).  Logic is identical to
/// `Assembler386::push_all_regs_to_jitframe`; the per-arch slot table
/// and `FIRST_ITEM_OFFSET`-relative addressing match.
pub(crate) fn push_all_regs_to_jitframe_raw(
    asm: &mut Assembler,
    ignored_regs: &[crate::regloc::RegLoc],
    withfloats: bool,
    callee_only: bool,
) {
    let regs = if callee_only {
        crate::x86::regalloc::SAVE_AROUND_CALL_CORE_REGS
    } else {
        crate::x86::regalloc::ALL_CORE_REGS
    };
    for reg in regs.iter() {
        if ignored_regs.contains(reg) {
            continue;
        }
        let slot = core_reg_position(*reg).expect("push_all_regs: managed x86_64 GPR");
        let ofs = FIRST_ITEM_OFFSET as i32 + (slot * WORD) as i32;
        rx86::mov_br(asm, ofs, reg.value);
    }
    if withfloats {
        for reg in crate::x86::regalloc::ALL_FLOAT_REGS.iter() {
            let slot = float_reg_position(*reg).expect("push_all_regs: managed x86_64 XMM");
            let ofs = FIRST_ITEM_OFFSET as i32 + (slot * WORD) as i32;
            rx86::movsd_bx(asm, ofs, reg.value);
        }
    }
}

/// `x86/assembler.py _pop_all_regs_from_frame` parity — free-fn
/// variant; see `push_all_regs_to_jitframe_raw` for usage notes.
pub(crate) fn pop_all_regs_from_jitframe_raw(
    asm: &mut Assembler,
    ignored_regs: &[crate::regloc::RegLoc],
    withfloats: bool,
    callee_only: bool,
) {
    let regs = if callee_only {
        crate::x86::regalloc::SAVE_AROUND_CALL_CORE_REGS
    } else {
        crate::x86::regalloc::ALL_CORE_REGS
    };
    for reg in regs.iter() {
        if ignored_regs.contains(reg) {
            continue;
        }
        let slot = core_reg_position(*reg).expect("pop_all_regs: managed x86_64 GPR");
        let ofs = FIRST_ITEM_OFFSET as i32 + (slot * WORD) as i32;
        rx86::mov_rb(asm, reg.value, ofs);
    }
    if withfloats {
        for reg in crate::x86::regalloc::ALL_FLOAT_REGS.iter() {
            let slot = float_reg_position(*reg).expect("pop_all_regs: managed x86_64 XMM");
            let ofs = FIRST_ITEM_OFFSET as i32 + (slot * WORD) as i32;
            rx86::movsd_xb(asm, reg.value, ofs);
        }
    }
}

/// `x86/assembler.py _call_footer_shadowstack` parity (free-fn
/// variant for use outside of an `Assembler386` borrow — used by
/// `emit_call_footer_raw`, which the standalone propagate / malloc
/// slowpath trampolines reach for).  Subtracts `2 * WORD` from the
/// shadow-stack top, undoing the `gen_shadowstack_header` push that
/// the trace prologue emitted.
pub(crate) fn emit_footer_shadowstack_raw(asm: &mut Assembler) {
    let rst = majit_gc::shadow_stack::get_root_stack_top_addr() as i64;
    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
    rx86::mov_ri(asm, scratch, rst);
    rx86::sub_mi(asm, (scratch, 0), 16);
}

/// `x86/assembler.py _call_footer` parity (free-fn variant).
/// Restores the callee-save set established by `_call_header` and
/// returns the jitframe pointer in `rax`.  Must be entered with `rsp`
/// at trace-body alignment (i.e. the same value the trace's
/// `_call_header` left after its `SUB rsp, FRAME_FIXED_SIZE`).
pub(crate) fn emit_call_footer_raw(asm: &mut Assembler) {
    emit_footer_shadowstack_raw(asm);
    dynasm!(asm ; .arch x64 ; mov rax, rbp);
    // Win64: 8 callee-save GPRs × 8 = 64 bytes.  PyPy's
    // `arch.py:43` notes "never use r13 on Win64", but pyre's
    // `genop_call_assembler` uses r13 as a scratch that survives
    // a `free()` call (no other unused callee-save reg is live
    // enough at that point), so pyre adds r13 to the saved set —
    // filling the slot that was 8-byte padding under PyPy's
    // "5 regs + r14/r15 in shadow store + 12 pad" layout.
    #[cfg(target_os = "windows")]
    dynasm!(asm ; .arch x64
        ; mov rbx, [rsp + 0]
        ; mov rsi, [rsp + 8]
        ; mov rdi, [rsp + 16]
        ; mov r12, [rsp + 24]
        ; mov r14, [rsp + 32]
        ; mov r15, [rsp + 40]
        ; mov rbp, [rsp + 48]
        ; mov r13, [rsp + 56]
        ; add rsp, 72
    );
    #[cfg(not(target_os = "windows"))]
    dynasm!(asm ; .arch x64
        ; mov rbx, [rsp + 0]
        ; mov r12, [rsp + 8]
        ; mov r13, [rsp + 16]
        ; mov r14, [rsp + 24]
        ; mov r15, [rsp + 32]
        ; mov rbp, [rsp + 40]
        ; add rsp, 56
    );
    dynasm!(asm ; .arch x64 ; ret);
}

/// `assembler.py:328 _build_propagate_exception_path` parity —
/// pure builder.  Caching/ownership is the caller's responsibility:
/// `X86CpuExt::ensure_propagate_exception_path` (`x86/cpu_ext.rs`)
/// stores the resulting address in its `propagate_exception_path`
/// field, matching PyPy's `self.propagate_exception_path` attribute
/// on `Assembler386`.
///
/// **Calling convention (matches PyPy line 328-345):**
/// - Entry: reached only via `JMP` (not `CALL`) from a slowpath that
///   has already restored `rsp` to the trace body's alignment level
///   (i.e. the same value the trace's `_call_header` left after its
///   SUB).  `rbp` = jitframe (possibly reloaded after a GC move).
///   No other register conventions are assumed: every callee-save
///   was already restored by the slowpath's `_pop_all_regs_from_frame`,
///   and the live trace-body values were spilled to the jitframe.
/// - Exit: `_call_footer` semantics — restores callee-save GPRs
///   from `[rsp+...]`, sets `rax = rbp` (jitframe pointer return),
///   adds the prologue's SUB back, and `RET`s to the function that
///   originally entered the trace (PyPy: the C JIT shim;
///   pyre: the same role via `Asm::_call_header`/`_call_footer`).
///
/// `propagate_exception_descr` is read from `cpu_handle` and baked
/// as an i64 immediate into `[rbp + JF_DESCR_OFS]`.  Caller must
/// guarantee the descr is installed (`MetaInterp::finish_setup`,
/// `pyjitpl.py`) before invoking this builder; the build asserts
/// otherwise.  PyPy itself would silently bake 0 in this case (and
/// fail at `handle_fail` dispatch time); pyre prefers a build-time
/// fail-fast for the same invariant.
///
/// Returns `(buffer, entry_addr)`. The caller (`X86CpuExt`) owns the arena
/// block for the lifetime of the per-CPU stash, matching the helper blocks
/// rooted by PyPy's `asmmemmgr`.
pub(crate) fn build_propagate_exception_path(
    cpu_handle: &crate::guard::CpuDescrHandle,
    arena: &Arc<AsmMemoryManager>,
) -> (codebuf::ArenaExecutableBuffer, usize) {
    let mut asm = Assembler::new(0);
    let propagate_descr = cpu_handle.read().descr_ptrs().propagate_exception_descr as i64;
    assert!(
        propagate_descr != 0,
        "build_propagate_exception_path: cpu_handle.propagate_exception_descr \
         must be installed (pyjitpl.py:2283) before the trampoline is built \
         on this CPU"
    );
    // assembler.py:1826-1843 `_store_and_reset_exception(self.mc, eax)`:
    // read pos_exc_value into RAX, clear both globals.  On real OOM
    // pos_exc_value is typically already NULL — the propagate descr's
    // `handle_fail` raises MemoryError directly — but mirror the
    // structure regardless.
    let exc_value_addr = crate::jit_exc_value_addr() as i64;
    let exc_type_addr = crate::jit_exc_type_addr() as i64;
    rx86::mov_ri(&mut asm, rx86::EAX, exc_value_addr);
    // Use R11 (X86_64_SCRATCH_REG) so RCX is free for the descr.
    dynasm!(asm ; .arch x64
        ; mov r11, [rax]
        ; mov QWORD [rax], 0
    );
    rx86::mov_ri(&mut asm, rx86::EAX, exc_type_addr);
    dynasm!(asm ; .arch x64 ; mov QWORD [rax], 0);
    // assembler.py _build_propagate_exception_path — MOV [jf_guard_exc], pos_exc_value
    rx86::mov_br(&mut asm, JF_GUARD_EXC_OFS, rx86::R11);
    // assembler.py _build_propagate_exception_path — MOV [jf_descr], propagate_descr
    rx86::mov_ri(&mut asm, rx86::ECX, propagate_descr);
    rx86::mov_br(&mut asm, JF_DESCR_OFS, rx86::ECX);
    // assembler.py:342 `self._call_footer()` — restore callee-save,
    // set rax = rbp, ADD rsp, prologue_size, RET.
    emit_call_footer_raw(&mut asm);
    let buffer =
        codebuf::finalize_executable(asm, arena).expect("propagate_exception_path: finalize");
    let ptr = crate::codebuf::buffer_ptr(&buffer) as usize;
    (buffer, ptr)
}

/// `assembler.py _store_and_reset_exception(mc, excvalloc, exctploc)` —
/// free-fn variant for the helper builders: move `pos_exc_value` and
/// `pos_exception` into the two registers and clear both.
fn store_and_reset_exception_raw(asm: &mut Assembler, excvalloc: u8, exctploc: u8) {
    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
    let exc_value_addr = crate::jit_exc_value_addr() as i64;
    let exc_type_addr = crate::jit_exc_type_addr() as i64;
    rx86::mov_ri(asm, scratch, exc_value_addr);
    rx86::mov_rm(asm, excvalloc, (scratch, 0));
    rx86::mov_ri(asm, scratch, exc_type_addr);
    rx86::mov_rm(asm, exctploc, (scratch, 0));
    rx86::mov_mi(asm, (scratch, 0), 0);
    rx86::mov_ri(asm, scratch, exc_value_addr);
    rx86::mov_mi(asm, (scratch, 0), 0);
}

/// `assembler.py _restore_exception(mc, excvalloc, exctploc)` — free-fn
/// variant: write the two registers back to `pos_exc_value` and
/// `pos_exception`.
fn restore_exception_raw(asm: &mut Assembler, excvalloc: u8, exctploc: u8) {
    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
    rx86::mov_ri(asm, scratch, crate::jit_exc_value_addr() as i64);
    rx86::mov_mr(asm, (scratch, 0), excvalloc);
    rx86::mov_ri(asm, scratch, crate::jit_exc_type_addr() as i64);
    rx86::mov_mr(asm, (scratch, 0), exctploc);
}

/// `_store_and_reset_exception(mc, None, ebx, tmpreg)`: the value goes
/// through `tmpreg` into `jf_guard_exc`, the type stays in `ebx`, then
/// both cells are cleared. `ARG0` / `ARG1` are already set and must
/// survive (`tmpreg` is `ecx` on SysV and `r12` on Win64).
fn store_and_reset_exception_frame(asm: &mut Assembler, tmpreg: u8) {
    let scratch = rx86::R11;
    let exc_value_addr = crate::jit_exc_value_addr() as i64;
    let exc_type_addr = crate::jit_exc_type_addr() as i64;
    rx86::mov_ri(asm, scratch, exc_value_addr);
    rx86::mov_rm(asm, tmpreg, (scratch, 0));
    rx86::mov_br(asm, JF_GUARD_EXC_OFS, tmpreg);
    rx86::mov_ri(asm, scratch, exc_type_addr);
    rx86::mov_rm(asm, rx86::EBX, (scratch, 0));
    rx86::mov_mi(asm, (scratch, 0), 0);
    rx86::mov_ri(asm, scratch, exc_value_addr);
    rx86::mov_mi(asm, (scratch, 0), 0);
}

/// `_restore_exception(mc, None, ebx, ecx)`. `ecx` even on Win64, where
/// the store used `r12`: load `jf_guard_exc`, clear the slot, write
/// `pos_exc_value`, then `pos_exception` from `ebx`.
fn restore_exception_frame(asm: &mut Assembler) {
    let scratch = rx86::R11;
    rx86::mov_rb(asm, rx86::ECX, JF_GUARD_EXC_OFS);
    rx86::mov_bi(asm, JF_GUARD_EXC_OFS, 0);
    rx86::mov_ri(asm, scratch, crate::jit_exc_value_addr() as i64);
    rx86::mov_mr(asm, (scratch, 0), rx86::ECX);
    rx86::mov_ri(asm, scratch, crate::jit_exc_type_addr() as i64);
    rx86::mov_mr(asm, (scratch, 0), rx86::EBX);
}

/// `build_frame_realloc_slowpath`. The caller has executed
/// `IncreaseStackSlowPath.generate_body`: depth at `[rsp + WORD]` and
/// `push_gcmap` already done. `CALL` then pushes the return address, so
/// the depth is at `[rsp + WORD*2]`.
///
/// `[rsp + WORD]` on the trace is a prologue spill (`_call_header` has no
/// `PASS_ON_MY_FRAME` scratch). The per-site body parks that word in
/// `X86_64_XMM_SCRATCH_REG`. This helper parks the same xmm across
/// `realloc_frame` — Win64 xmm5 is volatile — then restores it before
/// `add rsp`, so the per-site `movsd` can write the spill back.
pub(crate) fn build_frame_realloc_slowpath(
    arena: &Arc<AsmMemoryManager>,
) -> (codebuf::ArenaExecutableBuffer, usize) {
    let mut asm = Assembler::new(0);
    push_all_regs_to_jitframe_raw(&mut asm, &[], true, false);
    #[cfg(target_os = "windows")]
    let (arg0, arg1, tmpreg, align, xmm_park) = (rx86::ECX, rx86::EDX, rx86::R12, 40, 32);
    #[cfg(not(target_os = "windows"))]
    let (arg0, arg1, tmpreg, align, xmm_park) = (rx86::EDI, rx86::ESI, rx86::ECX, 8, 0);
    // `MOV_rs(ARG1, WORD*2)` then `MOV ARG0, ebp`.
    rx86::mov_rs(&mut asm, arg1, (WORD * 2) as i32);
    dynasm!(asm ; .arch x64 ; mov Rq(arg0), rbp);
    rx86::sub_ri(&mut asm, rx86::ESP, align);
    let xmm = crate::regloc::X86_64_XMM_SCRATCH_REG.value;
    rx86::movsd_sx(&mut asm, xmm_park, xmm);
    store_and_reset_exception_frame(&mut asm, tmpreg);
    rx86::mov_ri(
        &mut asm,
        rx86::R11,
        crate::runner::dynasm_realloc_frame as *const () as i64,
    );
    dynasm!(asm
        ; .arch x64
        ; call r11
        ; mov rbp, rax
    );
    restore_exception_frame(&mut asm);
    rx86::movsd_xs(&mut asm, xmm, xmm_park);
    rx86::add_ri(&mut asm, rx86::ESP, align);
    // `_load_shadowstack_top_in_ebx` then `MOV [ebx - WORD], eax`.
    // `eax` still holds the new frame; restore ran before this store.
    let rst = majit_gc::shadow_stack::get_root_stack_top_addr() as i64;
    rx86::mov_ri(&mut asm, rx86::R11, rst);
    rx86::mov_rm(&mut asm, rx86::EBX, (rx86::R11, 0));
    rx86::mov_mr(&mut asm, (rx86::EBX, -(WORD as i32)), rx86::EAX);
    rx86::mov_bi(&mut asm, JF_GCMAP_OFS, 0);
    pop_all_regs_from_jitframe_raw(&mut asm, &[], true, false);
    dynasm!(asm ; .arch x64 ; ret);
    let buffer =
        codebuf::finalize_executable(asm, arena).expect("frame_realloc_slowpath: finalize");
    let ptr = crate::codebuf::buffer_ptr(&buffer) as usize;
    (buffer, ptr)
}

/// Overflow epilogue for `_build_stack_check_slowpath`. Same stores as
/// the prologue's old inline overflow (`pos_exc_value` into `jf_guard_exc`,
/// both cells cleared, `propagate_exception_descr` into `jf_descr`), then
/// the callee-save restore and `ret` from `_call_footer` without
/// `emit_footer_shadowstack_raw`. Entry `rsp` is the trace body's `rsp`:
/// the helper's `add rsp, WORD` already dropped its own return address.
fn emit_stack_overflow_footer(asm: &mut Assembler, propagate_descr: i64) {
    let scratch = rx86::R11;
    let exc_value_addr = crate::jit_exc_value_addr() as i64;
    let exc_type_addr = crate::jit_exc_type_addr() as i64;
    rx86::mov_ri(asm, scratch, exc_value_addr);
    rx86::mov_rm(asm, rx86::EAX, (scratch, 0));
    rx86::mov_mi(asm, (scratch, 0), 0);
    rx86::mov_br(asm, JF_GUARD_EXC_OFS, rx86::EAX);
    rx86::mov_ri(asm, scratch, exc_type_addr);
    rx86::mov_mi(asm, (scratch, 0), 0);
    rx86::mov_ri(asm, scratch, propagate_descr);
    rx86::mov_br(asm, JF_DESCR_OFS, scratch);
    dynasm!(asm ; .arch x64 ; mov rax, rbp);
    #[cfg(target_os = "windows")]
    dynasm!(asm
        ; .arch x64
        ; mov rbx, [rsp + 0]
        ; mov rsi, [rsp + 8]
        ; mov rdi, [rsp + 16]
        ; mov r12, [rsp + 24]
        ; mov r14, [rsp + 32]
        ; mov r15, [rsp + 40]
        ; mov rbp, [rsp + 48]
        ; mov r13, [rsp + 56]
        ; add rsp, 72
    );
    #[cfg(not(target_os = "windows"))]
    dynasm!(asm
        ; .arch x64
        ; mov rbx, [rsp + 0]
        ; mov r12, [rsp + 8]
        ; mov r13, [rsp + 16]
        ; mov r14, [rsp + 24]
        ; mov r15, [rsp + 32]
        ; mov rbp, [rsp + 40]
        ; add rsp, 56
    );
    dynasm!(asm ; .arch x64 ; ret);
}

/// `_build_stack_check_slowpath`, plus the no-pop overflow footer instead
/// of `JMP propagate_exception_path`. The registered function is
/// `extern "C" fn(current: usize) -> u8`; this helper passes the entry
/// `rsp` and then tests `pos_exception`, not `al`.
pub(crate) fn build_stack_check_slowpath(
    slowpath_addr: usize,
    propagate_descr: usize,
    arena: &Arc<AsmMemoryManager>,
) -> (codebuf::ArenaExecutableBuffer, usize) {
    assert!(slowpath_addr != 0, "stack_check_slowpath address is 0");
    assert!(
        propagate_descr != 0,
        "build_stack_check_slowpath: propagate_exception_descr is 0"
    );
    let mut asm = Assembler::new(0);
    #[cfg(target_os = "windows")]
    let (arg0, align) = (rx86::ECX, 40);
    #[cfg(not(target_os = "windows"))]
    let (arg0, align) = (rx86::EDI, 8);
    // `MOV ARG0, esp` before the alignment `sub`.
    dynasm!(asm ; .arch x64 ; mov Rq(arg0), rsp);
    rx86::sub_ri(&mut asm, rx86::ESP, align);
    rx86::mov_ri(&mut asm, rx86::R11, slowpath_addr as i64);
    dynasm!(asm ; .arch x64 ; call r11);
    rx86::add_ri(&mut asm, rx86::ESP, align);
    rx86::mov_ri(&mut asm, rx86::R11, crate::jit_exc_type_addr() as i64);
    rx86::mov_rm(&mut asm, rx86::EAX, (rx86::R11, 0));
    let overflow = asm.new_dynamic_label();
    dynasm!(asm
        ; .arch x64
        ; test rax, rax
        ; jnz =>overflow
        ; ret
        ; =>overflow
    );
    // Drop this helper's return address. The footer `ret` returns to the
    // original caller. `rsp` is then the trace body's `rsp`.
    rx86::add_ri(&mut asm, rx86::ESP, WORD as i32);
    emit_stack_overflow_footer(&mut asm, propagate_descr as i64);
    let buffer = codebuf::finalize_executable(asm, arena).expect("stack_check_slowpath: finalize");
    let ptr = crate::codebuf::buffer_ptr(&buffer) as usize;
    (buffer, ptr)
}

/// `assembler.py _build_wb_slowpath(withcards, withfloats, for_frame)` —
/// pure builder. Caching/ownership is the caller's responsibility:
/// `X86CpuExt::ensure_wb_slowpath` stores the entry in `wb_slowpath`.
///
/// The helper is called from the slow path of a write barrier. It saves
/// the registers the GC function may clobber, calls it and restores them.
/// The `for_frame=false` variants take the object as an argument pushed
/// just before the `CALL` and return with `RET 8`; the `withcards`
/// variants end with the `TEST8` of `GCFLAG_CARDS_SET` the caller's `JNS`
/// reads. The `for_frame` variant takes `rbp`.
///
/// Returns `None` where upstream returns without building anything: a GC
/// without card marking has no `withcards` helper.
pub(crate) fn build_wb_slowpath(
    withcards: bool,
    withfloats: bool,
    for_frame: bool,
    arena: &Arc<AsmMemoryManager>,
) -> Option<(codebuf::ArenaExecutableBuffer, usize)> {
    let descr = crate::runner::dynasm_write_barrier_descr()?;
    let func = if !withcards {
        // `descr.get_write_barrier_fn(cpu)`. The frame takes the guarded
        // entry, an ordinary store the one `gc.py get_write_barrier_fn`
        // names.
        if for_frame {
            crate::runner::dynasm_write_barrier as *const () as i64
        } else {
            crate::runner::dynasm_jit_remember_young_pointer as *const () as i64
        }
    } else {
        if descr.jit_wb_cards_set == 0 {
            return None;
        }
        crate::runner::dynasm_write_barrier_from_array as *const () as i64
    };
    let mut mc = Assembler::new(0);
    let word = WORD as i32;
    // win64: 4 extra unused words before CALL
    let shadow_save: i32 = if cfg!(target_os = "windows") {
        4 * word
    } else {
        0
    };
    // `callbuilder.CallBuilder64.ARG0`.
    #[cfg(target_os = "windows")]
    let arg0 = rx86::ECX;
    #[cfg(not(target_os = "windows"))]
    let arg0 = rx86::EDI;
    let (exc0, exc1) = (rx86::EBX, rx86::R12);
    let add_to_esp;
    if !for_frame {
        push_all_regs_to_jitframe_raw(&mut mc, &[], withfloats, true);
        add_to_esp = shadow_save;
        if add_to_esp != 0 {
            // the 4-words shadow store
            rx86::sub_ri(&mut mc, rx86::ESP, add_to_esp);
        }
        rx86::mov_rs(&mut mc, arg0, word + add_to_esp);
    } else {
        // Don't save registers on the jitframe here: it might override
        // already-saved values that will be restored later.
        //
        // This version is called after a CALL. The registers the call
        // destroyed are dead and the callee-saved ones survive the helper,
        // so it saves only eax and xmm0 (possible results of the call) and
        // the two callee-saved registers that carry the exception from the
        // CALL across the helper.
        assert!(!withcards);
        // we have one word to align
        add_to_esp = shadow_save + 7 * word;
        rx86::sub_ri(&mut mc, rx86::ESP, add_to_esp);
        rx86::mov_sr(&mut mc, shadow_save + word, rx86::EAX);
        rx86::movsd_sx(&mut mc, shadow_save + 2 * word, 0);
        dynasm!(mc ; .arch x64 ; mov Rq(arg0), rbp);
        rx86::mov_sr(&mut mc, shadow_save + 5 * word, exc0);
        rx86::mov_sr(&mut mc, shadow_save + 6 * word, exc1);
        store_and_reset_exception_raw(&mut mc, exc0, exc1);
    }

    // `CALL(imm(func))`: a 64-bit target goes through the scratch register.
    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
    rx86::mov_ri(&mut mc, scratch, func);
    dynasm!(mc ; .arch x64 ; call Rq(scratch));

    if withcards {
        // A final TEST8 before the RET, for the caller. Careful to not
        // follow this instruction with another one that changes the status
        // of the CPU flags!
        rx86::mov_rs(&mut mc, rx86::EAX, word + add_to_esp);
        rx86::test8_mi(&mut mc, (rx86::EAX, descr.jit_wb_if_flag_byteofs), -0x80);
    }

    if !for_frame {
        if add_to_esp != 0 {
            // ADD touches CPU flags
            rx86::lea_rs(&mut mc, rx86::ESP, add_to_esp);
        }
        pop_all_regs_from_jitframe_raw(&mut mc, &[], withfloats, true);
        // `RET16_i(WORD)` pops the pushed argument.
        dynasm!(mc ; .arch x64 ; ret 8);
    } else {
        rx86::movsd_xs(&mut mc, 0, shadow_save + 2 * word);
        rx86::mov_rs(&mut mc, rx86::EAX, shadow_save + word);
        restore_exception_raw(&mut mc, exc0, exc1);
        rx86::mov_rs(&mut mc, exc0, shadow_save + 5 * word);
        rx86::mov_rs(&mut mc, exc1, shadow_save + 6 * word);
        rx86::lea_rs(&mut mc, rx86::ESP, add_to_esp);
        dynasm!(mc ; .arch x64 ; ret);
    }

    let buffer = codebuf::finalize_executable(mc, arena).expect("wb_slowpath: finalize");
    let ptr = crate::codebuf::buffer_ptr(&buffer) as usize;
    Some((buffer, ptr))
}

/// `assembler.py:231 _build_malloc_slowpath(kind='fixed')` parity —
/// pure builder.  Caching/ownership is the caller's responsibility:
/// `X86CpuExt::ensure_malloc_slowpath_fixed` (`x86/cpu_ext.rs`)
/// stores the resulting address in its `malloc_slowpath_fixed`
/// field, matching PyPy's `self.malloc_slowpath` attribute on
/// `Assembler386`.
///
/// **Calling convention (matches PyPy line 233-243):**
/// - Entry: `rbp` = jitframe, `rcx` = old `nursery_head`,
///   `rdx` = `nursery_head + total_size` (set by the per-call-site
///   fast path's `lea rdx, [rcx + total_size]`).  `total_size`
///   recovered at runtime via `sub rdx, rcx`.  The caller has already
///   pushed the gcmap to `[rbp + JF_GCMAP_OFS]`.
/// - Exit: `rcx` = payload pointer (or 0 on OOM), matching PyPy line
///   304 `MOV_rr(ecx, eax)`; `rbp` reloaded from shadow stack top in
///   case a minor GC fired and moved the frame; every other GPR/XMM
///   restored from the jitframe save area, including `rax` which is
///   reset to its pre-call value.
///
/// `ecx` and `edx` are the only registers excluded from
/// push_all_regs / pop_all_regs: `ecx` carries the return value
/// (assembler.py `_push_all_regs_to_frame(mc, [ecx, edx], floats)`),
/// `edx` is the runtime size carrier and the caller's regalloc has
/// already spilled any live value out of both before the call via
/// `MALLOC_NURSERY_CLOBBER` (regalloc.rs).
///
/// On OOM (`rax == 0` after the helper call) the trampoline tail-jumps
/// to `propagate_path` — the standalone `_build_propagate_exception_path`
/// trampoline returned by `build_propagate_exception_path`.  Caller
/// (`X86CpuExt::ensure_malloc_slowpath_fixed`) builds the propagate
/// path first and threads its address here, matching PyPy's
/// `setup_once` ordering.
///
/// Returns `(buffer, entry_addr)`.  Same ownership rule as
/// `build_propagate_exception_path` — the caller (`X86CpuExt`) holds
/// the arena buffer so the RX page lives as long as the CPU.
pub(crate) fn build_malloc_slowpath_fixed(
    cpu_handle: &crate::guard::CpuDescrHandle,
    propagate_path: usize,
    arena: &Arc<AsmMemoryManager>,
) -> (codebuf::ArenaExecutableBuffer, usize) {
    // `cpu_handle` is still threaded through for symmetry with PyPy
    // (where `_build_malloc_slowpath` reads several `self.cpu`-rooted
    // attrs).  The propagate descr itself is now baked once into the
    // standalone propagate trampoline, not re-baked here.
    let _ = cpu_handle;
    let mut asm = Assembler::new(0);

    // assembler.py:264 `SUB_rr(edx, ecx)` — recover total_size at
    // runtime.  Both `malloc_cond` and `malloc_cond_varsize_frame`
    // hand off `ecx = old_nursery_free` / `edx = old_nursery_free +
    // total_bytes`, so the same `SUB` recovers the byte count for
    // either caller (PyPy line 2554 / 2578 both route through this
    // shared `malloc_slowpath`).
    dynasm!(asm ; .arch x64 ; sub rdx, rcx);

    let slowpath_fn = crate::runner::dynasm_nursery_slowpath as *const () as i64;
    build_malloc_slowpath_body(&mut asm, slowpath_fn, propagate_path);

    let buffer = codebuf::finalize_executable(asm, arena).expect("malloc_slowpath: finalize");
    let ptr = crate::codebuf::buffer_ptr(&buffer) as usize;
    (buffer, ptr)
}

pub(crate) fn build_malloc_slowpath_headerless(
    cpu_handle: &crate::guard::CpuDescrHandle,
    propagate_path: usize,
    arena: &Arc<AsmMemoryManager>,
) -> (codebuf::ArenaExecutableBuffer, usize) {
    let _ = cpu_handle;
    let mut asm = Assembler::new(0);

    dynasm!(asm ; .arch x64 ; sub rdx, rcx);

    let slowpath_fn = crate::runner::dynasm_nursery_slowpath_headerless as *const () as i64;
    build_malloc_slowpath_body(&mut asm, slowpath_fn, propagate_path);

    let buffer =
        codebuf::finalize_executable(asm, arena).expect("malloc_slowpath_headerless: finalize");
    let ptr = crate::codebuf::buffer_ptr(&buffer) as usize;
    (buffer, ptr)
}

/// Body of the single PyPy `malloc_slowpath` trampoline used by both
/// `CallMallocNursery` (fixed-size object alloc) and
/// `CallMallocNurseryVarsizeFrame` (JITFRAME alloc).  Emits the
/// `_push_all_regs_to_frame([ecx, edx])` → CALL helper → reload_frame
/// → inline WB → OOM check → `MOV ecx, eax` → `_pop_all_regs_from_frame`
/// → RET sequence.  The caller emits the `SUB rdx, rcx` size recovery
/// just above this helper (the only line that differs between fixed
/// and varsize_frame in the trampoline header, and PyPy emits it for
/// both kinds via the same `_build_malloc_slowpath('fixed')` arm —
/// PyPy line 264).
///
/// `slowpath_fn` is the absolute address of the GC helper called by
/// `MOV rax, imm64; CALL rax`.  ABI: size in ARG0 (RCX on Win64, RDI
/// on SysV).  Result in RAX.
fn build_malloc_slowpath_body(asm: &mut Assembler, slowpath_fn: i64, propagate_path: usize) {
    let ignored = [crate::regloc::ECX, crate::regloc::EDX];

    // assembler.py `_push_all_regs_to_frame(mc, [ecx, edx], floats)`.
    // Saves every managed GPR/XMM except ECX/EDX so the inner CALL's
    // caller-clobber set is contained.  EAX is included in the save
    // set (unlike pyre's prior `[EAX, EDX]` mask), preserving any
    // live caller value across the slowpath — the regalloc only
    // promises ECX/EDX clobber to the caller.
    push_all_regs_to_jitframe_raw(asm, &ignored, true, false);

    // assembler.py `add_to_esp = 16 - WORD` plus Win64 shadow
    // space.  pyre's JIT body is 0-mod-16 (per `_call_header`'s
    // padding-slot SUB) and the outer `call rax` pushes the return
    // address, leaving rsp 8-mod-16 inside the trampoline.  The SUB
    // below brings rsp back to 0-mod-16 before the inner CALL — `8`
    // alignment alone on SysV, `8 + 32` shadow on Win64.
    #[cfg(target_os = "windows")]
    let align: i32 = 40;
    #[cfg(not(target_os = "windows"))]
    let align: i32 = 8;

    // assembler.py:270 `MOV_rr(ARG0, edx)` — size argument.
    #[cfg(target_os = "windows")]
    let arg0_reg: u8 = 1; // rcx
    #[cfg(not(target_os = "windows"))]
    let arg0_reg: u8 = 7; // rdi

    if align != 0 {
        rx86::sub_ri(asm, rx86::ESP, align);
    }
    dynasm!(asm ; .arch x64 ; mov Rq(arg0_reg), rdx);
    rx86::mov_ri(asm, rx86::EAX, slowpath_fn);
    dynasm!(asm ; .arch x64 ; call rax);
    if align != 0 {
        rx86::add_ri(asm, rx86::ESP, align);
    }

    // assembler.py:296 `_reload_frame_if_necessary(mc)` — rebind rbp
    // from the shadow stack in case a minor GC moved the jitframe.
    // ECX is used as scratch here (matches PyPy `_reload_frame_if_necessary`
    // assembler.py:1375); the helper return value still lives in RAX at
    // this point and is moved into ECX only after the reload (and after
    // the WB inline below, which preserves RAX via push/pop).
    let rst_addr = majit_gc::shadow_stack::get_root_stack_top_addr() as i64;
    rx86::mov_ri(asm, rx86::ECX, rst_addr);
    dynasm!(asm ; .arch x64
        ; mov rcx, [rcx]
        ; mov rbp, [rcx - 8]
    );

    // assembler.py:_reload_frame_if_necessary line 1376 (Win64 + Linux
    // share): non-array write barrier on the reloaded jf so subsequent
    // Ref writes into frame slots are tracked by minor GC.  The barrier
    // body is conditional on the GC exposing a write-barrier descr.
    let wb_descr = crate::runner::dynasm_write_barrier_descr();
    if let Some(wb) = wb_descr {
        let byteofs = wb.jit_wb_if_flag_byteofs;
        let mask = wb.jit_wb_if_flag_singlebyte as i8;
        let skip_wb = asm.new_dynamic_label();
        rx86::test8_mi(asm, (rx86::EBP, byteofs), i32::from(mask));
        dynasm!(asm ; .arch x64 ; jz =>skip_wb);
        // Inline WB helper call: rbp -> ARG0, save/restore rax across.
        // Stack accounting at this point: the trampoline's pre-call
        // alignment SUB has been fully reversed by the matching ADD,
        // so rsp is back at the trampoline-entry value of 8-mod-16
        // (pyre JIT body 0-mod-16 + outer-CALL push).  `push rax`
        // brings rsp to 0-mod-16 — already aligned for the inner CALL
        // on SysV, while Win64 still needs its 32-byte shadow space.
        let wb_fn = crate::runner::dynasm_write_barrier as *const () as i64;
        #[cfg(target_os = "windows")]
        {
            dynasm!(asm ; .arch x64
                ; push rax
                ; sub rsp, 32           // 32 shadow (push rax already aligned)
                ; mov rcx, rbp
            );
            rx86::mov_ri(asm, rx86::EAX, wb_fn);
            dynasm!(asm ; .arch x64
                ; call rax
                ; add rsp, 32
                ; pop rax
            );
        }
        #[cfg(not(target_os = "windows"))]
        {
            dynasm!(asm ; .arch x64
                ; push rax
                ; mov rdi, rbp
            );
            rx86::mov_ri(asm, rx86::EAX, wb_fn);
            dynasm!(asm ; .arch x64
                ; call rax
                ; pop rax
            );
        }
        dynasm!(asm ; .arch x64 ; =>skip_wb);
    }

    // assembler.py:298-322 — TEST/JZ-to-OOM-tail with the common (success)
    // case as fall-through, matching PyPy's branch layout exactly.  The
    // `JZ` lands on the OOM tail emitted after RET; the fall-through path
    // does `MOV ecx, eax` → `_pop_all_regs_from_frame` → `pop_gcmap` →
    // `RET`.
    let oom_tail = asm.new_dynamic_label();
    dynasm!(asm ; .arch x64
        ; test rax, rax
        ; jz =>oom_tail
    );

    // assembler.py:304 `MOV_rr(ecx, eax)` — deliver the helper return
    // value through ECX so it survives `pop_all` (which restores RAX
    // from the save area).  RAX is still valid at this point because
    // the WB inline above brackets its inner CALL with `push rax /
    // pop rax`.
    dynasm!(asm ; .arch x64 ; mov rcx, rax);

    // assembler.py `_pop_all_regs_from_frame(mc, [ecx, edx], floats)`.
    pop_all_regs_from_jitframe_raw(asm, &ignored, true, false);
    // assembler.py:308 `self.pop_gcmap(mc)` — clear `JF_GCMAP_OFS`
    // before RET so the caller's regalloc layout (which never sees the
    // trampoline's saved-reg slots) is the only gcmap the next
    // collecting call walks.  Matches PyPy "trampoline owns the
    // gcmap-clear before RET" structure exactly.
    rx86::mov_bi(asm, crate::jitframe::JF_GCMAP_OFS, 0);
    dynasm!(asm ; .arch x64 ; ret);

    // assembler.py:309-322 OOM tail — patched JZ target above.  When the
    // slowpath helper returns NULL (`libc::calloc` / `gc.alloc_nursery_*`
    // OOM) PyPy tail-JMPs to the standalone `propagate_exception_path`
    // (line 322).  Stage `propagate_path` into a scratch register and
    // jump indirectly so the transfer is range-independent: dynasm-rs's
    // `jmp extern` would lower to `E9 + rel32`, but the malloc slowpath
    // and propagate trampoline are separate arena blocks that may belong to
    // different retained mappings and are not guaranteed to land within ±2GB,
    // so a relative external jump could otherwise fail with
    // `ImpossibleRelocation` and trip the caller's `expect("malloc_slowpath:
    // finalize")` on affected layouts.
    let propagate_scratch = crate::regloc::X86_64_SCRATCH_REG.value;
    dynasm!(asm ; .arch x64
        ; =>oom_tail
        // assembler.py:321 `ADD esp, WORD` — pop the trampoline's own
        // CALL return address so `_call_footer` in the propagate
        // trampoline sees rsp at the trace's body alignment (the same
        // value the trace's `_call_header` left after its SUB).
        ; add rsp, 8
    );
    rx86::mov_ri(asm, propagate_scratch, propagate_path as i64);
    dynasm!(asm ; .arch x64 ; jmp Rq(propagate_scratch));
}

/// Pointer-identity key for `target_tokens_currently_compiling`. PyPy
/// x86/assembler.py:93 keys it by the descr Python object itself; we use
/// the underlying allocation address of the `Arc<dyn Descr>` so two
/// distinct TargetToken descriptors are never confused.
fn loop_target_id(op: &Op) -> Option<usize> {
    op.getdescr().as_ref().map(majit_ir::descr_identity)
}

fn target_argloc_from_loc(loc: Loc) -> TargetArgLoc {
    match loc {
        Loc::Reg(r) => TargetArgLoc::Reg {
            regnum: r.value,
            is_xmm: r.is_xmm,
        },
        Loc::Ebp(e) => TargetArgLoc::Ebp {
            ebp_offset: e.value,
            is_float: e.is_float,
        },
        Loc::Frame(f) => TargetArgLoc::Frame {
            position: f.get_position(),
            ebp_offset: f.ebp_loc.value,
            is_float: f.ebp_loc.is_float,
        },
        Loc::Immed(i) => TargetArgLoc::Immed {
            value: i.value,
            is_float: false,
        },
        Loc::ImmedFloat(i) => TargetArgLoc::Immed {
            value: i.value,
            is_float: true,
        },
        // `ConstFloatLoc` is an absolute address (`location_code` `'j'`).
        Loc::ConstFloat(c) => TargetArgLoc::Immed {
            value: c.value as i64,
            is_float: true,
        },
        Loc::Addr(a) => TargetArgLoc::Addr {
            base: a.base,
            index: a.index,
            scale: a.scale,
            offset: a.offset,
        },
    }
}

fn loc_from_target_argloc(loc: &TargetArgLoc) -> Loc {
    match *loc {
        TargetArgLoc::Reg { regnum, is_xmm } => {
            Loc::Reg(crate::regloc::RegLoc::new(regnum, is_xmm))
        }
        TargetArgLoc::Ebp {
            ebp_offset,
            is_float,
        } => Loc::Ebp(crate::regloc::RawEbpLoc {
            value: ebp_offset,
            is_float,
        }),
        TargetArgLoc::Frame {
            position,
            ebp_offset,
            is_float,
        } => Loc::Frame(crate::regloc::FrameLoc::new(position, ebp_offset, is_float)),
        TargetArgLoc::Immed { value, is_float } => {
            if is_float {
                // Written by `target_argloc_from_loc` for `ConstFloatLoc`.
                Loc::ConstFloat(crate::regloc::ConstFloatLoc {
                    value: value as usize,
                })
            } else {
                Loc::immed(value)
            }
        }
        TargetArgLoc::Addr {
            base,
            index,
            scale,
            offset,
        } => Loc::Addr(crate::regloc::AddressLoc {
            base,
            index,
            scale,
            offset,
        }),
    }
}

fn core_reg_position(reg: crate::regloc::RegLoc) -> Option<usize> {
    crate::x86::regalloc::ALL_CORE_REGS
        .iter()
        .position(|candidate| *candidate == reg)
}

fn float_reg_position(reg: crate::regloc::RegLoc) -> Option<usize> {
    crate::x86::regalloc::ALL_FLOAT_REGS
        .iter()
        .position(|candidate| *candidate == reg)
        .map(|idx| crate::x86::regalloc::ALL_CORE_REGS.len() + idx)
}

fn reg_position_in_jitframe(reg: crate::regloc::RegLoc) -> Option<usize> {
    if reg.is_xmm {
        float_reg_position(reg)
    } else {
        core_reg_position(reg)
    }
}

fn deadframe_slot_for_loc(loc: &Loc) -> Option<u16> {
    match loc {
        Loc::Reg(reg) => Some(
            reg_position_in_jitframe(*reg).expect("deadframe slot: register is not managed") as u16,
        ),
        Loc::Frame(frame) => Some((frame.get_position() + JITFRAME_FIXED_SIZE) as u16),
        Loc::Immed(_) | Loc::ImmedFloat(_) | Loc::ConstFloat(_) | Loc::Ebp(_) | Loc::Addr(_) => {
            None
        }
    }
}

/// x86/assembler.py WriteBarrierSlowPath card-marking body.
///
/// Register and frame-index arms emit `SHR tmp, card_page_shift; XOR tmp, -8;
/// BTS [header], tmp`. `tmp` is `X86_64_SCRATCH_REG` (r11), which is outside
/// `ALL_CORE_REGS`, so the index register is never rewritten. A previous
/// byte-OR sequence copied `loc_base` into r10 (an allocatable GPR) and then
/// reloaded `loc_index` from that same register, so an index that already
/// lived in r10 became the array pointer and the card bit was taken from the
/// pointer instead of the index.
///
/// GCREF is the payload, so BTS uses displacement `-GcHeader::SIZE` — the
/// same header-relative bias `WriteBarrierDescr::extract_flag_byte` and the
/// Immed `byte_ofs` apply. Immediate indices keep the `OR8` fold
/// (`x86/assembler.py` ImmedLoc).
fn encode_wb_array_card_mark(mc: &mut Assembler, loc_base: u8, loc_index: &Loc, page_shift: u32) {
    match loc_index {
        Loc::Reg(idx) => {
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            if idx.value != scratch {
                dynasm!(mc
                    ; .arch x64
                    ; mov Rq(scratch), Rq(idx.value as u8)
                );
            }
            rx86::shr_ri(mc, scratch, page_shift as i32);
            rx86::xor_ri(mc, scratch, -8);
            rx86::bts_mr(
                mc,
                (loc_base, -(majit_gc::header::GcHeader::SIZE as i32)),
                scratch,
            );
        }
        Loc::Frame(idx) => {
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            rx86::mov_rb(mc, scratch, idx.ebp_loc.value);
            rx86::shr_ri(mc, scratch, page_shift as i32);
            rx86::xor_ri(mc, scratch, -8);
            rx86::bts_mr(
                mc,
                (loc_base, -(majit_gc::header::GcHeader::SIZE as i32)),
                scratch,
            );
        }
        Loc::Immed(idx) | Loc::ImmedFloat(idx) => {
            let byte_index = idx.value >> page_shift;
            let byte_ofs = !((byte_index >> 3) as i64) - majit_gc::header::GcHeader::SIZE as i64;
            let byte_val = 1_i64 << (byte_index & 7);
            rx86::or8_mi(mc, (loc_base, byte_ofs as i32), i32::from(byte_val as i8));
        }
        // x86/assembler.py:2387-2388
        // `raise AssertionError("index is neither RegLoc nor ImmedLoc")`
        _ => panic!("index is neither RegLoc nor ImmedLoc"),
    }
}

// ── Abstract condition codes ──
// Architecture-independent CC values used throughout the assembler.
// Converted to arch-specific encoding at emission time.
const CC_O: u8 = 0;
const CC_NO: u8 = 1;
const CC_B: u8 = 2; // unsigned <
const CC_AE: u8 = 3; // unsigned >=
const CC_E: u8 = 4; // ==
const CC_NE: u8 = 5; // !=
const CC_BE: u8 = 6; // unsigned <=
const CC_A: u8 = 7; // unsigned >
const CC_S: u8 = 8;
const CC_NS: u8 = 9;
const CC_L: u8 = 10; // signed <
const CC_GE: u8 = 11; // signed >=
const CC_LE: u8 = 12; // signed <=
const CC_G: u8 = 13; // signed >

/// Invert a condition code.
fn invert_cc(cc: u8) -> u8 {
    match cc {
        CC_O => CC_NO,
        CC_NO => CC_O,
        CC_B => CC_AE,
        CC_AE => CC_B,
        CC_E => CC_NE,
        CC_NE => CC_E,
        CC_BE => CC_A,
        CC_A => CC_BE,
        CC_S => CC_NS,
        CC_NS => CC_S,
        CC_L => CC_GE,
        CC_GE => CC_L,
        CC_LE => CC_G,
        CC_G => CC_LE,
        _ => CC_E, // fallback
    }
}

/// `codebuf.SlowPath`: a not-taken conditional jump to a body emitted after
/// the loop or bridge, then a jump back to the fast path.
///
/// `saved_scratch_value_1` is the r11 cache at the `jcc`
/// (`get_scratch_register_known_value`). `saved_scratch_value_2` is the
/// cache at `set_continue_here`; `-1` means unknown and
/// `load_scratch_if_known` emits nothing.
struct SlowPath {
    slow_label: DynamicLabel,
    continue_label: DynamicLabel,
    saved_scratch_value_1: i64,
    saved_scratch_value_2: i64,
    kind: SlowPathKind,
}

/// Body selected by `SlowPath.generate`.
enum SlowPathKind {
    WriteBarrier {
        loc_base: RegLoc,
        loc_index: Option<Loc>,
        helper_num: usize,
        card_marking: bool,
        card_page_shift: u32,
    },
    /// `StackCheckSlowPath`: one `call` of `stack_check_slowpath`.
    StackCheck,
    /// `IncreaseStackSlowPath`. `gcmap` is the pointer `_check_frame_depth`
    /// captured (`*mut usize` stored as `usize` so the queue stays `Send`).
    IncreaseStack { gcmap: usize },
}

/// assembler.py Assembler386.
/// In Rust, this is a transient builder — created per compilation,
/// not a long-lived object like RPython's.
///
/// Borrows the trace's `inputargs` and `operations` for its lifetime so
/// `OpRef → Type` resolves through `op.type_` / `inputarg.tp` directly
/// (RPython `box.type` parity); no `value_types: HashMap` side-table.
pub struct Assembler386<'a> {
    /// The dynasm assembler (rx86.py + codebuf.py combined).
    pub(crate) mc: Assembler,
    /// `BaseAssembler.asmmemmgr`: destination arena for materialization.
    asm_memory_manager: Arc<AsmMemoryManager>,
    /// assembler.py:83 pending_guard_tokens — guards awaiting recovery stubs.
    pending_guard_tokens: Vec<GuardToken>,
    /// `x86/regalloc.py` `min_bytes_before_label`. The next label
    /// (`consider_label` / `flush_loop`) is padded out to this offset so
    /// `redirect_call_assembler` and a `GUARD_NOT_INVALIDATED` patch cannot
    /// overwrite it.
    min_bytes_before_label: usize,
    /// GC bitmap to push before the current collecting call (e.g.,
    /// CallMallocNursery slow path). Set by the `RegAllocOp::Perform`
    /// emit path when `gcmap: Some(..)` is carried, cleared after.
    pending_malloc_nursery_gcmap: Option<usize>,
    /// Frame depth (in WORD units) for the current trace.
    frame_depth: usize,
    /// Fail descriptors built during assembly — wrapped in `FailDescrCell`
    /// so `Arc::as_ptr` is a thin pointer suitable for direct
    /// `Arc::from_raw` recovery (`history.py AbstractDescr.show`).
    fail_descrs: FailDescrStore,
    /// trace_id for this compilation.
    trace_id: u64,
    /// header_pc (green_key) for this compilation.
    header_pc: u64,
    /// Input argument types.
    input_types: Vec<Type>,
    /// assembler.py rebuild_faillocs_from_descr parity:
    /// bridge input locations recovered from the source guard descr.
    bridge_input_locs: Option<Vec<Loc>>,

    // ── State tracking for code generation ──
    /// Maps OpRef → jitframe slot index.
    opref_to_slot: IndexMap<OpRef, usize, rustc_hash::FxBuildHasher>,
    /// Trace inputargs — borrowed for `opref_type` lookups.
    inputargs: &'a [InputArgRc],
    /// Trace operations — borrowed for `opref_type` lookups (reads
    /// `op.type_` directly, RPython `box.type` parity).
    operations: &'a [OpRc],
    /// `arg.index` raw -> idx in inputargs, sentinel
    /// [`OpTypeIndex::NO_POS`] for unset slots. Mirrors
    /// `OpTypeIndex::inputarg_pos`.
    inputarg_pos: majit_ir::PosIndex,
    /// `op_pos[op.pos.raw()] = idx in operations`, sentinel
    /// [`OpTypeIndex::NO_POS`] for unset slots and Void/None ops.
    /// Mirrors `OpTypeIndex::op_pos`.
    op_pos: majit_ir::PosIndex,
    /// Constants: OpRef index (>= 10000) → typed `Const` value. The box
    /// variant carries its own type (`Const::get_type`), so no separate
    /// constant-type map is needed.
    constants: majit_ir::ConstMap<majit_ir::Const>,
    /// Next available frame slot index.
    next_slot: usize,
    /// Condition code from the most recent CMP/TEST instruction,
    /// consumed by a following GUARD_TRUE/GUARD_FALSE.
    /// Stores an abstract condition code (CC_* constants).
    guard_success_cc: Option<u8>,
    /// x86/assembler.py:93 target_tokens_currently_compiling parity.
    /// Keyed by descriptor pointer identity (PyPy uses Python `is`).
    target_tokens_currently_compiling: IndexMap<usize, DynamicLabel>,
    compiled_target_tokens: Vec<majit_ir::DescrRef>,
    /// First cross-buffer JUMP whose target still points into an assembler
    /// buffer instead of executable memory.
    unrelocated_jump_target: Option<(usize, usize)>,
    /// llmodel.py:64-69 self.vtable_offset — typeptr field byte offset.
    /// `None` corresponds to RPython's gcremovetypeptr config.
    vtable_offset: Option<usize>,
    /// `AbstractLLCPU.subclassrange_min_offset`. `None` keeps the
    /// TYPE_INFO arm of `genop_guard_guard_subclass`.
    subclassrange_min_offset: Option<usize>,
    /// llsupport/gc.py get_typeid_from_classptr_if_gcremovetypeptr vtable→typeid table, materialized by the runner
    /// via gc_ll_descr.get_typeid_from_classptr_if_gcremovetypeptr. Used by
    /// the gcremovetypeptr branch of `_cmp_guard_class`.
    classptr_to_typeid: IndexMap<i64, u32>,
    /// TYPE_INFO / CLASSTYPE constants for `GUARD_IS_OBJECT` and
    /// `GUARD_SUBCLASS`, fetched by the runner from the active gc_ll_descr.
    guard_gc_type_info: Option<GuardGcTypeInfo>,
    /// Constant classptr → `(subclassrange_min, subclassrange_max)`, matching
    /// `loc_check_against_class.getint()` field reads in
    /// `x86/assembler.py:1971-1974`.
    classptr_to_subclass_range: IndexMap<i64, (i64, i64)>,
    /// Dynamic label at the function entry for self-recursive CALL_ASSEMBLER.
    self_entry_label: Option<DynamicLabel>,
    /// Leaked pointer holding the resolved entry address for self-recursive
    /// CALL_ASSEMBLER via the execute trampoline. Written after finalization.
    self_entry_addr_ptr: *mut usize,
    /// opassembler.py:1177 _finish_gcmap.
    finish_gcmap: Option<*mut usize>,
    /// opassembler.py:1215 gcmap_for_finish.
    gcmap_for_finish: *mut usize,
    /// assembler.py _store_force_index parity:
    /// Pre-allocated fail descr for the next GUARD_NOT_FORCED, created
    /// at CALL_ASSEMBLER emission time so we can store its pointer to
    /// jf_force_descr before the call. Consumed by the subsequent
    /// GUARD_NOT_FORCED guard emission.
    pending_force_descr: Option<majit_ir::DescrRef>,
    /// Pre-wrapped `FailDescrCell` for the same pending guard.  Codegen
    /// bakes the cell's thin pointer into `JF_FORCE_DESCR_OFS` so that
    /// `force_token_to_dead_frame` (cranelift/compiler.rs) can
    /// recover the descr via `recover_fail_descr_cell` without the
    /// fat-pointer mismatch a bare `Arc<dyn Descr>` ptr would cause.
    /// The same cell is consumed by `append_guard_token_with_faillocs`
    /// so jf_force_descr and jf_descr resolve to the same identity.
    pending_force_cell: Option<usize>,
    /// `CondCallSlowPath` continue label. Set when `COND_CALL` /
    /// `COND_CALL_VALUE_I` / `COND_CALL_VALUE_R` is followed by
    /// `GUARD_NO_EXCEPTION`: `genop_guard_guard_no_exception` emits no
    /// check on the fast path, and `generate_guard_no_exception` runs on
    /// the call path before this label is bound.
    pending_cond_call_skip: Option<DynamicLabel>,
    /// `compile.py:665-674` + `pyjitpl.py:2283`: construction-time
    /// snapshot of the six descr pointers attached to the owning cpu
    /// instance.  Retained for constructor signature stability across
    /// runner / call_assembler callsites — emission helpers
    /// (`done_with_this_frame_descr_ptr_for_type`,
    /// `exit_frame_with_exception_descr_ref_ptr`,
    /// `propagate_exception_descr_ptr`) read live from `cpu_handle`
    /// instead so the raw ptr baked into `JF_DESCR_OFS` and the Arc
    /// stamped into `meta_descr` come from the same snapshot.
    #[allow(dead_code)]
    attached_descrs: crate::guard::AttachedDescrPtrs,
    /// `Arc` clone of the owning cpu's attachment handle.  Its heap
    /// address is baked into the CALL_ASSEMBLER helper call site as a
    /// compile-time immediate (`Arc::as_ptr`) and the `Arc` is moved
    /// into the resulting `CompiledCode` so the pointee outlives any
    /// subsequent `DynasmBackend` drop — same role as RPython's
    /// `self.cpu` attribute-access after whole-program translation,
    /// where the `cpu` object's identity is guaranteed by Python.
    cpu_handle: crate::guard::CpuDescrHandle,
    /// `assembler.py:94 setup()` `self.frame_depth_to_patch = []` —
    /// list of code-buffer byte offsets at which a placeholder 32-bit
    /// `0xffffff` was written for the stack-depth check / slowpath
    /// trampoline.  After materialisation, `patch_stack_checks`
    /// overwrites each entry with the final frame depth.
    ///
    /// Each entry stores an offset *relative to the start of the
    /// machine-code buffer* (i.e. pre-`rawstart`); `patch_stack_checks`
    /// adds `rawstart` to obtain the absolute address.
    frame_depth_to_patch: Vec<usize>,
    /// `Assembler386.pending_slowpaths`, created empty in `setup`.
    /// `flush_pending_slowpaths` is the first act of
    /// `write_pending_failure_recoveries`: a slow-path body may append a
    /// guard token, so recovery stubs are written after these paths.
    pending_slowpaths: Vec<SlowPath>,
    /// `pending_memoryerror_trampoline_from`: one label per compilation,
    /// bound by `generate_propagate_error_64` after the recovery stubs.
    /// `CHECK_MEMORY_ERROR` is not a `SlowPath`.
    pending_memoryerror_trampoline: Option<DynamicLabel>,
    /// assembler.py:1003-1008 `_assemble`: the frame depth of a cross-loop
    /// JUMP target (its `target_frame_depth`), or 0 when the trace has no
    /// external JUMP.  The closing `JMP` enters the target loop's body,
    /// which may use deeper frame slots than this trace; `_assemble` grows
    /// `frame_depth` to fit so a bridge's prologue `_check_frame_depth`
    /// reallocs the in-flight JITFRAME large enough before the `JMP`.
    jump_target_frame_depth: usize,
    /// `x86/assembler.py:63` `self.malloc_slowpath` parity — entry
    /// pointer of the per-CPU malloc slowpath trampoline used by both
    /// `CallMallocNursery` and `CallMallocNurseryVarsizeFrame` (PyPy
    /// line 2554 / 2578 both route through the same `malloc_slowpath`).
    /// Resolved by `X86CpuExt::ensure_malloc_slowpath_fixed` and
    /// passed in at construction time so the emit path bakes it as a
    /// 64-bit immediate without re-touching the backend.
    malloc_slowpath_fixed: usize,
    /// Headerless fixed-size nursery malloc slowpath trampoline.
    malloc_slowpath_headerless: usize,
    /// `assembler.py self.wb_slowpath`, resolved by
    /// `X86CpuExt::ensure_wb_slowpath`.
    wb_slowpath: [usize; 5],
    /// `Assembler386.propagate_exception_path`. 0 when the descr is not
    /// installed; `emit_propagate_exception_if_zero` is then a no-op.
    propagate_exception_path: usize,
    /// `Assembler386._frame_realloc_slowpath`.
    frame_realloc_slowpath: usize,
    /// `Assembler386.stack_check_slowpath`. 0 skips the probe
    /// (`_call_header_with_stack_check`).
    stack_check_slowpath: usize,
    /// `assembler.py reserve_gcref_table`: one label per slot of the
    /// reference-constant table reserved at the start of this code block,
    /// which the `LoadFromGcTable` genop reads PC-relative. Empty when the
    /// trace references no reference constants.
    gcref_table: Vec<dynasmrt::DynamicLabel>,
    /// `assembler.py` `datablockwrapper`. Float constants live here
    /// (`X86XMMRegisterManager.convert_to_imm` → `ConstFloatLoc`), not in
    /// the instruction stream.
    datablockwrapper: MachineDataBlockWrapper,
    /// `LocationCodeBuilder._scratch_register_value`. `-1` means unknown.
    /// `_addr_as_reg_offset` rewrites a `ConstFloatLoc` that does not fit a
    /// signed disp32 as `X86_64_SCRATCH_REG` (r11) plus a disp32.
    scratch_register_value: i64,
}

/// assembler.py GuardToken — represents a pending guard needing
/// a recovery stub to be written after the main loop body.
struct GuardToken {
    /// Dynamic label that the guard's Jcc jumps to — bound in
    /// write_pending_failure_recoveries to the recovery stub.
    fail_label: DynamicLabel,
    /// Descr for stub bookkeeping (`set_adr_jump_offset`).
    fail_descr: majit_ir::DescrRef,
    /// [`FailDescrCell::thin_ptr`] baked into `jf_descr`. The `Box` lives
    /// on `Asm::fail_descrs` so the address stays valid.
    fail_cell_ptr: usize,
    /// Constants to store in frame during recovery.
    /// Each entry: (frame_slot_index, constant_value).
    const_stores: Vec<(usize, i64)>,
    /// opassembler.py:515 GuardToken.gcmap.
    gcmap: *mut usize,
    /// `assembler.py implement_guard`'s `guard_token.pos_jump_offset` — the
    /// offset of the 4-byte target field of the guard's `Jcc`/`JMP`, which
    /// `patch_jump_for_descr` later redirects into a bridge. For
    /// `GUARD_NOT_INVALIDATED` it is the byte after the opcode of the
    /// not-yet-written `JMP` (`genop_guard_guard_not_invalidated`).
    /// `None` only for a guard that emits no branch at all.
    pos_jump_offset: Option<usize>,
    /// `GuardToken.guard_not_invalidated()`.
    guard_not_invalidated: bool,
    /// llsupport/assembler.py must_save_exception: true for
    /// GUARD_EXCEPTION / GUARD_NO_EXCEPTION / GUARD_NOT_FORCED.  Selects the
    /// exc=True failure-recovery variant that stages pos_exc_value into
    /// jf_guard_exc (store_info_on_descr:236) so grab_exc_value can read it.
    must_save_exception: bool,
}

/// What `assembler.py patch_pending_failure_recoveries` reads off a guard
/// token once the buffer has been materialised.  Upstream still has the tokens
/// there; `write_pending_failure_recoveries` consumes pyre's, so the three
/// fields the walk needs survive it as this.
struct RecoveryStub {
    /// `tok.faildescr`.
    fail_descr: majit_ir::DescrRef,
    /// `tok.pos_recovery_stub`.
    pos_recovery_stub: usize,
    /// `tok.pos_jump_offset`.
    pos_jump_offset: Option<usize>,
    /// `tok.guard_not_invalidated()`.
    guard_not_invalidated: bool,
}

fn fail_cell_capacity(ra_ops: &[RegAllocOp], ops: &[OpRc]) -> usize {
    let mut n = 0;
    for ra in ra_ops {
        match ra {
            RegAllocOp::PerformGuard { .. } | RegAllocOp::PerformGuard1 { .. } => n += 1,
            RegAllocOp::Perform { op_index, .. }
            | RegAllocOp::Perform1 { op_index, .. }
            | RegAllocOp::PerformDiscard { op_index, .. }
            | RegAllocOp::PerformDiscardGcStore { op_index, .. } => {
                if ops[*op_index].opcode == OpCode::Finish {
                    n += 1;
                }
            }
            _ => {}
        }
    }
    n
}

/// Compiled output from assemble_loop/assemble_bridge.
pub struct CompiledCode {
    /// Executable memory buffer (keeps code alive).
    pub buffer: codebuf::ArenaExecutableBuffer,
    /// Entry point offset within the buffer.
    pub entry_offset: AssemblyOffset,
    /// Fail descriptors for guards + FINISH ops.
    /// Frozen after compile — `Box<[T]>` reflects RPython's no-mutation
    /// contract (compile.py record_loop_or_bridge). Position
    /// equals `descr.fail_index` by an invariant asserted at conversion
    /// from the in-progress `Assembler386.fail_descrs` Vec.
    pub fail_descrs: std::sync::Arc<FailDescrStore>,
    /// Input argument types.
    pub input_types: Vec<Type>,
    /// `compile.py` parity: `Arc` clone of the owning cpu's
    /// attachment handle.  Keeps the heap pointee alive for the whole
    /// lifetime of this compiled trace so the `cpu_handle` immediate
    /// baked into the CALL_ASSEMBLER helper call site never dangles,
    /// even if the emitting `DynasmBackend` is dropped first.
    pub cpu_attachments: crate::guard::CpuDescrHandle,
    /// trace_id.
    pub trace_id: u64,
    /// header_pc (green_key).
    pub header_pc: u64,
    /// Frame depth (number of jitframe slots used).
    /// AtomicUsize for redirect_call_assembler's update_frame_info
    /// parity: may be updated through &CompiledCode (shared ref).
    pub frame_depth: std::sync::atomic::AtomicUsize,
    /// `None` for root loops; bridges set `(source_trace_id, source_fail_index_per_trace)`.
    pub source_guard: Option<(u64, u32)>,
    /// `assembler.py patch_pending_failure_recoveries` — the
    /// `GUARD_NOT_INVALIDATED` sites this trace left for
    /// `clt.invalidate_positions`.
    pub invalidate_positions: Vec<majit_backend::InvalidatePosition>,
    /// `MachineDataBlockWrapper.done`: the ranges that hold `ConstFloatLoc`
    /// bytes. They stay mapped for as long as this code does.
    pub data_blocks: Vec<AsmMemoryBlock>,
}

impl CompiledCode {
    /// `looptoken._ll_function_addr = rawstart + functionpos`: the first
    /// instruction, past the reserved gcref table.
    pub fn entry_ptr(&self) -> *const u8 {
        self.buffer.ptr(self.entry_offset)
    }
}

/// `_build_float_constants`: 16-byte, 16-aligned sign masks. Both halves are
/// the same pattern so a 128-bit XORPD/ANDPD updates the low double.
#[repr(C, align(16))]
struct AlignedPdConst([u8; 16]);

static FLOAT_CONST_NEG: AlignedPdConst = AlignedPdConst([
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,
]);

static FLOAT_CONST_ABS: AlignedPdConst = AlignedPdConst([
    0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x7f, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x7f,
]);

/// The `genop_*` methods here are line-by-line ports of the RPython emitters
/// (`x86/assembler.py` `genop_*`).  Emission runs through `regalloc_perform`,
/// which works from regalloc `arglocs`, so the ports whose opcode that
/// dispatch reaches by another route carry `#[allow(dead_code)]`
/// individually.  They are annotated rather than deleted so the upstream
/// method boundary stays where a later porter looks for it; the attribute is
/// per method so the lint still reports anything else in this `impl` that
/// stops being reached.
impl<'a> Assembler386<'a> {
    /// rpython/jit/metainterp/history.py is_constant `box.type` parity.
    /// Single source of truth: `op.type_` for ops, `inputarg.tp` for
    /// inputargs, the `Const` variant tag for constants.
    ///
    /// Unreached since the call emitters moved onto regalloc arglocs, which
    /// carry the type in the `Loc` itself; kept per the note above.
    #[allow(dead_code)]
    #[inline]
    fn opref_type(&self, opref: OpRef) -> Option<Type> {
        self.opref_type_at(opref, None)
    }

    #[inline]
    fn opref_type_at(&self, opref: OpRef, at_op_index: Option<usize>) -> Option<Type> {
        let type_index = OpTypeIndex::from_parts(
            self.inputargs,
            self.operations,
            &self.inputarg_pos,
            &self.op_pos,
        );
        match at_op_index {
            Some(at) => type_index.opref_type_at(opref, at),
            None => type_index.opref_type(opref),
        }
    }
    /// assembler.py:54 __init__
    pub(crate) fn new(
        asm_memory_manager: Arc<AsmMemoryManager>,
        trace_id: u64,
        header_pc: u64,
        constants: majit_ir::ConstMap<majit_ir::Const>,
        vtable_offset: Option<usize>,
        subclassrange_min_offset: Option<usize>,
        classptr_to_typeid: IndexMap<i64, u32>,
        guard_gc_type_info: Option<GuardGcTypeInfo>,
        classptr_to_subclass_range: IndexMap<i64, (i64, i64)>,
        attached_descrs: crate::guard::AttachedDescrPtrs,
        cpu_handle: crate::guard::CpuDescrHandle,
        malloc_slowpath_fixed: usize,
        malloc_slowpath_headerless: usize,
        wb_slowpath: [usize; 5],
        propagate_exception_path: usize,
        frame_realloc_slowpath: usize,
        stack_check_slowpath: usize,
        inputargs: &'a [InputArgRc],
        operations: &'a [OpRc],
    ) -> Self {
        let inputarg_pos = OpTypeIndex::<OpRc, InputArgRc>::build_inputarg_pos(inputargs);
        let op_pos = OpTypeIndex::<OpRc, InputArgRc>::build_op_pos(operations);
        let datablockwrapper = MachineDataBlockWrapper::new(Arc::clone(&asm_memory_manager));
        Assembler386 {
            mc: Assembler::new(0),
            asm_memory_manager,
            pending_guard_tokens: Vec::new(),
            min_bytes_before_label: 0,
            pending_malloc_nursery_gcmap: None,
            frame_depth: JITFRAME_FIXED_SIZE,
            fail_descrs: FailDescrStore::default(),
            trace_id,
            header_pc,
            input_types: Vec::new(),
            bridge_input_locs: None,
            opref_to_slot: IndexMap::with_hasher(rustc_hash::FxBuildHasher),
            inputargs,
            operations,
            inputarg_pos,
            op_pos,
            constants,
            next_slot: 0,
            guard_success_cc: None,
            target_tokens_currently_compiling: IndexMap::new(),
            compiled_target_tokens: Vec::new(),
            unrelocated_jump_target: None,
            vtable_offset,
            subclassrange_min_offset,
            classptr_to_typeid,
            guard_gc_type_info,
            classptr_to_subclass_range,
            self_entry_label: None,
            self_entry_addr_ptr: Box::into_raw(Box::new(0usize)),
            finish_gcmap: None,
            gcmap_for_finish: {
                let gcmap = allocate_gcmap(1, JITFRAME_FIXED_SIZE);
                gcmap_set_bit(gcmap, 0);
                gcmap
            },
            pending_force_descr: None,
            pending_force_cell: None,
            pending_cond_call_skip: None,
            attached_descrs,
            cpu_handle,
            frame_depth_to_patch: Vec::new(),
            pending_slowpaths: Vec::new(),
            pending_memoryerror_trampoline: None,
            jump_target_frame_depth: 0,
            malloc_slowpath_fixed,
            malloc_slowpath_headerless,
            wb_slowpath,
            propagate_exception_path,
            frame_realloc_slowpath,
            stack_check_slowpath,
            gcref_table: Vec::new(),
            datablockwrapper,
            scratch_register_value: -1,
        }
    }

    /// `LocationCodeBuilder.forget_scratch_register`.
    ///
    /// A write of `X86_64_SCRATCH_REG` drops the cached address before the
    /// instruction (`_binaryop` INSN). `CALL` and `JMP` drop it after the
    /// instruction (`_relative_unaryop`): the callee clobbers r11, and the
    /// bytes after a `JMP` are not a fallthrough that still holds it.
    /// `ret` is the same kind of boundary. Conditional jumps do not forget.
    ///
    /// `RegAlloc.flush_loop` reaches this through
    /// `MachineCodeBlockWrapper.get_relative_pos` (`break_basic_block`).
    /// A bound label that is a real join still forgets: the fallthrough's
    /// cached value does not describe the other edge. A `SlowPath` continue
    /// label does not. `set_continue_here` records the cache
    /// (`saved_scratch_value_2`) and `SlowPath.generate` reloads it with
    /// `load_scratch_if_known` before jumping back, so both edges agree.
    /// `_addr_as_reg_offset` records a new address after its raw `MOV_ri`
    /// instead of leaving r11 unknown.
    fn forget_scratch_register(&mut self) {
        self.scratch_register_value = -1;
    }

    /// `LocationCodeBuilder` INSN: forget only when the written GPR is
    /// `X86_64_SCRATCH_REG`.
    fn forget_if_scratch_written(&mut self, reg: u8) {
        if reg == crate::regloc::X86_64_SCRATCH_REG.value {
            self.forget_scratch_register();
        }
    }

    /// `LocationCodeBuilder._relative_unaryop`: `CALL` and `JMP` forget
    /// after the instruction. Also used after `ret`, where the next bytes
    /// emitted are a new entry rather than a fallthrough.
    fn forget_after_call_or_jmp(&mut self) {
        self.forget_scratch_register();
    }

    /// `LocationCodeBuilder._addr_as_reg_offset`: a 64-bit address as
    /// `(X86_64_SCRATCH_REG, disp32)`. Reuse the value already in r11 when
    /// the difference fits a signed disp32; otherwise `MOV_ri` reloads it.
    fn addr_as_reg_offset(&mut self, addr: i64) -> (u8, i32) {
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        if self.scratch_register_value != -1 {
            let offset = addr.wrapping_sub(self.scratch_register_value);
            if rx86::fits_in_32bits(offset) {
                return (scratch, offset as i32);
            }
        }
        self.scratch_register_value = addr;
        rx86::mov_ri(&mut self.mc, scratch, addr);
        (scratch, 0)
    }

    /// `LocationCodeBuilder._load_scratch`: put `value` in
    /// `X86_64_SCRATCH_REG` for an instruction that reads it. Nothing is
    /// emitted when r11 already holds `value`, `LEA r11, [r11 + d]` covers a
    /// difference that fits a signed disp32, and `MOV_ri` the rest.
    fn load_scratch(&mut self, value: i64) {
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        if self.scratch_register_value != -1 {
            if self.scratch_register_value == value {
                return;
            }
            let offset = value.wrapping_sub(self.scratch_register_value);
            if rx86::fits_in_32bits(offset) {
                rx86::lea_rm(&mut self.mc, scratch, (scratch, offset as i32));
                self.scratch_register_value = value;
                return;
            }
        }
        rx86::mov_ri(&mut self.mc, scratch, value);
        self.scratch_register_value = value;
    }

    /// `Assembler386.mov` → `MOVSD` of a `ConstFloatLoc` (location code `'j'`).
    /// An address that fits a signed disp32 is `MOVSD_xj` (`encode_abs`);
    /// otherwise `_addr_as_reg_offset` then `MOVSD_xm`.
    /// The pool slot was allocated by `X86XMMRegisterManager.convert_to_imm`.
    fn emit_movsd_const_float(&mut self, dst: u8, loc: crate::regloc::ConstFloatLoc) {
        let addr = loc.value as i64;
        if rx86::fits_in_32bits(addr) {
            rx86::movsd_xj(&mut self.mc, dst, addr as i32);
        } else {
            let (reg, offset) = self.addr_as_reg_offset(addr);
            rx86::movsd_xm(&mut self.mc, dst, (reg, offset));
        }
    }

    /// `_binaryop` / `_cmpop_float`: the second SSE operand keeps its
    /// location code. `'x'` is `*_xx`, `'b'` is `*_xb`, a `ConstFloatLoc`
    /// (`'j'`) that fits a signed disp32 is `*_xj`, and one that does not
    /// is `_addr_as_reg_offset` then `*_xm`.
    fn emit_sd_src(
        &mut self,
        dst: u8,
        src: &Loc,
        xx: fn(&mut Assembler, u8, u8),
        xb: fn(&mut Assembler, u8, i32),
        xm: fn(&mut Assembler, u8, (u8, i32)),
        xj: fn(&mut Assembler, u8, i32),
    ) {
        match src {
            Loc::Reg(s) => xx(&mut self.mc, dst, s.value),
            ebp_loc_pat!(slot) => xb(&mut self.mc, dst, slot.value),
            Loc::ConstFloat(c) => {
                let addr = c.value as i64;
                if rx86::fits_in_32bits(addr) {
                    xj(&mut self.mc, dst, addr as i32);
                } else {
                    let (reg, offset) = self.addr_as_reg_offset(addr);
                    xm(&mut self.mc, dst, (reg, offset));
                }
            }
            other => panic!(
                "SSE source must be a register, frame slot, or ConstFloatLoc \
                 (_binaryop / convert_to_imm), got {other:?}"
            ),
        }
    }

    /// `heap`: location code `'j'`, or `_addr_as_reg_offset` then `'m'`
    /// when the address does not fit a signed disp32.
    fn emit_pd_heap(
        &mut self,
        xmm: u8,
        addr: i64,
        xm: fn(&mut Assembler, u8, (u8, i32)),
        xj: fn(&mut Assembler, u8, i32),
    ) {
        if rx86::fits_in_32bits(addr) {
            xj(&mut self.mc, xmm, addr as i32);
        } else {
            let (reg, offset) = self.addr_as_reg_offset(addr);
            xm(&mut self.mc, xmm, (reg, offset));
        }
    }

    /// Two `int32` halves of a `ConstFloatLoc`. `regalloc_immedmem2mem`
    /// reads them from the pool address (`CArrayPtr(INT)`).
    fn const_float_halves(from: crate::regloc::ConstFloatLoc) -> (i32, i32) {
        let low = unsafe { (from.value as *const i32).read_unaligned() };
        let high = unsafe { (from.value as *const i32).add(1).read_unaligned() };
        (low, high)
    }

    /// Bit pattern stored by `X86XMMRegisterManager.convert_to_imm`.
    fn const_float_bits(from: crate::regloc::ConstFloatLoc) -> i64 {
        unsafe { (from.value as *const i64).read_unaligned() }
    }

    /// `regalloc_immedmem2mem`: a `ConstFloatLoc` stored to a frame slot is
    /// two `MOV32_bi` of the halves already written into the data block.
    fn regalloc_immedmem2mem(&mut self, from: crate::regloc::ConstFloatLoc, to_offset: i32) {
        let (low, high) = Self::const_float_halves(from);
        rx86::mov32_bi(&mut self.mc, to_offset, low);
        rx86::mov32_bi(&mut self.mc, to_offset.wrapping_add(4), high);
    }

    /// `regalloc_immedmem2mem` for a `RawEspLoc`: two `MOV32_si`.
    /// `mov32_mi((ESP, offset))` is that encoding (`encode_stack_sp`).
    fn regalloc_immedmem2esp(&mut self, from: crate::regloc::ConstFloatLoc, offset: i32) {
        let (low, high) = Self::const_float_halves(from);
        rx86::mov32_mi(&mut self.mc, (rx86::ESP, offset), low);
        rx86::mov32_mi(&mut self.mc, (rx86::ESP, offset.wrapping_add(4)), high);
    }

    /// `assembler.py reserve_gcref_table`: reserve `n` zeroed words,
    /// padded to a multiple of 16 bytes, at the start of the machine code,
    /// so the `LoadFromGcTable` genop can address them PC-relative. The
    /// runner writes the gcrefs into them once the block is materialized
    /// (`patch_gcref_table`; `GcTable::in_code`). Must run before any
    /// instruction is emitted.
    pub(crate) fn reserve_gcref_table(&mut self, n: usize) {
        assert_eq!(
            self.mc.offset().0,
            0,
            "the gcref table opens the code block"
        );
        for _ in 0..n {
            let slot = self.mc.new_dynamic_label();
            self.forget_scratch_register();
            dynasm!(self.mc ; =>slot ; .u64 0);
            self.gcref_table.push(slot);
        }
        if n % 2 == 1 {
            dynasm!(self.mc ; .u64 0);
        }
    }

    /// `compile.py:665` parity: heap-pinned address of `self.cpu`'s
    /// attachment handle, derived from the Arc clone.  Baked into the
    /// CALL_ASSEMBLER helper call site.
    fn cpu_handle_ptr(&self) -> i64 {
        Arc::as_ptr(&self.cpu_handle) as *const () as i64
    }

    /// `compile.py:665-674` parity: attach the six metainterp descrs on
    /// the emission side.  Mirrors `self.cpu.done_with_this_frame_descr_*`
    /// reads in `rpython/jit/backend/x86/assembler.py`.  Reads from the
    /// live `cpu_handle` snapshot so the raw pointer baked into
    /// `JF_DESCR_OFS` and the Arc returned by
    /// `done_with_this_frame_descr_arc_for_type` resolve to the same
    /// metainterp singleton.
    fn done_with_this_frame_descr_ptr_for_type(&self, tp: Type) -> i64 {
        self.cpu_handle
            .read()
            .descr_ptrs()
            .done_with_this_frame_descr_ptr_for_type(tp) as i64
    }

    /// `compile.py:665-674` `make_and_attach_done_descrs` Arc lookup —
    /// returns the metainterp `DoneWithThisFrameDescr*` Arc the
    /// optimizer attached for the given result type.  Used to stamp
    /// `meta_descr` on backend FINISH descrs so trait forwarding routes
    /// `is_finish` / `fail_arg_types` through the metainterp class
    /// hierarchy (`compile.py:624 final_descr=True`).
    fn done_with_this_frame_descr_arc_for_type(&self, tp: Type) -> Option<majit_ir::DescrRef> {
        let attachments = self.cpu_handle.read();
        match tp {
            Type::Void => attachments.done_with_this_frame_descr_void.clone(),
            Type::Int => attachments.done_with_this_frame_descr_int.clone(),
            Type::Ref => attachments.done_with_this_frame_descr_ref.clone(),
            Type::Float => attachments.done_with_this_frame_descr_float.clone(),
        }
    }

    /// `compile.py:658` parity: `self.cpu.exit_frame_with_exception_descr_ref`.
    fn exit_frame_with_exception_descr_ref_ptr(&self) -> i64 {
        self.cpu_handle
            .read()
            .descr_ptrs()
            .exit_frame_with_exception_descr_ref as i64
    }

    /// `pyjitpl.py` parity: `self.cpu.propagate_exception_descr`.
    /// `build_propagate_exception_path` stamps it into `jf_descr`.
    /// `genop_discard_check_memory_error` jumps there when the checked
    /// value is zero.
    fn propagate_exception_descr_ptr(&self) -> i64 {
        self.cpu_handle
            .read()
            .descr_ptrs()
            .propagate_exception_descr as i64
    }

    // Helper methods

    /// Frame-pointer-relative byte offset for a given slot index.
    /// Slots are absolute jf_frame indices, including the fixed
    /// JITFRAME-managed prefix. FIRST_ITEM_OFFSET accounts for the object
    /// header and array-length word that precede jf_frame[0].
    fn slot_offset(slot: usize) -> i32 {
        FIRST_ITEM_OFFSET as i32 + (slot * WORD) as i32
    }

    /// Resolve an OpRef to either a frame slot offset or an immediate constant.
    /// Cranelift resolve_opref parity: check constants map FIRST
    /// (regardless of CONST_BIT), then fall back to slot mapping.
    fn resolve_opref(&self, opref: OpRef) -> ResolvedArg {
        // Op results take precedence over constants (Cranelift parity).
        if let Some(&slot) = self.opref_to_slot.get(&opref) {
            return ResolvedArg::Slot(Self::slot_offset(slot));
        }
        // history.py/268/314 — inline-Const variants carry value inline.
        if let Some(val) = opref
            .inline_const_bits()
            .or_else(|| self.constants.get(&opref.raw()).map(|c| c.as_raw_i64()))
        {
            return ResolvedArg::Const(val);
        }
        // history.py/268/314 — Const always carries a value, so a
        // constant OpRef with no resolvable value is an invariant break,
        // not a `#0`.
        if opref.is_constant() {
            panic!(
                "resolve_opref: legacy constant {opref:?} missing from constants pool — \
                 Const always carries a value (history.py:227/268/314)"
            );
        }
        // regalloc.py:102 `FrameManager.loc(must_exist=True)` raises KeyError
        // for a non-constant box that is neither register- nor frame-resident:
        // a used box is always slot-mapped or constant. Silently materializing
        // an unmapped box as `#0` would hide a wrong value — the same hazard
        // that moved genop_call_assembler onto regalloc arglocs. Fail loud.
        panic!(
            "resolve_opref: unmapped non-constant OpRef {opref:?} — every used \
             box must be slot-mapped or constant (regalloc.py:102 loc must_exist)"
        );
    }

    /// Allocate a frame slot for an OpRef and return the slot index.
    /// Reuses existing slot if the OpRef already has one.
    fn allocate_slot(&mut self, opref: OpRef) -> usize {
        if let Some(&existing) = self.opref_to_slot.get(&opref) {
            return existing;
        }
        let slot = self.next_slot;
        self.next_slot += 1;
        if self.next_slot + 1 > self.frame_depth {
            self.frame_depth = self.next_slot + 1;
        }
        self.opref_to_slot.insert(opref, slot);
        slot
    }

    /// Emit: ADD/SUB/AND/OR/XOR reg, loc
    fn emit_binop_reg_loc(&mut self, opcode: OpCode, dst_reg: u8, src: &Loc) {
        // aarch64: load src to x16 scratch if not in register
        match src {
            Loc::Reg(s) => match opcode {
                OpCode::IntAdd | OpCode::IntAddOvf | OpCode::NurseryPtrIncrement => {
                    self.forget_if_scratch_written(dst_reg);
                    dynasm!(self.mc ; .arch x64 ; add Rq(dst_reg), Rq(s.value));
                }
                OpCode::IntSub | OpCode::IntSubOvf => {
                    self.forget_if_scratch_written(dst_reg);
                    dynasm!(self.mc ; .arch x64 ; sub Rq(dst_reg), Rq(s.value));
                }
                OpCode::IntMul | OpCode::IntMulOvf => {
                    self.forget_if_scratch_written(dst_reg);
                    dynasm!(self.mc ; .arch x64 ; imul Rq(dst_reg), Rq(s.value));
                }
                OpCode::IntAnd => {
                    self.forget_if_scratch_written(dst_reg);
                    dynasm!(self.mc ; .arch x64 ; and Rq(dst_reg), Rq(s.value));
                }
                OpCode::IntOr => {
                    self.forget_if_scratch_written(dst_reg);
                    dynasm!(self.mc ; .arch x64 ; or  Rq(dst_reg), Rq(s.value));
                }
                OpCode::IntXor => {
                    self.forget_if_scratch_written(dst_reg);
                    dynasm!(self.mc ; .arch x64 ; xor Rq(dst_reg), Rq(s.value));
                }
                _ => {}
            },
            Loc::Frame(f) => {
                let ofs = f.ebp_loc.value;
                match opcode {
                    OpCode::IntAdd | OpCode::IntAddOvf | OpCode::NurseryPtrIncrement => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::add_rb(&mut self.mc, dst_reg, ofs);
                    }
                    OpCode::IntSub | OpCode::IntSubOvf => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::sub_rb(&mut self.mc, dst_reg, ofs);
                    }
                    OpCode::IntMul | OpCode::IntMulOvf => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::imul_rb(&mut self.mc, dst_reg, ofs);
                    }
                    OpCode::IntAnd => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::and_rb(&mut self.mc, dst_reg, ofs);
                    }
                    OpCode::IntOr => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::or_rb(&mut self.mc, dst_reg, ofs);
                    }
                    OpCode::IntXor => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::xor_rb(&mut self.mc, dst_reg, ofs);
                    }
                    _ => {}
                }
            }
            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                // genop_int_and: AND with (1<<32)-1 is one zero-extending MOV32.
                // and r, imm32 would sign-extend 0xffffffff into an all-ones no-op.
                if opcode == OpCode::IntAnd && i.value == (1i64 << 32) - 1 {
                    self.forget_if_scratch_written(dst_reg);
                    rx86::mov32_rr(&mut self.mc, dst_reg, dst_reg);
                    return;
                }
                // regloc.py:456-464 — an immediate that does not fit in 32
                // bits cannot use the imm32 form (the encoder would truncate
                // it and the CPU sign-extend the low half, e.g. an
                // 0xFFFF_FFFF_FFFF mask becoming an all-ones no-op);
                // materialize it into the scratch register and retry as the
                // reg-reg form.
                let Ok(v) = i32::try_from(i.value) else {
                    let scratch = crate::regloc::X86_64_SCRATCH_REG;
                    self.load_scratch(i.value);
                    self.emit_binop_reg_loc(opcode, dst_reg, &Loc::Reg(scratch));
                    return;
                };
                match opcode {
                    OpCode::IntAdd | OpCode::IntAddOvf | OpCode::NurseryPtrIncrement => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::add_ri(&mut self.mc, dst_reg, v);
                    }
                    OpCode::IntSub | OpCode::IntSubOvf => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::sub_ri(&mut self.mc, dst_reg, v);
                    }
                    OpCode::IntAnd => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::and_ri(&mut self.mc, dst_reg, v);
                    }
                    OpCode::IntOr => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::or_ri(&mut self.mc, dst_reg, v);
                    }
                    OpCode::IntXor => {
                        self.forget_if_scratch_written(dst_reg);
                        rx86::xor_ri(&mut self.mc, dst_reg, v);
                    }
                    OpCode::IntMul | OpCode::IntMulOvf => {
                        // imul r64, r64, imm32 (sign-extended) — one instruction
                        // instead of materializing the constant into a scratch reg.
                        self.forget_if_scratch_written(dst_reg);
                        rx86::imul_rri(&mut self.mc, dst_reg, dst_reg, v);
                    }
                    _ => {}
                }
            }
            other => panic!(
                "emit_binop_reg_loc: unhandled source {other:?} — no arithmetic is \
            emitted and the destination keeps its previous value"
            ),
        }
    }

    /// Emit: CMP loc0, loc1
    fn emit_cmp_loc_loc(&mut self, loc0: &Loc, loc1: &Loc) {
        match (loc0, loc1) {
            (Loc::Reg(r), Loc::Reg(s)) => {
                dynasm!(self.mc ; .arch x64 ; cmp Rq(r.value), Rq(s.value));
            }
            (Loc::Reg(r), Loc::Frame(f)) => {
                rx86::cmp_rb(&mut self.mc, r.value, f.ebp_loc.value);
            }
            (Loc::Reg(r), Loc::Immed(i) | Loc::ImmedFloat(i)) => {
                self.emit_cmp_imm64(r.value, i.value);
            }
            (Loc::Frame(f), Loc::Reg(s)) => {
                rx86::cmp_br(&mut self.mc, f.ebp_loc.value, s.value);
            }
            (Loc::Frame(f), Loc::Immed(i) | Loc::ImmedFloat(i)) => {
                if let Ok(v) = i32::try_from(i.value) {
                    rx86::cmp_bi(&mut self.mc, f.ebp_loc.value, v);
                } else {
                    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                    self.load_scratch(i.value);
                    rx86::cmp_br(&mut self.mc, f.ebp_loc.value, scratch);
                }
            }
            _ => {
                self.regalloc_mov(loc0, &Loc::Reg(crate::regloc::X86_64_SCRATCH_REG));
                self.emit_cmp_loc_loc(&Loc::Reg(crate::regloc::X86_64_SCRATCH_REG), loc1);
            }
        }
    }

    /// Emit: TEST loc, loc (for guard_true/guard_false)
    fn emit_test_loc(&mut self, loc: &Loc) {
        match loc {
            Loc::Reg(r) => {
                dynasm!(self.mc ; .arch x64 ; test Rq(r.value), Rq(r.value));
            }
            Loc::Frame(f) => {
                rx86::cmp_bi(&mut self.mc, f.ebp_loc.value, 0);
            }
            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                self.load_scratch(i.value);
                dynasm!(self.mc ; .arch x64 ; test Rq(scratch), Rq(scratch));
            }
            other => panic!(
                "emit_test_loc: unhandled operand {other:?} — no test is emitted \
            and the following branch reads stale flags"
            ),
        }
    }

    // ── AArch64 helper: load a 64-bit immediate into register Xn ──

    /// Emit: load the value of `opref` into RAX (x64) / X0 (aarch64).
    fn load_arg_to_rax(&mut self, opref: OpRef) {
        match self.resolve_opref(opref) {
            ResolvedArg::Slot(offset) => {
                rx86::mov_rb(&mut self.mc, rx86::EAX, offset);
            }
            ResolvedArg::Const(val) => {
                rx86::mov_ri(&mut self.mc, rx86::EAX, val);
            }
        }
    }

    /// Emit: load a regalloc Loc into RAX (x64) / X0 (aarch64).
    /// Unlike load_arg_to_rax, this uses the regalloc-determined location
    /// instead of resolve_opref(), so register-carried values are preserved.
    fn emit_load_to_rax(&mut self, loc: Loc) {
        let rax = Loc::Reg(crate::regloc::RegLoc {
            value: 0,
            is_xmm: false,
        });
        match loc {
            Loc::Reg(r) if r.value == 0 && !r.is_xmm => {
                // already in rax/x0
            }
            Loc::Immed(imm) | Loc::ImmedFloat(imm) => {
                rx86::mov_ri(&mut self.mc, rx86::EAX, imm.value);
            }
            _ => self.regalloc_mov(&loc, &rax),
        }
    }

    /// Emit: load a regalloc Loc into the dedicated scratch (R11), which is
    /// outside `ALL_CORE_REGS`, so the load cannot clobber a value the
    /// regalloc still has live in an allocatable register.  Counterpart of
    /// the AArch64 `emit_load_loc_to_ip0`.
    fn emit_load_loc_to_scratch(&mut self, loc: Loc) {
        let scratch = crate::regloc::X86_64_SCRATCH_REG;
        match loc {
            // already there
            Loc::Reg(r) if !r.is_xmm && r.value == scratch.value => {}
            _ => self.regalloc_mov(&loc, &Loc::Reg(scratch)),
        }
    }

    /// Emit: load the value of `opref` into RCX (x64) / X1 (aarch64).
    fn load_arg_to_rcx(&mut self, opref: OpRef) {
        match self.resolve_opref(opref) {
            ResolvedArg::Slot(offset) => {
                rx86::mov_rb(&mut self.mc, rx86::ECX, offset);
            }
            ResolvedArg::Const(val) => {
                rx86::mov_ri(&mut self.mc, rx86::ECX, val);
            }
        }
    }

    /// Emit: store RAX/X0 to the frame slot for `result_opref`.
    /// Allocates a new slot if needed.
    fn store_rax_to_result(&mut self, result_opref: OpRef) {
        let slot = self.allocate_slot(result_opref);
        let offset = Self::slot_offset(slot);
        rx86::mov_br(&mut self.mc, offset, rx86::EAX);
    }

    // assembler.py:543 _call_header — function prologue

    fn setup_input_state(&mut self, inputargs: &[InputArgRc]) {
        // opref_to_slot stores ABSOLUTE jitframe slot indices so that
        // slot_offset(slot) returns the correct byte offset directly.
        // User position `p` maps to absolute slot `p + JITFRAME_FIXED_SIZE`.
        if let Some(ref input_locs) = self.bridge_input_locs {
            let mut max_abs_slot = JITFRAME_FIXED_SIZE;
            for (ia, loc) in inputargs.iter().zip(input_locs.iter()) {
                if let Loc::Frame(floc) = loc {
                    let abs_slot = JITFRAME_FIXED_SIZE + floc.get_position();
                    self.opref_to_slot.insert(ia.opref(), abs_slot);
                    if abs_slot + 1 > max_abs_slot {
                        max_abs_slot = abs_slot + 1;
                    }
                }
            }
            self.next_slot = max_abs_slot;
        } else {
            for (i, ia) in inputargs.iter().enumerate() {
                self.opref_to_slot
                    .insert(ia.opref(), JITFRAME_FIXED_SIZE + i);
            }
            self.next_slot = JITFRAME_FIXED_SIZE + inputargs.len();
        }
    }

    /// Emit the function prologue.
    /// x64: System V AMD64 ABI — first arg (jf_ptr) in RDI.
    /// aarch64: AAPCS64 — first arg (jf_ptr) in X0.
    ///
    /// `_call_header_with_stack_check`: SP probe after the prologue
    /// and before `gen_shadowstack_header`. Deep compiled-to-compiled
    /// recursion returns the caller-provided jf_ptr in RAX so the glue
    /// drains the overflow on the way back to the interpreter.
    ///
    /// Fast path (`StackCheckSlowPath`, condition `A`):
    /// ```text
    ///   MOV  eax, [endaddr]
    ///   SUB  rax, rsp
    ///   CMP  eax, [lengthaddr]
    ///   JA   slow                 ; not taken when eax <= [length]
    /// continue:
    /// ```
    /// The slow body is one `call` of `stack_check_slowpath`. Overflow
    /// returns through that helper's footer and does not pop the shadow
    /// stack: this probe runs before the push.
    fn _call_header(&mut self, inputargs: &[InputArgRc]) {
        // x86/assembler.py _call_header parity. PyPy reserves the
        // whole frame in a single `SUB esp, FRAME_FIXED_SIZE * WORD` and
        // stores `CALLEE_SAVE_REGISTERS` plus `ebp` at fixed offsets.
        // The Pyre variant uses the same shape (single SUB + offset
        // stores) without the PASS_ON_MY_FRAME scratch area or vmprof
        // slots that PyPy reserves but never populates here.
        //
        // Saved set per platform (matches PyPy's CALLEE_SAVE_REGISTERS):
        //   - x86_64 (System V): rbx, r12, r13, r14, r15 plus rbp
        //   - x86_64 (Win64):    rbx, rsi, rdi, r12, r14, r15 plus rbp
        //
        // Layout (lowest address first, all offsets relative to the new
        // rsp after the SUB):
        //   Win64:  [+0 rbx, +8 rsi, +16 rdi, +24 r12, +32 r14, +40 r15,
        //            +48 rbp, +56 r13, +64 pad]   → SUB 72 (8 slots +
        //            1 padding; body rsp at 0 mod 16 since function
        //            entry rsp was 8 mod 16)
        //   SysV:   [+0 rbx, +8 r12, +16 r13, +24 r14, +32 r15, +40 rbp,
        //            +48 pad]   → SUB 56 (6 slots + 1 padding; body rsp
        //            at 0 mod 16)
        //
        // The trailing padding slot (`+64` Win64, `+48` SysV) holds the
        // thread-local address (`SAVED_THREADLOCAL_OFS`), and it brings the
        // body rsp from the function-entry 8-mod-16 down to 0-mod-16,
        // matching PyPy's body alignment convention.  This lets every
        // inner CALL omit the per-call `SUB rsp, 8` alignment fixup
        // (PyPy `_build_malloc_slowpath` `add_to_esp = 16 - WORD = 8`
        // accounts for the dual: PyPy trampoline body is 8-mod-16
        // because PyPy JIT body is 0-mod-16 + CALL push).
        //
        // `r12` carries the caller's `rbp` (saved jf_ptr) across nested
        // `genop_call_assembler` reentries, so it must be preserved
        // alongside the rest of the callee-save set.  Win64 also saves
        // `r13` even though PyPy's `arch.py:43` skips it ("never use
        // r13"): pyre's `genop_call_assembler` does use r13 as a
        // scratch reg that must survive `free()`, so r13 occupies the
        // previously-padding slot at +56 and is restored by every
        // `_call_footer`/`emit_call_footer_raw` variant.
        #[cfg(target_os = "windows")]
        {
            dynasm!(self.mc
                ; .arch x64
                ; sub rsp, 72
                ; mov [rsp + 0],  rbx
                ; mov [rsp + 8],  rsi
                ; mov [rsp + 16], rdi
                ; mov [rsp + 24], r12
                ; mov [rsp + 32], r14
                ; mov [rsp + 40], r15
                ; mov [rsp + 48], rbp
                ; mov [rsp + 56], r13
            );
            // assembler.py `_call_header`: keep the thread-local address
            // the entry received as its second argument.
            rx86::mov_sr(&mut self.mc, SAVED_THREADLOCAL_OFS, rx86::EDX);
            dynasm!(self.mc ; .arch x64 ; mov rbp, rcx);
        }
        #[cfg(not(target_os = "windows"))]
        {
            dynasm!(self.mc
            ; .arch x64
            ; sub rsp, 56
            );
            dynasm!(self.mc
            ; .arch x64
            ; mov [rsp + 0],  rbx
            );
            dynasm!(self.mc
                ; .arch x64
                ; mov [rsp + 8],  r12
                ; mov [rsp + 16], r13
                ; mov [rsp + 24], r14
                ; mov [rsp + 32], r15
                ; mov [rsp + 40], rbp
            );
            // assembler.py `_call_header`: keep the thread-local address
            // the entry received as its second argument.
            rx86::mov_sr(&mut self.mc, SAVED_THREADLOCAL_OFS, rx86::ESI);
            dynasm!(self.mc ; .arch x64 ; mov rbp, rdi);
        }
        // `_call_header_with_stack_check`: emit nothing while
        // `stack_check_slowpath` is 0 (descr missing, or
        // `insert_stack_check` not registered). The helper is built
        // only when both are ready.
        if self.stack_check_slowpath != 0 {
            let addrs = crate::stack_check_addresses()
                .expect("stack_check_slowpath is built only after insert_stack_check");
            let (sr, so) = self.addr_as_reg_offset(addrs.end_adr as i64);
            rx86::mov_rm(&mut self.mc, rx86::EAX, (sr, so));
            dynasm!(self.mc ; .arch x64 ; sub rax, rsp);
            let (sr, so) = self.addr_as_reg_offset(addrs.length_adr as i64);
            rx86::cmp_rm(&mut self.mc, rx86::EAX, (sr, so));
            // Condition `A`: not taken when `eax <= [length]`.
            // `set_continue_here` does not forget; the slow-path
            // epilogue reloads the r11 cache before jumping back.
            let mut sp = self.emit_slow_jcc(CC_A, SlowPathKind::StackCheck);
            self.set_continue_here(&mut sp);
            self.pending_slowpaths.push(sp);
        }
        self.gen_shadowstack_header();
        self.setup_input_state(inputargs);
    }

    fn abi_int_arg(idx: usize) -> AbiArgPlacement {
        #[cfg(target_os = "windows")]
        match idx {
            0 => AbiArgPlacement::Gpr(1), // rcx
            1 => AbiArgPlacement::Gpr(2), // rdx
            2 => AbiArgPlacement::Gpr(8),
            3 => AbiArgPlacement::Gpr(9),
            _ => AbiArgPlacement::Stack(32 + ((idx - 4) * WORD) as i32),
        }
        #[cfg(not(target_os = "windows"))]
        match idx {
            0 => AbiArgPlacement::Gpr(7), // rdi
            1 => AbiArgPlacement::Gpr(6), // rsi
            2 => AbiArgPlacement::Gpr(2), // rdx
            3 => AbiArgPlacement::Gpr(1), // rcx
            4 => AbiArgPlacement::Gpr(8),
            5 => AbiArgPlacement::Gpr(9),
            _ => AbiArgPlacement::Stack(((idx - 6) * WORD) as i32),
        }
    }

    fn build_abi_arg_placements(
        arg_types: &[Type],
        arg_classes: &str,
    ) -> (Vec<AbiArgPlacement>, usize) {
        let mut placements = Vec::with_capacity(arg_types.len());
        let mut stack_slots = 0usize;
        let float_abi = |idx: usize, tp: Type| {
            tp == Type::Float || arg_classes.as_bytes().get(idx) == Some(&b'S')
        };
        #[cfg(target_os = "windows")]
        {
            for (idx, tp) in arg_types.iter().copied().enumerate() {
                let placement = if idx < 4 {
                    if float_abi(idx, tp) {
                        AbiArgPlacement::Xmm(idx as u8)
                    } else {
                        Self::abi_int_arg(idx)
                    }
                } else {
                    let ofs = 32 + ((idx - 4) * WORD) as i32;
                    stack_slots += 1;
                    AbiArgPlacement::Stack(ofs)
                };
                placements.push(placement);
            }
        }
        #[cfg(not(target_os = "windows"))]
        {
            let mut gpr_idx = 0usize;
            let mut xmm_idx = 0usize;
            for (idx, tp) in arg_types.iter().copied().enumerate() {
                let placement = if float_abi(idx, tp) {
                    if xmm_idx < 8 {
                        let p = AbiArgPlacement::Xmm(xmm_idx as u8);
                        xmm_idx += 1;
                        p
                    } else {
                        let p = AbiArgPlacement::Stack((stack_slots * WORD) as i32);
                        stack_slots += 1;
                        p
                    }
                } else if gpr_idx < 6 {
                    let p = Self::abi_int_arg(gpr_idx);
                    gpr_idx += 1;
                    p
                } else {
                    let p = AbiArgPlacement::Stack((stack_slots * WORD) as i32);
                    stack_slots += 1;
                    p
                };
                placements.push(placement);
            }
        }
        (placements, stack_slots)
    }

    /// `CallBuilder64.prepare_arguments` MOV32 of a spilled singlefloat.
    fn emit_singlefloat_stack_store(&mut self, placement: AbiArgPlacement, src: Loc) {
        let AbiArgPlacement::Stack(offset) = placement else {
            panic!("singlefloat stack store is not a stack placement");
        };
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        match src {
            Loc::Reg(r) if !r.is_xmm => {
                rx86::mov32_mr(&mut self.mc, (rx86::ESP, offset), r.value);
            }
            Loc::Frame(f) => {
                self.forget_if_scratch_written(scratch);
                rx86::mov32_rm(&mut self.mc, scratch, (rx86::EBP, f.ebp_loc.value));
                rx86::mov32_mr(&mut self.mc, (rx86::ESP, offset), scratch);
            }
            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                rx86::mov32_mi(&mut self.mc, (rx86::ESP, offset), i.value as i32);
            }
            Loc::Reg(r) => {
                self.forget_if_scratch_written(scratch);
                dynasm!(self.mc ; .arch x64 ; movd Rd(scratch), Rx(r.value));
                rx86::mov32_mr(&mut self.mc, (rx86::ESP, offset), scratch);
            }
            other => panic!("singlefloat stack argument location {other:?}"),
        }
    }

    /// `CallBuilder64.prepare_arguments` MOVD32 of a singlefloat argument.
    fn emit_singlefloat_movd(&mut self, src: Loc, dst_xmm: u8) {
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        match src {
            Loc::Reg(r) if !r.is_xmm => {
                dynasm!(self.mc ; .arch x64 ; movd Rx(dst_xmm), Rd(r.value));
            }
            Loc::Frame(f) => {
                self.forget_if_scratch_written(scratch);
                rx86::mov_rb(&mut self.mc, scratch, f.ebp_loc.value);
                dynasm!(self.mc ; .arch x64 ; movd Rx(dst_xmm), Rd(scratch));
            }
            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                self.load_scratch(i.value);
                dynasm!(self.mc ; .arch x64 ; movd Rx(dst_xmm), Rd(scratch));
            }
            Loc::Reg(r) => {
                self.forget_if_scratch_written(scratch);
                dynasm!(self.mc ; .arch x64
                    ; movd Rd(scratch), Rx(r.value)
                    ; movd Rx(dst_xmm), Rd(scratch)
                );
            }
            other => panic!("singlefloat argument location {other:?}"),
        }
    }

    fn emit_abi_arg_from_reg(
        &mut self,
        placement: AbiArgPlacement,
        src: crate::regloc::RegLoc,
        arg_type: Type,
    ) {
        match placement {
            AbiArgPlacement::Gpr(dst) => {
                if src.is_xmm {
                    self.forget_if_scratch_written(dst);
                    rx86::movdq_rx(&mut self.mc, dst, src.value);
                } else {
                    self.forget_if_scratch_written(dst);
                    dynasm!(self.mc ; .arch x64 ; mov Rq(dst), Rq(src.value));
                }
            }
            AbiArgPlacement::Xmm(dst) => {
                if src.is_xmm {
                    rx86::movapd_xx(&mut self.mc, dst, src.value);
                } else {
                    rx86::movdq_xr(&mut self.mc, dst, src.value);
                }
            }
            AbiArgPlacement::Stack(offset) => {
                if src.is_xmm && arg_type == Type::Float {
                    rx86::movsd_sx(&mut self.mc, offset, src.value);
                } else if src.is_xmm {
                    rx86::movq_mx(&mut self.mc, (rx86::ESP, offset), src.value);
                } else {
                    rx86::mov_sr(&mut self.mc, offset, src.value);
                }
            }
        }
    }

    fn emit_abi_arg_from_mem(&mut self, placement: AbiArgPlacement, offset: i32, arg_type: Type) {
        match placement {
            AbiArgPlacement::Gpr(dst) => {
                self.forget_if_scratch_written(dst);
                rx86::mov_rb(&mut self.mc, dst, offset);
            }
            AbiArgPlacement::Xmm(dst) => {
                if arg_type == Type::Float {
                    rx86::movsd_xb(&mut self.mc, dst, offset);
                } else {
                    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                    self.forget_if_scratch_written(scratch);
                    rx86::mov_rb(&mut self.mc, scratch, offset);
                    rx86::movdq_xr(&mut self.mc, dst, scratch);
                }
            }
            AbiArgPlacement::Stack(dst_offset) => {
                let scratch = crate::regloc::XMM15.value;
                if arg_type == Type::Float {
                    rx86::movsd_xb(&mut self.mc, scratch, offset);
                    rx86::movsd_sx(&mut self.mc, dst_offset, scratch);
                } else {
                    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                    self.forget_if_scratch_written(scratch);
                    rx86::mov_rb(&mut self.mc, scratch, offset);
                    rx86::mov_sr(&mut self.mc, dst_offset, scratch);
                }
            }
        }
    }

    fn emit_abi_arg_from_imm(&mut self, placement: AbiArgPlacement, val: i64, arg_type: Type) {
        match placement {
            AbiArgPlacement::Gpr(dst) => {
                self.forget_if_scratch_written(dst);
                rx86::mov_ri(&mut self.mc, dst, val);
            }
            AbiArgPlacement::Xmm(dst) => {
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                self.load_scratch(val);
                rx86::movdq_xr(&mut self.mc, dst, scratch);
            }
            AbiArgPlacement::Stack(offset) => {
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                let _ = arg_type;
                self.load_scratch(val);
                rx86::mov_sr(&mut self.mc, offset, scratch);
            }
        }
    }

    fn emit_abi_int_arg_from_reg(&mut self, idx: usize, src: u8) {
        self.emit_abi_arg_from_reg(
            Self::abi_int_arg(idx),
            crate::regloc::RegLoc::new(src, false),
            Type::Int,
        );
    }

    fn emit_abi_int_arg_from_imm(&mut self, idx: usize, val: i64) {
        self.emit_abi_arg_from_imm(Self::abi_int_arg(idx), val, Type::Int);
    }

    fn emit_abi_int_arg_from_mem(&mut self, idx: usize, offset: i32) {
        self.emit_abi_arg_from_mem(Self::abi_int_arg(idx), offset, Type::Int);
    }

    // Both call sites are `#[cfg(windows)]`, so every other host reads this
    // as unreached.
    #[allow(dead_code)]
    fn emit_win64_call_adjust(extra_pushes: usize) -> i32 {
        // Body rsp is 0-mod-16 (per `_call_header`'s padding-slot SUB).
        // With 0 extra pushes, only the 32-byte shadow space is needed
        // (rsp already aligned).  With 1 extra push, rsp is at 8-mod-16
        // so an extra 8 bytes of alignment pad is required before the
        // 32-byte shadow space → 40.
        if extra_pushes & 1 == 0 { 32 } else { 40 }
    }

    fn abi_reserved_call_area_size(extra_pushes: usize, stack_slots: usize) -> i32 {
        // Body rsp is 0-mod-16; the inversion in `needs_pad` accounts
        // for that vs the previous 8-mod-16 layout (see `_call_header`
        // comment for the alignment rationale).
        #[cfg(target_os = "windows")]
        {
            let base = 32 + (stack_slots * WORD) as i32;
            let needs_pad = if extra_pushes & 1 == 0 {
                base % 16 != 0
            } else {
                base % 16 == 0
            };
            base + if needs_pad { WORD as i32 } else { 0 }
        }
        #[cfg(not(target_os = "windows"))]
        {
            let base = (stack_slots * WORD) as i32;
            let needs_pad = if extra_pushes & 1 == 0 {
                base % 16 != 0
            } else {
                base % 16 == 0
            };
            base + if needs_pad { WORD as i32 } else { 0 }
        }
    }

    fn emit_reserve_abi_call_area(&mut self, extra_pushes: usize, stack_slots: usize) -> i32 {
        let adjust = Self::abi_reserved_call_area_size(extra_pushes, stack_slots);
        if adjust != 0 {
            rx86::sub_ri(&mut self.mc, rx86::ESP, adjust);
        }
        adjust
    }

    fn emit_release_abi_call_area(&mut self, adjust: i32) {
        if adjust != 0 {
            rx86::add_ri(&mut self.mc, rx86::ESP, adjust);
        }
    }

    fn emit_abi_call_rax_with_extra_pushes(&mut self, extra_pushes: usize) {
        let _ = extra_pushes;
        #[cfg(target_os = "windows")]
        {
            let adjust = Self::emit_win64_call_adjust(extra_pushes);
            rx86::sub_ri(&mut self.mc, rx86::ESP, adjust);
            dynasm!(self.mc ; .arch x64 ; call rax);
            self.forget_after_call_or_jmp();
            rx86::add_ri(&mut self.mc, rx86::ESP, adjust);
        }
        #[cfg(not(target_os = "windows"))]
        {
            let adjust = Self::abi_reserved_call_area_size(extra_pushes, 0);
            if adjust != 0 {
                rx86::sub_ri(&mut self.mc, rx86::ESP, adjust);
            }
            dynasm!(self.mc ; .arch x64 ; call rax);
            self.forget_after_call_or_jmp();
            if adjust != 0 {
                rx86::add_ri(&mut self.mc, rx86::ESP, adjust);
            }
        }
    }

    fn emit_abi_call_rax(&mut self) {
        self.emit_abi_call_rax_with_extra_pushes(0);
    }

    fn emit_abi_call_rax_aligned(&mut self) {
        // Body rsp is 0-mod-16 (see `_call_header`), so no alignment
        // SUB is needed before the inner CALL on either ABI; Win64
        // still needs the 32-byte shadow space.
        #[cfg(target_os = "windows")]
        self.emit_abi_call_rax_with_extra_pushes(0);
        #[cfg(not(target_os = "windows"))]
        dynasm!(self.mc ; .arch x64 ; call rax);
        self.forget_after_call_or_jmp();
    }

    fn emit_abi_call_rax_after_one_push(&mut self) {
        self.emit_abi_call_rax_with_extra_pushes(1);
    }

    fn emit_abi_call_reg_with_extra_pushes(&mut self, reg: u8, extra_pushes: usize) {
        let _ = extra_pushes;
        #[cfg(target_os = "windows")]
        {
            let adjust = Self::emit_win64_call_adjust(extra_pushes);
            rx86::sub_ri(&mut self.mc, rx86::ESP, adjust);
            dynasm!(self.mc ; .arch x64 ; call Rq(reg));
            self.forget_after_call_or_jmp();
            rx86::add_ri(&mut self.mc, rx86::ESP, adjust);
        }
        #[cfg(not(target_os = "windows"))]
        {
            let adjust = Self::abi_reserved_call_area_size(extra_pushes, 0);
            if adjust != 0 {
                rx86::sub_ri(&mut self.mc, rx86::ESP, adjust);
            }
            dynasm!(self.mc ; .arch x64 ; call Rq(reg));
            self.forget_after_call_or_jmp();
            if adjust != 0 {
                rx86::add_ri(&mut self.mc, rx86::ESP, adjust);
            }
        }
    }

    fn emit_abi_call_reg(&mut self, reg: u8) {
        self.emit_abi_call_reg_with_extra_pushes(reg, 0);
    }

    // assembler.py:2153 _call_footer — function epilogue

    /// Emit the function epilogue: return jf_ptr in RAX/X0.
    /// Thin wrapper around the free-fn `emit_call_footer_raw` so the
    /// backend-owned malloc trampoline can emit byte-identical epilogue
    /// sequences when exiting through `propagate_exception_descr`.
    fn _call_footer(&mut self) {
        emit_call_footer_raw(&mut self.mc);
        // `emit_footer_shadowstack_raw` writes `X86_64_SCRATCH_REG` and returns.
        self.forget_scratch_register();
    }

    /// x86/assembler.py:254 `_push_all_regs_to_jitframe` parity. Writes
    /// every managed GPR (and optionally XMM) into its canonical
    /// jitframe save slot so a subsequent collecting helper call can
    /// trace live Refs via the gcmap. Skips registers in `ignored_regs`
    /// (typically the slow-path's argument / result register, which
    /// holds non-Ref data across the call).
    ///
    /// Iterates `crate::x86::regalloc::ALL_CORE_REGS` / `ALL_FLOAT_REGS`
    /// (the allocator pool — drops R13 and XMM5..XMM14 on Win64), and
    /// indexes the slot via `core_reg_position` / `float_reg_position`,
    /// which look up positions in the same Win64-aware lists.  This
    /// mirrors `regalloc.py all_reg_indexes`, which is built from the
    /// post-`remove(r13)` `all_regs` on Win64 (so R14→10, R15→11).
    /// `save_regs_label`, the `core_reg_index`-driven gcmap, and the
    /// post-call pop all consume positions through this same Win64-aware
    /// list, keeping the three in agreement.
    fn push_all_regs_to_jitframe(
        &mut self,
        ignored_regs: &[crate::regloc::RegLoc],
        withfloats: bool,
    ) {
        push_all_regs_to_jitframe_raw(&mut self.mc, ignored_regs, withfloats, false);
    }

    /// x86/assembler.py:283 `_pop_all_regs_from_jitframe` parity.
    fn pop_all_regs_from_jitframe(
        &mut self,
        ignored_regs: &[crate::regloc::RegLoc],
        withfloats: bool,
    ) {
        pop_all_regs_from_jitframe_raw(&mut self.mc, ignored_regs, withfloats, false);
    }

    /// `_check_frame_depth` — bridge entry. The fast path is
    /// `CMP_bi` plus a not-taken `jl` (`IncreaseStackSlowPath`,
    /// condition `L`). The body, emitted with the other slow paths,
    /// stores the depth and calls `build_frame_realloc_slowpath`.
    ///
    /// ```text
    ///   CMP QWORD [rbp + JF_FRAME_OFS + LENGTHOFS], 0xffffff
    ///                              ; → frame_depth_to_patch[]
    ///   JL   slow                  ; not taken when the frame is deep enough
    /// continue:
    /// ```
    ///
    /// The second `0xffffff` is `MOV_si(WORD)` in the slow body. Both
    /// immediates are in this compilation's buffer, so
    /// `patch_stack_checks` rewrites them together. Loops do not emit
    /// this check (`_check_frame_depth_debug` is not ported).
    fn emit_check_frame_depth(&mut self, gcmap: *mut usize) {
        let frame_len_ofs = (JF_FRAME_OFS + crate::jitframe::LENGTHOFS) as i32;
        let placeholder: i32 = 0xffffff;

        // `CMP_bi(ofs, 0xffffff)`. Dynasm emits `48 81 /7` with a
        // disp32; the 4-byte immediate is still the tail of the
        // instruction, so `offset - 4` is the patch site.
        dynasm!(self.mc ; .arch x64
            ; cmp QWORD [rbp + frame_len_ofs], placeholder
        );
        let cmp_imm_ofs = self.mc.offset().0 - 4;
        self.frame_depth_to_patch.push(cmp_imm_ofs);

        // `IncreaseStackSlowPath(mc, Conditions['L'])`. Not taken when
        // `[jf_frame.length]` is already >= the patched depth.
        let mut sp = self.emit_slow_jcc(
            CC_L,
            SlowPathKind::IncreaseStack {
                gcmap: gcmap as usize,
            },
        );
        self.set_continue_here(&mut sp);
        self.pending_slowpaths.push(sp);
    }

    /// x86/assembler.py:1422 `gen_shadowstack_header` parity (mirrors
    /// aarch64). Pushes two words onto the jitframe shadow stack on
    /// every JIT function entry: an `is_minor` marker (`1`) and the
    /// current jitframe pointer (rbp). The GC walks this stack during
    /// minor-collect to update jf pointers — without it, a minor GC
    /// inside a recursive call (e.g. fib_recursive) leaves rbp dangling
    /// at the freed nursery slot.
    fn gen_shadowstack_header(&mut self) {
        let rst = majit_gc::shadow_stack::get_root_stack_top_addr() as i64;
        let (sr, so) = self.addr_as_reg_offset(rst);
        rx86::mov_rm(&mut self.mc, rx86::EAX, (sr, so)); // rax = *rst = top
        dynasm!(self.mc ; .arch x64
        ; mov QWORD [rax], 1        // [top] = 1 (is_minor marker)
        );
        dynasm!(self.mc ; .arch x64
        ; mov [rax + 8], rbp        // [top + WORD] = rbp (jf_ptr)
        );
        dynasm!(self.mc ; .arch x64
            ; add rax, 16               // top += 2*WORD
        );
        rx86::mov_mr(&mut self.mc, (sr, so), rx86::EAX); // *rst = top
    }

    /// x86/assembler.py `_call_footer_shadowstack` parity:
    ///
    /// ```python
    /// if rx86.fits_in_32bits(rst):
    ///     self.mc.SUB_ji8(rst, WORD * 2)       # SUB [rootstacktop], 16
    /// else:
    ///     self.mc.MOV_ri(ebx.value, rst)       # MOV ebx, rootstacktop
    ///     self.mc.SUB_mi8((ebx.value, 0), WORD * 2)  # SUB [ebx], 16
    /// ```
    ///
    /// One in-memory subtract — no need to load the current top into a
    /// register, decrement, and store back.
    #[allow(dead_code)]
    fn gen_footer_shadowstack(&mut self) {
        emit_footer_shadowstack_raw(&mut self.mc);
        // `emit_footer_shadowstack_raw` writes `X86_64_SCRATCH_REG`.
        self.forget_scratch_register();
    }

    /// assembler.py:993 push_gcmap.
    fn push_gcmap(&mut self, gcmap: *mut usize) {
        let gcmap_ptr = gcmap as i64;
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        self.forget_if_scratch_written(scratch);
        dynasm!(self.mc ; .arch x64
        ; mov Rq(scratch), QWORD gcmap_ptr
        );
        dynasm!(self.mc ; .arch x64
            ; mov [rbp + JF_GCMAP_OFS], Rq(scratch)
        );
    }

    /// assembler.py:1000 pop_gcmap.
    fn pop_gcmap(&mut self) {
        rx86::mov_bi(&mut self.mc, JF_GCMAP_OFS, 0);
    }

    /// RPython `AbstractCallBuilder.emit`: CALL_ASSEMBLER is a collecting
    /// call, so the caller jitframe must publish the regalloc gcmap before
    /// entering the callee/helper and clear it only after reloading a possibly
    /// moved frame pointer.
    fn push_pending_call_gcmap(&mut self) -> bool {
        if let Some(gcmap) = self.pending_malloc_nursery_gcmap {
            self.push_gcmap(gcmap as *mut usize);
            true
        } else {
            false
        }
    }

    fn pop_pending_call_gcmap_after_collect(&mut self, pushed: bool) {
        self.reload_frame_if_necessary();
        if pushed {
            self.pop_gcmap();
        }
    }

    /// x86/assembler.py `_reload_frame_if_necessary` parity:
    ///
    /// ```python
    ///   MOV ecx, [rootstacktop]   // shadow stack top pointer
    ///   MOV ebp, [ecx - WORD]     // jf_ptr at top - WORD
    ///   _write_barrier_fastpath(mc, wbdescr, [ebp], array=False,
    ///                           is_frame=True)
    /// ```
    ///
    /// After a collecting helper call the GC may have copied the
    /// jitframe from nursery to old gen. PyPy minor-GC does not write
    /// `jf_forward` on a move — that field is reserved for the
    /// `grow_jitframe` realloc path — so chasing `jf_forward` here
    /// reads the freed nursery slot. The shadow-stack entry IS
    /// rewritten by the GC visitor during copy, so the live jf_ptr
    /// lives at `*(root_stack_top - WORD)`. Reload `rbp` from there.
    ///
    /// Then re-apply the non-array write barrier on the new jitframe
    /// (`is_frame=True`): subsequent stores of nursery refs into
    /// jitframe slots must be tracked by minor GC, otherwise an
    /// old-gen jitframe holding a nursery pointer is missed during
    /// the next collection and the slot ends up dangling.
    fn reload_frame_if_necessary(&mut self) {
        let rst_addr = majit_gc::shadow_stack::get_root_stack_top_addr() as i64;
        rx86::mov_ri(&mut self.mc, rx86::ECX, rst_addr);
        dynasm!(self.mc ; .arch x64
        ; mov rcx, [rcx]            // rcx = *rst_addr = root_stack_top
        );
        dynasm!(self.mc ; .arch x64
            ; mov rbp, [rcx - 8]        // rbp = *(top - WORD) = jf_ptr
        );
        // assembler.py:1378-1383 `_reload_frame_if_necessary` parity:
        //
        // ```python
        // wbdescr = self.cpu.gc_ll_descr.write_barrier_descr
        // if gcrootmap and wbdescr:
        //     # frame never uses card marking, so we enforce this is not
        //     # an array
        //     self._write_barrier_fastpath(mc, wbdescr, [ebp], array=False,
        //                                  is_frame=True)
        // ```
        //
        // After a collecting helper call the jitframe may have been
        // promoted from nursery to old-gen.  Subsequent stores of young
        // Refs into `[rbp + ofs]` would create old→young pointers
        // invisible to the GC — the WB fastpath re-arms the `TRACK_YOUNG_PTRS`
        // bit so the next collection scans the frame.  Reuses the shared
        // `emit_write_barrier_fastpath_kind` helper — `assembler.py:2388-2419`
        // expresses both `is_frame=True` and `is_frame=False` in a single
        // `_write_barrier_fastpath` whose addressing degenerates naturally
        // when `loc_base == ebp`.  `is_array=false` skips card marking
        // (assembler.py:2401 `if array and jit_wb_cards_set` gate), and
        // `is_frame=true` calls `wb_slowpath[4]`.
        if crate::runner::dynasm_write_barrier_descr().is_some() {
            let rbp_loc = Loc::Reg(crate::regloc::EBP);
            self.emit_write_barrier_fastpath_kind(&[rbp_loc], false, true);
        }
    }

    /// `llsupport/assembler.py GuardToken.compute_gcmap`: skip the hole
    /// a virtual leaves (`if arg is None: continue`), mark every remaining
    /// `REF`-typed failarg, narrow nothing else.  A force token is marked like
    /// any other — `resoperation.py FORCE_TOKEN/0/r` returns the jitframe,
    /// itself a moving GC object.
    ///
    /// The skip is carried by the location rather than the type: only a
    /// `Reg` or `Frame` location names a slot, so a fail arg that has neither
    /// contributes no bit.
    fn guard_gcmap_from_faillocs(
        &self,
        fail_arg_types: &[Type],
        faillocs: &[Option<Loc>],
    ) -> *mut usize {
        let frame_depth = self.frame_depth.saturating_sub(JITFRAME_FIXED_SIZE);
        let gcmap = allocate_gcmap(frame_depth, JITFRAME_FIXED_SIZE);
        for (tp, loc) in fail_arg_types.iter().zip(faillocs.iter()) {
            if *tp != Type::Ref {
                continue;
            }
            match loc {
                Some(Loc::Reg(r)) => {
                    if let Some(position) = reg_position_in_jitframe(*r) {
                        gcmap_set_bit(gcmap, position);
                    }
                }
                Some(Loc::Frame(f)) => {
                    gcmap_set_bit(gcmap, f.get_position() + JITFRAME_FIXED_SIZE);
                }
                None => {}
                Some(other) => panic!(
                    "guard_gcmap_from_faillocs: a Ref fail argument at {other:?} \
                carries no gcmap bit"
                ),
            }
        }
        gcmap
    }

    /// `x86/assembler.py fixup_target_tokens`.
    /// A LABEL assembled inside a bridge is a jump target for later traces exactly like a loop's.
    fn fixup_target_tokens(tokens: Vec<majit_ir::DescrRef>, frame_depth: usize, rawstart: usize) {
        for descr in tokens {
            if let Some(loop_descr) = descr.as_loop_target_descr() {
                // assembler.py:1003-1008 reads the target loop's
                // `frame_info.jfi_frame_depth` at a cross-loop JUMP; publish
                // this loop's full frame depth so a later trace's JUMP can
                // size its frame for this target.  Carries the depth grown by
                // `_assemble` for this loop's own onward JUMP.
                //
                // Store the companion `target_frame_depth` BEFORE the
                // `ll_loop_code` gate (both Release stores): a reader
                // Acquire-loads `ll_loop_code` and only reads
                // `target_frame_depth` once the gate is non-zero, so the depth
                // must become visible first — otherwise the reader pairs the
                // new code pointer with a stale 0 depth and bypasses the
                // frame-capacity check (descr.rs set_dispatch_target ordering
                // contract).  Dynasm ignores `label_block_id` (descr.rs —
                // it bakes the LABEL address straight into `ll_loop_code`), so
                // that companion is not published here.
                let old = loop_descr.ll_loop_code();
                let new = old + rawstart;
                loop_descr.set_target_frame_depth(frame_depth);
                loop_descr.set_ll_loop_code(new);
                if majit_ir::debug::have_debug_prints() {
                    majit_ir::debug::debug_print(&format!(
                        "[dynasm] fixup_target_tokens: ll_loop_code {old} -> {new:#x}"
                    ));
                }
            }
        }
    }

    fn check_unrelocated_jump_target(&self) -> Result<(), BackendError> {
        let Some((target, descr)) = self.unrelocated_jump_target else {
            return Ok(());
        };
        Err(BackendError::CompilationFailed(format!(
            "cross-buffer JUMP target {target:#x} for descr {descr:#x} is not a relocated executable address"
        )))
    }

    // assembler.py:501 assemble_loop

    /// assembler.py:501 assemble_loop: compile a loop trace.
    ///
    /// Returns compiled code with fail descriptors and entry point.
    pub fn assemble_loop(mut self) -> Result<CompiledCode, BackendError> {
        self.input_types = self.inputargs.iter().map(|ia| ia.tp.get()).collect();

        // assembler.py:537 prepare_loop — set up regalloc
        // For now, simplified: all args in frame slots

        // assembler.py:547 _assemble — generate code for all ops
        // Create a dynamic label at the entry point for self-recursive
        // CALL_ASSEMBLER (redirect_call_assembler parity).
        let entry_label = self.mc.new_dynamic_label();
        self.forget_scratch_register();
        dynasm!(self.mc ; =>entry_label);
        self.self_entry_label = Some(entry_label);
        let entry = self.mc.offset();
        // `regalloc.py prepare_loop`: 64-bit `redirect_call_assembler` writes
        // at most 13 bytes at `_ll_function_addr`. The first label must sit
        // past them.
        self.min_bytes_before_label = entry.0 + 13;
        self._assemble(true)?;
        self.check_unrelocated_jump_target()?;

        // regalloc sets fail_arg_locs in append_guard_token_with_faillocs,
        // which stamps `rd_locs` from them right there
        // (`llsupport/assembler.py:279`), so no post-regalloc fixup pass runs.

        // assembler.py:553 write_pending_failure_recoveries
        let stub_offsets = self.write_pending_failure_recoveries();
        // `materialize_loop` calls `datablockwrapper.done()` before the
        // code block is copied out. The constants are not in that stream.
        let data_blocks = self.datablockwrapper.done();

        // assembler.py:556 materialize_loop — finalize to executable memory
        let tokens = std::mem::take(&mut self.compiled_target_tokens);
        let frame_depth = self.frame_depth;
        let mut buffer = codebuf::finalize_writable(self.mc, &self.asm_memory_manager)?;

        // assembler.py:849 patch_pending_failure_recoveries
        let rawstart = codebuf::buffer_ptr(&buffer) as usize;
        Self::patch_pending_failure_recoveries(rawstart, &stub_offsets);
        let invalidate_positions = Self::collect_invalidate_positions(rawstart, &stub_offsets);

        // assembler.py:556 patch_stack_checks — overwrite the 32-bit
        // `0xffffff` placeholders in any `_check_frame_depth` /
        // `_check_frame_depth_debug` emission with the loop's final
        // absolute frame depth (already includes `JITFRAME_FIXED_SIZE`).
        // No-op when the assembler did not emit a check (empty list).
        Self::patch_stack_checks(self.frame_depth, rawstart, &self.frame_depth_to_patch);

        // Write resolved entry address for self-recursive CALL_ASSEMBLER
        // trampoline. The JIT code loads from this pointer at runtime.
        unsafe { *self.self_entry_addr_ptr = rawstart + entry.0 };

        Self::fixup_target_tokens(tokens, frame_depth, rawstart);
        buffer.make_executable()?;

        // Position is the canonical fail_index identity (matching
        // `llsupport/assembler.py`'s `_allgcrefs` index — PyPy does not
        // carry per-emission `fail_index` on the descr itself).  Codegen
        // increments the `fail_index` counter in lockstep with
        // `fail_descrs.push`, so the contract is structural rather than
        // descr-internal.  The earlier per-descr assertion was a pyre
        // Deviation removed: singleton FINISH
        // descrs (`compile.py:623-662`) answer the trait-default `0`
        // for `fail_index_per_trace()` regardless of their Vec position.
        Ok(CompiledCode {
            buffer,
            entry_offset: entry,
            fail_descrs: std::sync::Arc::new(self.fail_descrs),
            input_types: self.input_types,
            cpu_attachments: self.cpu_handle,
            trace_id: self.trace_id,
            header_pc: self.header_pc,
            frame_depth: std::sync::atomic::AtomicUsize::new(self.frame_depth),
            source_guard: None,
            invalidate_positions,
            data_blocks,
        })
    }

    fn resolve_call_assembler_target_addr(
        &self,
        descr: Option<&majit_ir::DescrRef>,
    ) -> CallAssemblerTargetAddr {
        if let Some(token) = descr
            .and_then(|d| d.as_loop_token_descr())
            .and_then(|ltd| ltd.token_handle_any())
            .and_then(|any| any.downcast_ref::<Arc<JitCellToken>>())
        {
            let descr_addr = token.ll_function_addr();
            if descr_addr != 0 {
                return CallAssemblerTargetAddr {
                    immediate: Some(descr_addr),
                };
            }
            return CallAssemblerTargetAddr { immediate: None };
        }

        let _ = descr;
        CallAssemblerTargetAddr { immediate: None }
    }

    /// llsupport/assembler.py rebuild_faillocs_from_descr — reconstruct
    /// the locations of bridge inputargs from the guard's recovery layout.
    ///
    /// patch_jump_for_descr redirects the guard's jump into the bridge,
    /// so the register-save subroutine never runs.
    /// The bridge sees live registers exactly as they were at guard time.
    /// Return Reg locs for register positions, matching RPython.
    pub fn rebuild_faillocs_from_descr(
        descr: &dyn majit_ir::FailDescr,
        inputargs: &[InputArgRc],
    ) -> Vec<Loc> {
        let mut locs = Vec::new();
        let gpr_regs = crate::x86::regalloc::ALL_CORE_REGS;
        let float_regs = crate::x86::regalloc::ALL_FLOAT_REGS;
        let base_ofs = crate::jitframe::FIRST_ITEM_OFFSET as i32;
        let mut input_i = 0usize;
        for &pos in descr.rd_locs() {
            if pos == 0xFFFF {
                continue;
            }
            let pos = pos as usize;
            if pos < gpr_regs.len() {
                // llsupport/assembler.py:211 — GPR: return register location
                locs.push(Loc::Reg(gpr_regs[pos]));
            } else if pos < gpr_regs.len() + float_regs.len() {
                // llsupport/assembler.py:213 — FPR: return float register
                locs.push(Loc::Reg(float_regs[pos - gpr_regs.len()]));
            } else {
                // llsupport/assembler.py:217 — frame slot
                let slot = pos - JITFRAME_FIXED_SIZE;
                let tp = inputargs
                    .get(input_i)
                    .map(|ia| ia.tp.get())
                    .unwrap_or(Type::Int);
                locs.push(Loc::Frame(crate::regloc::FrameLoc::new(
                    slot,
                    crate::regalloc::get_ebp_ofs(base_ofs, slot),
                    tp == Type::Float,
                )));
            }
            input_i += 1;
        }
        locs
    }

    /// assembler.py:623 assemble_bridge: compile a bridge trace.
    pub fn assemble_bridge(
        mut self,
        fail_descr: &dyn FailDescr,
        arglocs: &[Loc],
    ) -> Result<CompiledCode, BackendError> {
        self.input_types = self.inputargs.iter().map(|ia| ia.tp.get()).collect();
        self.bridge_input_locs = if arglocs.is_empty() {
            None
        } else {
            Some(arglocs.to_vec())
        };

        // `regalloc.py prepare_bridge`: `min_bytes_before_label = 0`.
        self.min_bytes_before_label = 0;
        let entry = self.mc.offset();
        self._assemble(false)?;
        self.check_unrelocated_jump_target()?;
        let stub_offsets = self.write_pending_failure_recoveries();
        let data_blocks = self.datablockwrapper.done();

        let tokens = std::mem::take(&mut self.compiled_target_tokens);
        let frame_depth = self.frame_depth;
        let mut buffer = codebuf::finalize_writable(self.mc, &self.asm_memory_manager)?;

        let rawstart = codebuf::buffer_ptr(&buffer) as usize;
        Self::patch_pending_failure_recoveries(rawstart, &stub_offsets);
        let invalidate_positions = Self::collect_invalidate_positions(rawstart, &stub_offsets);

        // assembler.py:658 patch_stack_checks — same as the loop path,
        // applied with the bridge's own absolute frame depth.  Bridges
        // routinely grow the depth past the original loop value; the
        // patch rewrites the placeholder `0xffffff` immediate(s) so the
        // CMP at bridge entry reflects the bridge's true requirement.
        Self::patch_stack_checks(self.frame_depth, rawstart, &self.frame_depth_to_patch);
        Self::fixup_target_tokens(tokens, frame_depth, rawstart);
        buffer.make_executable()?;

        if crate::majit_dump_enabled() {
            let code = unsafe { std::slice::from_raw_parts(rawstart as *const u8, buffer.len()) };
            eprintln!(
                "[dynasm] BRIDGE CODE DUMP ({} bytes at {:#x}, entry +{:?}):",
                code.len(),
                rawstart,
                entry
            );
            for (i, chunk) in code.chunks(4).enumerate() {
                let word = u32::from_le_bytes([
                    chunk.first().copied().unwrap_or(0),
                    chunk.get(1).copied().unwrap_or(0),
                    chunk.get(2).copied().unwrap_or(0),
                    chunk.get(3).copied().unwrap_or(0),
                ]);
                eprint!("{:08x} ", word);
                if (i + 1) % 8 == 0 {
                    eprintln!();
                }
            }
            eprintln!();
        }

        // Position is the canonical fail_index identity (matching
        // `llsupport/assembler.py`'s `_allgcrefs` index — PyPy does not
        // carry per-emission `fail_index` on the descr itself).  Codegen
        // increments the `fail_index` counter in lockstep with
        // `fail_descrs.push`, so the contract is structural rather than
        // descr-internal.  The earlier per-descr assertion was a pyre
        // Deviation removed: singleton FINISH
        // descrs (`compile.py:623-662`) answer the trait-default `0`
        // for `fail_index_per_trace()` regardless of their Vec position.
        Ok(CompiledCode {
            buffer,
            entry_offset: entry,
            fail_descrs: std::sync::Arc::new(self.fail_descrs),
            input_types: self.input_types,
            cpu_attachments: self.cpu_handle,
            trace_id: self.trace_id,
            header_pc: self.header_pc,
            frame_depth: std::sync::atomic::AtomicUsize::new(self.frame_depth),
            source_guard: Some((fail_descr.trace_id(), fail_descr.fail_index_per_trace())),
            invalidate_positions,
            data_blocks,
        })
    }

    /// assembler.py:779 _assemble — walk operations and emit code.
    ///
    /// Uses the register allocator (regalloc.rs) to assign registers/frame
    /// locations, then emits code using those locations. This replaces the
    /// old frame-slot model where every value went through [rbp+offset].
    fn _assemble(&mut self, emit_prologue: bool) -> Result<(), BackendError> {
        let inputargs: &'a [InputArgRc] = self.inputargs;
        let ops: &'a [OpRc] = self.operations;
        self.unrelocated_jump_target = None;
        if emit_prologue {
            self._call_header(inputargs);
        } else {
            self.setup_input_state(inputargs);
        }
        let input_slot_depth = self.next_slot;

        // ── Run register allocator ──
        // assembler.py:537 prepare_loop / assembler.py:638 prepare_bridge
        if crate::majit_j2plan_log_enabled() {
            let plan = crate::j2plan::TracePlan::build(inputargs, ops);
            // Independent debug toggle — not gated by MAJIT_LOG.
            eprintln!("[dynasm:j2plan] {}", plan.summary());
        }

        // RegAlloc keeps the raw `i64` value map; project it from the
        // typed pool at this boundary (each Const carries its own type).
        let ra_constants: indexmap::IndexMap<u32, i64> = self
            .constants
            .iter()
            .map(|(&k, c)| (k, c.as_raw_i64()))
            .collect();
        let mut ra = RegAlloc::new(ra_constants, inputargs, ops);
        let is_bridge = self.bridge_input_locs.is_some();
        if let Some(ref arglocs) = self.bridge_input_locs {
            ra.prepare_bridge(arglocs);
        } else {
            ra.prepare_loop();
        }
        // assembler.py:647 — bridges emit `_check_frame_depth` between
        // `prepare_bridge` and `_update_at_exit` so the JIT can grow the
        // in-flight JITFRAME if the bridge's frame_depth exceeds the
        // loop's allocation.  Loops skip this (PyPy line 544 uses
        // `_check_frame_depth_debug`, a no-op outside DEBUG_FRAME_DEPTH).
        if is_bridge {
            let gcmap = ra.get_gcmap(&[], false);
            self.emit_check_frame_depth(gcmap);
        }
        // `X86XMMRegisterManager.assembler.datablockwrapper`. `prepare_*`
        // rebuilds `xrm`, and `emit_check_frame_depth` borrows this assembler,
        // so the pointer is installed immediately before the walk.
        ra.xrm.set_datablockwrapper(&mut self.datablockwrapper);
        // assembler.py:374 walk_operations — get allocation decisions.
        let ra_ops = ra.walk_operations()?;
        self.fail_descrs = FailDescrStore::with_capacity(fail_cell_capacity(&ra_ops, ops));
        // ra.get_final_frame_depth() returns a USER-position count; convert
        // to absolute by adding JITFRAME_FIXED_SIZE before comparing.
        let frame_slot_depth =
            input_slot_depth.max(JITFRAME_FIXED_SIZE + ra.get_final_frame_depth());
        self.frame_depth = self.frame_depth.max(frame_slot_depth);

        // Sync regalloc frame positions to opref_to_slot, the map `resolve_opref`
        // reads. No live emitter reaches it any more: every remaining consumer
        // (`load_arg_to_rax` / `load_arg_to_rcx` / `resolve_const_or` and the
        // genops that call them) is `#[allow(dead_code)]`, kept for the upstream
        // method boundary. The map cannot express what the regalloc actually
        // decides — `before_call` leaves a value bound to a callee-saved member
        // of the allocation pool in its register, with no frame slot at all — so
        // an emitter that needs an operand location must take it from `arglocs`.
        // opref_to_slot stores ABSOLUTE jitframe slots (user position +
        // JITFRAME_FIXED_SIZE) so slot_offset(slot) gives the correct byte
        // offset without further adjustment.
        for (position, iarg) in inputargs.iter().enumerate() {
            self.opref_to_slot
                .insert(iarg.opref(), JITFRAME_FIXED_SIZE + position);
        }
        // Also sync any frame allocations from regalloc's FrameManager.
        for (&opref, lifetime) in ra.longevity.lifetimes_iter() {
            if let Some(floc) = lifetime.current_frame_loc {
                self.opref_to_slot
                    .insert(opref, JITFRAME_FIXED_SIZE + floc.get_position());
            }
        }
        // frame_slot_depth is already absolute (see calculation above).
        self.next_slot = frame_slot_depth;

        let mut fail_index = 0u32;

        if crate::majit_ops_log_enabled() {
            eprintln!(
                "[dynasm] _assemble: {} ops → {} ra_ops, frame_depth={}",
                ops.len(),
                ra_ops.len(),
                self.frame_depth
            );
        }

        // ── Emit code from regalloc decisions ──
        // `LocationCodeBuilder` drops `_scratch_register_value` when
        // `X86_64_SCRATCH_REG` is written and at the end of `CALL`/`JMP`
        // (`_relative_unaryop`), not before every op.
        for ra_op in &ra_ops {
            match ra_op {
                RegAllocOp::Skip => {
                    // Dead operation — skip.
                    continue;
                }
                RegAllocOp::Move { src, dst } => {
                    if majit_ir::debug::have_debug_prints() {
                        majit_ir::debug::log_one(
                            "jit-backend",
                            &format!("move: {src:?} → {dst:?}"),
                        );
                    }
                    self.regalloc_mov(src, dst);
                    continue;
                }
                RegAllocOp::Perform {
                    op_index,
                    arglocs_start,
                    arglocs_len,
                    result_loc,
                    gcmap,
                } => {
                    let arglocs = ra.arglocs(*arglocs_start, *arglocs_len);
                    let op = &ops[*op_index];
                    if crate::majit_ops_log_enabled() {
                        let al: Vec<String> = arglocs.iter().map(|l| format!("{:?}", l)).collect();
                        eprintln!(
                            "[dynasm] emit[{}]: {:?} args=[{}] result={:?}",
                            op_index,
                            op.opcode,
                            al.join(", "),
                            result_loc
                        );
                    }
                    // Byte offset where this op's code begins: the span from
                    // the last LABEL to the JUMP is one loop iteration, the
                    // window `jit-log-opt` brackets with its `+508:` prefixes.
                    if crate::majit_dump_enabled() {
                        eprintln!(
                            "[dynasm] @{:#06x} op[{}] {:?}",
                            self.mc.offset().0,
                            op_index,
                            op.opcode
                        );
                    }
                    self.pending_malloc_nursery_gcmap = *gcmap;
                    self.regalloc_perform(
                        op,
                        *op_index,
                        arglocs,
                        result_loc.as_ref(),
                        fail_index,
                        ops,
                    );
                    self.pending_malloc_nursery_gcmap = None;
                }
                RegAllocOp::Perform1 {
                    op_index,
                    loc,
                    result_loc,
                    gcmap,
                } => {
                    let op = &ops[*op_index];
                    let locs = [*loc];
                    self.pending_malloc_nursery_gcmap = *gcmap;
                    self.regalloc_perform(
                        op,
                        *op_index,
                        &locs,
                        result_loc.as_ref(),
                        fail_index,
                        ops,
                    );
                    self.pending_malloc_nursery_gcmap = None;
                }
                RegAllocOp::PerformGuard {
                    op_index,
                    arglocs_start,
                    arglocs_len,
                    result_loc,
                    faillocs_start,
                    faillocs_len,
                } => {
                    let arglocs = ra.arglocs(*arglocs_start, *arglocs_len);
                    let faillocs = ra.faillocs(*faillocs_start, *faillocs_len);
                    let op = &ops[*op_index];
                    if crate::majit_ops_log_enabled() {
                        eprintln!(
                            "[dynasm] guard[{}]: {:?} args=[{}] faillocs={}",
                            op_index,
                            op.opcode,
                            arglocs
                                .iter()
                                .map(|l| format!("{:?}", l))
                                .collect::<Vec<_>>()
                                .join(", "),
                            faillocs.len()
                        );
                    }
                    // A guard owns bytes like any other op, so it opens its
                    // own span. Without this line the guard's code is read as
                    // part of the preceding op's span and every span after the
                    // trace's first guard names the wrong operation.
                    if crate::majit_dump_enabled() {
                        eprintln!(
                            "[dynasm] @{:#06x} op[{}] {:?}",
                            self.mc.offset().0,
                            op_index,
                            op.opcode
                        );
                    }
                    self.regalloc_perform_guard(
                        op,
                        *op_index,
                        arglocs,
                        result_loc.as_ref(),
                        faillocs,
                        fail_index,
                    );
                    fail_index += 1;
                }
                RegAllocOp::PerformGuard1 {
                    op_index,
                    loc,
                    result_loc,
                    faillocs_start,
                    faillocs_len,
                } => {
                    let faillocs = ra.faillocs(*faillocs_start, *faillocs_len);
                    let op = &ops[*op_index];
                    let locs = [*loc];
                    self.regalloc_perform_guard(
                        op,
                        *op_index,
                        &locs,
                        result_loc.as_ref(),
                        faillocs,
                        fail_index,
                    );
                    fail_index += 1;
                }
                RegAllocOp::PerformDiscard { op_index, arglocs } => {
                    self.emit_discard(*op_index, arglocs, fail_index, ops);
                    let op = &ops[*op_index];
                    if op.opcode.is_guard() || op.opcode == OpCode::Finish {
                        fail_index += 1;
                    }
                }
                RegAllocOp::PerformDiscardGcStore {
                    op_index,
                    value,
                    base,
                    ofs,
                    size,
                } => {
                    let locs = [*value, *base, *ofs, Loc::immed(*size)];
                    self.emit_discard(*op_index, &locs, fail_index, ops);
                    let op = &ops[*op_index];
                    if op.opcode.is_guard() || op.opcode == OpCode::Finish {
                        fail_index += 1;
                    }
                }
                RegAllocOp::PerformGcLoad {
                    op_index,
                    base,
                    ofs,
                    res,
                    nsize,
                } => {
                    let op = &ops[*op_index];
                    let locs = [*base, *ofs, *res, Loc::immed(*nsize)];
                    self.regalloc_perform(op, *op_index, &locs, Some(res), fail_index, ops);
                }
            }
        }

        if crate::majit_log_enabled() {
            eprintln!(
                "[dynasm] _assemble done: pending_guard_tokens={} fail_index={}",
                self.pending_guard_tokens.len(),
                fail_index
            );
        }
        // Closes the last op's span, the way `--end of the loop--` closes a
        // `jit-log-opt` listing.
        if crate::majit_dump_enabled() {
            eprintln!("[dynasm] @{:#06x} end of ops", self.mc.offset().0);
        }
        // `regalloc.py` `_walk_operations` ends in `flush_loop`, so a
        // `GUARD_NOT_INVALIDATED` with nothing after it still has five
        // bytes before the recovery stubs.
        self.flush_loop();

        // assembler.py:1003-1008 `_assemble`: grow the frame to fit a
        // cross-loop JUMP target.  The closing `JMP` jumps into the target
        // loop's body, which can use deeper frame slots than this trace; for
        // a bridge the prologue `_check_frame_depth` then reallocs the live
        // JITFRAME to this grown depth on entry.  `target_frame_depth` is
        // full-width (includes JITFRAME_FIXED_SIZE), matching `frame_depth`,
        // so no adjustment is needed.  Zero (no external JUMP) is a no-op.
        self.frame_depth = self.frame_depth.max(self.jump_target_frame_depth);

        if self.pending_cond_call_skip.is_some() {
            panic!(
                "GUARD_NO_EXCEPTION did not bind the COND_CALL skip label \
                 (genop_guard_guard_no_exception)"
            );
        }

        Ok(())
    }

    fn emit_discard(&mut self, op_index: usize, arglocs: &[Loc], fail_index: u32, ops: &[OpRc]) {
        let op = &ops[op_index];
        if crate::majit_ops_log_enabled() {
            let al: Vec<String> = arglocs.iter().map(|l| format!("{l:?}")).collect();
            eprintln!(
                "[dynasm] discard[{}]: {:?} args=[{}]",
                op_index,
                op.opcode,
                al.join(", ")
            );
        }
        if crate::majit_dump_enabled() {
            eprintln!(
                "[dynasm] @{:#06x} op[{}] {:?}",
                self.mc.offset().0,
                op_index,
                op.opcode
            );
        }
        self.regalloc_perform(op, op_index, arglocs, None, fail_index, ops);
    }

    /// assembler.py:326 regalloc_perform — emit code for a non-guard op.
    /// Called from the regalloc dispatch loop with pre-computed locations.
    fn regalloc_perform(
        &mut self,
        op: &Op,
        op_index: usize,
        arglocs: &[Loc],
        result_loc: Option<&Loc>,
        fail_index: u32,
        ops: &[OpRc],
    ) {
        match op.opcode {
            OpCode::IntAddOvf => {
                if let (Some(Loc::Reg(dst)), Some(src)) = (result_loc, arglocs.get(1)) {
                    self.emit_binop_reg_loc(op.opcode, dst.value, src);
                    self.guard_success_cc = Some(CC_NO);
                }
            }
            OpCode::IntSubOvf => {
                if let (Some(Loc::Reg(dst)), Some(src)) = (result_loc, arglocs.get(1)) {
                    self.emit_binop_reg_loc(op.opcode, dst.value, src);
                    self.guard_success_cc = Some(CC_NO);
                }
            }
            OpCode::IntMulOvf => {
                if let (Some(Loc::Reg(dst)), Some(src)) = (result_loc, arglocs.get(1)) {
                    self.emit_binop_reg_loc(op.opcode, dst.value, src);
                    self.guard_success_cc = Some(CC_NO);
                }
            }
            // ── Integer binary (result_loc == arglocs[0], guaranteed by regalloc) ──
            // x86/assembler.py:1881 genop_int_add uses LEA, not ADD, because
            // regalloc.py consider_int_add routes 32-bit constants through
            // `_consider_lea`, which force-allocates a fresh result register
            // (independent of arg0). Emitting `add dst, src` here would
            // operate on whatever stale value Rq(dst) still held — for the
            // fib_loop trace this turned `t = i + 1` into `t = n_obj_ptr + 1`,
            // poisoning the new W_IntObject and tripping GuardTrue on the
            // next iteration. LEA also handles the consider_binop_symm path
            // where `dst == arg0`: `lea dst, [dst + src]` is identical to
            // `add dst, src`.
            OpCode::IntAdd | OpCode::NurseryPtrIncrement => {
                if let (Some(Loc::Reg(dst)), Some(a0), Some(src)) =
                    (result_loc, arglocs.first(), arglocs.get(1))
                {
                    match (a0, src) {
                        (Loc::Reg(a), Loc::Reg(s)) => {
                            self.forget_if_scratch_written(dst.value);
                            rx86::lea_ra(
                                &mut self.mc,
                                dst.value,
                                (i16::from(a.value), s.value, 0, 0),
                            );
                        }
                        (Loc::Reg(a), Loc::Immed(i) | Loc::ImmedFloat(i))
                        | (Loc::Immed(i) | Loc::ImmedFloat(i), Loc::Reg(a)) => {
                            // The `_consider_lea` route guarantees a fitting
                            // disp32, but the `consider_binop_symm` fallback
                            // reaches this arm with an arbitrary 64-bit
                            // constant (regloc.py:456-464); materialize a wide
                            // one into the scratch register and use the
                            // base+index form.
                            if let Ok(v) = i32::try_from(i.value) {
                                self.forget_if_scratch_written(dst.value);
                                rx86::lea_rm(&mut self.mc, dst.value, (a.value, v));
                            } else {
                                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                                self.load_scratch(i.value);
                                self.forget_if_scratch_written(dst.value);
                                rx86::lea_ra(
                                    &mut self.mc,
                                    dst.value,
                                    (i16::from(a.value), scratch, 0, 0),
                                );
                            }
                        }
                        (
                            Loc::Immed(i0) | Loc::ImmedFloat(i0),
                            Loc::Immed(i1) | Loc::ImmedFloat(i1),
                        ) => {
                            let sum = i0.value.wrapping_add(i1.value);
                            self.forget_if_scratch_written(dst.value);
                            rx86::mov_ri(&mut self.mc, dst.value, sum);
                        }
                        _ => self.emit_binop_reg_loc(op.opcode, dst.value, src),
                    }
                }
            }
            // x86/assembler.py `_binaryop_or_lea(asmop='SUB',
            // is_add=False)`: when `result_loc is arglocs[0]` emit
            // `SUB dst, src` in place; otherwise the regalloc routed
            // through `_consider_lea` (consider_int_sub at
            // x86/regalloc.py) and produced a fresh result register,
            // and we must emit `LEA result_loc, [arglocs[0] - delta]`
            // — never `SUB dst, src`, which would corrupt `dst`'s stale
            // value (the bug seen in fannkuch as `q.int_items.ptr - 1`
            // landing in a fresh result register that previously held
            // the base pointer).  IntMul / IntAnd / IntOr / IntXor never
            // take the LEA path (regalloc.rs routes them through
            // `consider_binop_symm` which keeps result==arglocs[0]), so
            // a plain in-place op is correct for them.
            OpCode::IntSub => {
                if let (Some(Loc::Reg(dst)), Some(a0), Some(src)) =
                    (result_loc, arglocs.first(), arglocs.get(1))
                {
                    let same_as_lhs = matches!(a0, Loc::Reg(a) if a.value == dst.value);
                    if same_as_lhs {
                        self.emit_binop_reg_loc(op.opcode, dst.value, src);
                    } else {
                        match (a0, src) {
                            (Loc::Reg(a), Loc::Immed(i) | Loc::ImmedFloat(i)) => {
                                // regalloc.py — `_consider_lea` is guarded
                                // by `rx86.fits_in_32bits(-y.value)`. The
                                // wrapping negate matches PyPy `-y.value`;
                                // `y.value = 2147483648` is valid because
                                // disp32 = `-2147483648`. `i32::try_from`
                                // panics if the regalloc guard somehow let
                                // through a non-encodable value.
                                let v = i32::try_from(i.value.wrapping_neg()).expect(
                                    "IntSub LEA requires an immediate \
                                         encodable as signed disp32 after negation",
                                );
                                self.forget_if_scratch_written(dst.value);
                                rx86::lea_rm(&mut self.mc, dst.value, (a.value, v));
                            }
                            _ => panic!(
                                "IntSub: result_loc != arglocs[0] requires LEA form \
                                 (arglocs[0]=Reg, arglocs[1]=Immed); got a0={a0:?} src={src:?}",
                            ),
                        }
                    }
                }
            }
            OpCode::IntMul | OpCode::IntAnd | OpCode::IntOr | OpCode::IntXor => {
                if let (Some(Loc::Reg(dst)), Some(src)) = (result_loc, arglocs.get(1)) {
                    self.emit_binop_reg_loc(op.opcode, dst.value, src);
                }
            }
            // ── Unary integer (result in arglocs[0] register) ──
            OpCode::IntNeg => {
                if let Some(Loc::Reg(r)) = result_loc {
                    self.forget_if_scratch_written(r.value);
                    dynasm!(self.mc ; .arch x64 ; neg Rq(r.value));
                }
            }
            OpCode::IntInvert => {
                if let Some(Loc::Reg(r)) = result_loc {
                    self.forget_if_scratch_written(r.value);
                    dynasm!(self.mc ; .arch x64 ; not Rq(r.value));
                }
            }
            // ── Shifts ──
            OpCode::IntLshift | OpCode::IntRshift | OpCode::UintRshift => {
                if let (Some(Loc::Reg(dst)), Some(shift_loc)) = (result_loc, arglocs.get(1)) {
                    match shift_loc {
                        Loc::Immed(i) | Loc::ImmedFloat(i) => {
                            let sh = i.value as i8;
                            match op.opcode {
                                OpCode::IntLshift => {
                                    self.forget_if_scratch_written(dst.value);
                                    rx86::shl_ri(&mut self.mc, dst.value, i32::from(sh));
                                }
                                OpCode::IntRshift => {
                                    self.forget_if_scratch_written(dst.value);
                                    rx86::sar_ri(&mut self.mc, dst.value, i32::from(sh));
                                }
                                OpCode::UintRshift => {
                                    self.forget_if_scratch_written(dst.value);
                                    rx86::shr_ri(&mut self.mc, dst.value, i32::from(sh));
                                }
                                _ => {}
                            }
                        }
                        Loc::Reg(s) if s.value == 1 => match op.opcode {
                            OpCode::IntLshift => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; shl Rq(dst.value), cl);
                            }
                            OpCode::IntRshift => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; sar Rq(dst.value), cl);
                            }
                            OpCode::UintRshift => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; shr Rq(dst.value), cl);
                            }
                            _ => {}
                        },
                        _ => {
                            self.regalloc_mov(shift_loc, &Loc::Reg(crate::regloc::ECX));
                            match op.opcode {
                                OpCode::IntLshift => {
                                    self.forget_if_scratch_written(dst.value);
                                    dynasm!(self.mc ; .arch x64 ; shl Rq(dst.value), cl);
                                }
                                OpCode::IntRshift => {
                                    self.forget_if_scratch_written(dst.value);
                                    dynasm!(self.mc ; .arch x64 ; sar Rq(dst.value), cl);
                                }
                                OpCode::UintRshift => {
                                    self.forget_if_scratch_written(dst.value);
                                    dynasm!(self.mc ; .arch x64 ; shr Rq(dst.value), cl);
                                }
                                _ => {}
                            }
                        }
                    }
                }
            }
            // ── Integer comparisons ──
            // x86/assembler.py `_cmpop` + 1286 `flush_cc` parity.
            // When the regalloc picks `frame_reg` (rbp) as the result
            // sentinel, the comparison's outcome lives in the condition
            // flags and the following guard consumes it directly —
            // saving the SETcc + MOVZX (+ later TEST) per CompOp. The
            // result-in-register path emits the boolean materialisation
            // as before for cases where the value is also read by a
            // non-guard consumer.
            OpCode::IntLt
            | OpCode::IntLe
            | OpCode::IntGt
            | OpCode::IntGe
            | OpCode::IntEq
            | OpCode::IntNe
            | OpCode::UintLt
            | OpCode::UintLe
            | OpCode::UintGt
            | OpCode::UintGe
            | OpCode::PtrEq
            | OpCode::PtrNe
            | OpCode::InstancePtrEq
            | OpCode::InstancePtrNe => {
                let mut opcode = op.opcode;
                if arglocs.len() >= 2 {
                    // `cmp` reaches an immediate only on its right, so a
                    // constant on the left is moved through a scratch
                    // register first. Swapping the operands folds it back
                    // into the instruction, and the order the swap destroys
                    // is carried by `resoperation.py`'s reflex table.
                    let (cmp0, cmp1) = if matches!(arglocs[0], Loc::Immed(_) | Loc::ImmedFloat(_))
                        && !matches!(arglocs[1], Loc::Immed(_) | Loc::ImmedFloat(_))
                        && let Some(reflexed) = op.opcode.bool_reflex()
                    {
                        opcode = reflexed;
                        (&arglocs[1], &arglocs[0])
                    } else {
                        (&arglocs[0], &arglocs[1])
                    };
                    self.emit_cmp_loc_loc(cmp0, cmp1);
                }
                let cc = Self::opcode_to_cc(opcode);
                self.flush_cc(cc, result_loc);
            }
            OpCode::IntIsTrue => {
                if let Some(src) = arglocs.first() {
                    self.emit_test_loc(src);
                    self.flush_cc(CC_NE, result_loc);
                }
            }
            OpCode::IntIsZero => {
                if let Some(src) = arglocs.first() {
                    self.emit_test_loc(src);
                    self.flush_cc(CC_E, result_loc);
                }
            }
            OpCode::UintMulHigh => {
                if let Some(Loc::Reg(dst)) = result_loc {
                    if let Some(src) = arglocs.first() {
                        match src {
                            Loc::Reg(s) => {
                                dynasm!(self.mc ; .arch x64 ; mul Rq(s.value));
                            }
                            Loc::Frame(f) => {
                                rx86::mul_b(&mut self.mc, f.ebp_loc.value);
                            }
                            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                                self.load_scratch(i.value);
                                dynasm!(self.mc ; .arch x64 ; mul Rq(scratch));
                            }
                            other => panic!(
                                "UINT_MUL_HIGH: unhandled source {other:?} — no mul is \
                            emitted and edx:eax keep their previous values"
                            ),
                        }
                        if dst.value != crate::regloc::EDX.value {
                            self.forget_if_scratch_written(dst.value);
                            dynasm!(self.mc ; .arch x64 ; mov Rq(dst.value), rdx);
                        }
                    }
                }
            }
            OpCode::IntForceGeZero => {
                // genop_int_force_ge_zero: TEST src, src; MOV res, 0; CMOVNS res, src.
                // consider_int_force_ge_zero forbids the result from aliasing src:
                // MOV 0 would otherwise clobber the value CMOVNS reads.
                let (Some(src_loc), Some(Loc::Reg(res))) = (arglocs.first(), result_loc) else {
                    panic!(
                        "int_force_ge_zero: expected a source and a register result, \
                         got arglocs={arglocs:?} result={result_loc:?}"
                    );
                };
                let src = match src_loc {
                    Loc::Reg(s) => s.value,
                    Loc::Immed(i) | Loc::ImmedFloat(i) => {
                        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                        self.load_scratch(i.value);
                        scratch
                    }
                    other => {
                        let scratch = crate::regloc::X86_64_SCRATCH_REG;
                        self.regalloc_mov(other, &Loc::Reg(scratch));
                        scratch.value
                    }
                };
                if src == res.value {
                    panic!("int_force_ge_zero: result register aliases the source");
                }
                dynasm!(self.mc ; .arch x64 ; test Rq(src), Rq(src));
                self.forget_if_scratch_written(res.value);
                // mov(): MOV of 0 is MOV_riu32 (zero-extending), and it does not
                // clobber the flags TEST just set.
                rx86::mov_ri(&mut self.mc, res.value, 0);
                rx86::cmovns_rr(&mut self.mc, res.value, src);
            }
            OpCode::IntSignext => {
                // x86/assembler.py `genop_int_signext`: numbytes is an immediate,
                // and 1/2/4 select MOVSX8 / MOVSX16 / MOVSX32 (movsxd).
                let (Some(argloc), Some(numbytes_loc), Some(Loc::Reg(res))) =
                    (arglocs.first(), arglocs.get(1), result_loc)
                else {
                    panic!(
                        "int_signext: expected [arg, numbytes] and a register result, \
                         got arglocs={arglocs:?} result={result_loc:?}"
                    );
                };
                let (Loc::Immed(numbytes) | Loc::ImmedFloat(numbytes)) = numbytes_loc else {
                    panic!("int_signext: numbytes loc must be an immediate, got {numbytes_loc:?}");
                };
                let dst = res.value;
                match numbytes.value {
                    1 => match argloc {
                        Loc::Reg(src) => {
                            self.forget_if_scratch_written(dst);
                            dynasm!(self.mc ; .arch x64 ; movsx Rq(dst), Rb(src.value));
                        }
                        ebp_loc_pat!(slot) => {
                            let ofs = slot.value;
                            self.forget_if_scratch_written(dst);
                            rx86::movsx8_rm(&mut self.mc, dst, (rx86::EBP, ofs));
                        }
                        other => panic!("int_signext: unhandled arg {other:?}"),
                    },
                    2 => match argloc {
                        Loc::Reg(src) => {
                            self.forget_if_scratch_written(dst);
                            dynasm!(self.mc ; .arch x64 ; movsx Rq(dst), Rw(src.value));
                        }
                        ebp_loc_pat!(slot) => {
                            let ofs = slot.value;
                            self.forget_if_scratch_written(dst);
                            rx86::movsx16_rm(&mut self.mc, dst, (rx86::EBP, ofs));
                        }
                        other => panic!("int_signext: unhandled arg {other:?}"),
                    },
                    4 => match argloc {
                        Loc::Reg(src) => {
                            self.forget_if_scratch_written(dst);
                            dynasm!(self.mc ; .arch x64 ; movsxd Rq(dst), Rd(src.value));
                        }
                        ebp_loc_pat!(slot) => {
                            let ofs = slot.value;
                            self.forget_if_scratch_written(dst);
                            rx86::movsx32_rm(&mut self.mc, dst, (rx86::EBP, ofs));
                        }
                        other => panic!("int_signext: unhandled arg {other:?}"),
                    },
                    _ => panic!("bad number of bytes"),
                }
            }
            // ── Float binary ──
            OpCode::FloatAdd | OpCode::FloatSub | OpCode::FloatMul | OpCode::FloatTrueDiv => {
                // `_binaryop("ADDSD"|"SUBSD"|"MULSD"|"DIVSD")`: the instruction
                // reads `arglocs[1]` in place. `_consider_float_op` leaves that
                // operand as `xrm.loc` (register, frame, or `ConstFloatLoc`).
                if let (Some(dst_loc), Some(src_loc)) = (arglocs.first(), arglocs.get(1)) {
                    let Loc::Reg(dst) = *dst_loc else {
                        panic!(
                            "float binop arglocs[0] must be a register \
                             (_consider_float_op force_result_in_reg), got {dst_loc:?}"
                        );
                    };
                    let src = *src_loc;
                    match op.opcode {
                        OpCode::FloatAdd => self.emit_sd_src(
                            dst.value,
                            &src,
                            rx86::addsd_xx,
                            rx86::addsd_xb,
                            rx86::addsd_xm,
                            rx86::addsd_xj,
                        ),
                        OpCode::FloatSub => self.emit_sd_src(
                            dst.value,
                            &src,
                            rx86::subsd_xx,
                            rx86::subsd_xb,
                            rx86::subsd_xm,
                            rx86::subsd_xj,
                        ),
                        OpCode::FloatMul => self.emit_sd_src(
                            dst.value,
                            &src,
                            rx86::mulsd_xx,
                            rx86::mulsd_xb,
                            rx86::mulsd_xm,
                            rx86::mulsd_xj,
                        ),
                        OpCode::FloatTrueDiv => self.emit_sd_src(
                            dst.value,
                            &src,
                            rx86::divsd_xx,
                            rx86::divsd_xb,
                            rx86::divsd_xm,
                            rx86::divsd_xj,
                        ),
                        _ => {}
                    }
                }
            }
            OpCode::FloatNeg => {
                // genop_float_neg: XORPD against heap(float_const_neg_addr).
                // The sign mask from _build_float_constants flips ±0.0 and a NaN sign.
                if let Some(Loc::Reg(r)) = result_loc {
                    let addr = &FLOAT_CONST_NEG as *const AlignedPdConst as i64;
                    self.emit_pd_heap(r.value, addr, rx86::xorpd_xm, rx86::xorpd_xj);
                }
            }
            OpCode::FloatAbs => {
                // genop_float_abs: ANDPD against heap(float_const_abs_addr).
                // The mask clears the sign bit, so -0.0 becomes +0.0 and a NaN payload stays.
                if let Some(Loc::Reg(r)) = result_loc {
                    let addr = &FLOAT_CONST_ABS as *const AlignedPdConst as i64;
                    self.emit_pd_heap(r.value, addr, rx86::andpd_xm, rx86::andpd_xj);
                }
            }
            // ── Float comparisons ──
            OpCode::FloatLt
            | OpCode::FloatLe
            | OpCode::FloatEq
            | OpCode::FloatNe
            | OpCode::FloatGt
            | OpCode::FloatGe => {
                if let (Some(a_loc), Some(b_loc)) = (arglocs.first(), arglocs.get(1)) {
                    // `_cmpop_float`: `need_direct_p = 'A' not in cond` and
                    // `need_rev_p = 'A' not in rev_cond` (substring, so 'BE'
                    // does not contain 'A' and 'AE' does). The chosen UCOMISD
                    // keeps a non-register source; `_if_parity_clear_zero_and_carry`
                    // runs only when `need_p` is set.
                    let (cond, rev_cond, need_direct_p, need_rev_p) = match op.opcode {
                        OpCode::FloatLt => (CC_B, CC_A, true, false),
                        OpCode::FloatLe => (CC_BE, CC_AE, true, false),
                        OpCode::FloatEq => (CC_E, CC_E, true, true),
                        OpCode::FloatNe => (CC_NE, CC_NE, true, true),
                        OpCode::FloatGt => (CC_A, CC_B, false, true),
                        OpCode::FloatGe => (CC_AE, CC_BE, false, true),
                        _ => unreachable!("float compare opcode"),
                    };
                    let direct_case = if need_direct_p {
                        !b_loc.is_reg()
                    } else {
                        a_loc.is_reg()
                    };
                    let (lhs, rhs, checkcond, need_p) = if direct_case {
                        (*a_loc, *b_loc, cond, need_direct_p)
                    } else {
                        (*b_loc, *a_loc, rev_cond, need_rev_p)
                    };
                    let Loc::Reg(dst) = lhs else {
                        panic!(
                            "UCOMISD first operand must be RegLoc (_cmpop_float / \
                             _consider_float_cmp), got {lhs:?}"
                        );
                    };
                    self.emit_sd_src(
                        dst.value,
                        &rhs,
                        rx86::ucomisd_xx,
                        rx86::ucomisd_xb,
                        rx86::ucomisd_xm,
                        rx86::ucomisd_xj,
                    );
                    if need_p {
                        self.emit_if_parity_clear_zero_and_carry();
                    }
                    // `genop_cmp_float` ends in `flush_cc`, so a comparison
                    // whose only consumer is the next guard keeps its answer
                    // in the flags.
                    self.flush_cc(checkcond, result_loc);
                }
            }
            // ── Casts ──
            OpCode::CastIntToFloat => {
                if let (Some(src), Some(Loc::Reg(dst))) = (arglocs.first(), result_loc) {
                    let sr = match src {
                        Loc::Reg(s) => s.value,
                        _ => {
                            self.regalloc_mov(
                                src,
                                &Loc::Reg(crate::regloc::RegLoc::new(16, false)),
                            );
                            16
                        }
                    };
                    // cvtsi2sd preserves the destination's high 64 bits, so it
                    // carries a false dependency on the register's prior value.
                    // In a loop that reuses the same xmm, this serialises the
                    // conversion against the previous iteration. Break it with a
                    // zeroing idiom (eliminated at register rename, zero latency).
                    rx86::pxor_xx(&mut self.mc, dst.value, dst.value);
                    rx86::cvtsi2sd_xr(&mut self.mc, dst.value, sr);
                }
            }
            OpCode::CastFloatToInt => {
                if let (Some(Loc::Reg(src)), Some(Loc::Reg(dst))) = (arglocs.first(), result_loc) {
                    self.forget_if_scratch_written(dst.value);
                    rx86::cvttsd2si_rx(&mut self.mc, dst.value, src.value);
                }
            }
            // ── Same-as / identity ──
            OpCode::SameAsI
            | OpCode::SameAsR
            | OpCode::SameAsF
            | OpCode::CastOpaquePtr
            | OpCode::VirtualRefR
            | OpCode::ConvertFloatBytesToLonglong
            | OpCode::ConvertLonglongBytesToFloat => {
                if let (Some(src), Some(dst)) = (arglocs.first(), result_loc) {
                    self.regalloc_mov(src, dst);
                }
            }
            // `assembler.py genop_load_from_gc_table`: load the reference
            // constant from slot `index` of the table reserved at the start
            // of this code block (`reserve_gcref_table`), PC-relative. The
            // gc_table root walker forwards the slot in place, so each load
            // observes the relocated object.
            OpCode::LoadFromGcTable => {
                let (Some(Loc::Immed(idx) | Loc::ImmedFloat(idx)), Some(Loc::Reg(dst))) =
                    (arglocs.first(), result_loc)
                else {
                    panic!(
                        "LoadFromGcTable expects [Immed(index)] and a register result, \
                         got arglocs={arglocs:?} result={result_loc:?}"
                    );
                };
                let slot = *self
                    .gcref_table
                    .get(idx.value as usize)
                    .expect("LoadFromGcTable index inside the reserved gcref table");
                self.forget_if_scratch_written(dst.value);
                dynasm!(self.mc ; .arch x64 ; mov Rq(dst.value), [=>slot]);
            }
            // `assembler.py genop_cast_ptr_to_int = _genop_same_as`
            // / `:1529 genop_cast_int_to_ptr = _genop_same_as`.  PyPy's
            // x86 backend treats both casts as plain `mov` — the
            // AddressAsInt low-bit tag is a `blackhole.py bhimpl_cast_ptr_to_int`
            // interpreter-side software invariant, not a backend
            // codegen step.  Tagging at codegen would fold a fake odd
            // pointer back into the raw aligned-pointer space and
            // could collide with a real GC pointer.  `runner_test.py:
            // 1957 cast_int_to_ptr(-17) -> cast_ptr_to_int == -17`
            // expects strict identity through the compiled trace.
            OpCode::CastPtrToInt | OpCode::CastIntToPtr => {
                if let (Some(src), Some(dst)) = (arglocs.first(), result_loc) {
                    self.regalloc_mov(src, dst);
                }
            }
            // ── Memory loads: getfield pattern ──
            OpCode::GetfieldGcI
            | OpCode::GetfieldGcR
            | OpCode::GetfieldGcF
            | OpCode::GetfieldRawI
            | OpCode::GetfieldRawR
            | OpCode::GetfieldRawF
            | OpCode::ArraylenGc
            | OpCode::Strlen
            | OpCode::Unicodelen => {
                // regalloc.py `_consider_gc_load` parity: both
                // `base_loc = self.rm.make_sure_var_in_reg(op.getarg(0), args)`
                // and `result_loc = self.force_allocate_reg(op)` force
                // register materialisation — pyre's
                // `consider_getfield_j2` (regalloc.rs) does the
                // same.  Silently no-op'ing on a non-Reg base or result
                // would mask a regalloc bug (e.g. a fresh `GETFIELD_GC`
                // arm that forgot the `make_sure_var_in_reg` call), so
                // surface the invariant violation explicitly.
                let base = match arglocs.first() {
                    Some(Loc::Reg(r)) => *r,
                    other => panic!(
                        "GetfieldGc/Strlen/Unicodelen/ArraylenGc base must be Loc::Reg \
                         (regalloc.py:1156 make_sure_var_in_reg invariant), got {other:?}",
                    ),
                };
                let dst = match result_loc {
                    Some(Loc::Reg(r)) => *r,
                    other => panic!(
                        "GetfieldGc/Strlen/Unicodelen/ArraylenGc result_loc must be Loc::Reg \
                         (regalloc.py:1158 force_allocate_reg invariant), got {other:?}",
                    ),
                };
                let ofs = op.with_field_descr(|fd| fd.offset() as i32).unwrap_or(0);
                let field_size = op.with_field_descr(|fd| fd.field_size()).unwrap_or(8);
                if dst.is_xmm {
                    rx86::movsd_xm(&mut self.mc, dst.value, (base.value, ofs));
                } else {
                    match field_size {
                        1 => {
                            self.forget_if_scratch_written(dst.value);
                            rx86::movzx8_rm(&mut self.mc, dst.value, (base.value, ofs));
                        }
                        2 => {
                            self.forget_if_scratch_written(dst.value);
                            rx86::movzx16_rm(&mut self.mc, dst.value, (base.value, ofs));
                        }
                        4 => {
                            self.forget_if_scratch_written(dst.value);
                            rx86::movsx32_rm(&mut self.mc, dst.value, (base.value, ofs));
                        }
                        _ => {
                            // Word `mov`. For a `load_is_acquire` descr this
                            // aligned mov is the acquire load.
                            self.forget_if_scratch_written(dst.value);
                            rx86::mov_rm(&mut self.mc, dst.value, (base.value, ofs));
                        }
                    }
                }
            }
            // ── Memory loads: getarrayitem pattern ──
            OpCode::GetarrayitemGcI
            | OpCode::GetarrayitemGcR
            | OpCode::GetarrayitemGcF
            | OpCode::GetarrayitemGcPureI
            | OpCode::GetarrayitemGcPureR
            | OpCode::GetarrayitemGcPureF
            | OpCode::GetarrayitemRawI
            | OpCode::GetarrayitemRawR
            | OpCode::GetarrayitemRawF => {
                if let (Some(base_loc), Some(index_loc), Some(Loc::Reg(dst))) =
                    (arglocs.first(), arglocs.get(1), result_loc)
                {
                    let (base_size, item_size, signed) = op
                        .with_array_descr(|ad| {
                            (
                                ad.base_size() as i32,
                                ad.item_size() as i32,
                                op.opcode.result_type() == Type::Int && ad.is_item_signed(),
                            )
                        })
                        .unwrap_or((0, 8, false));
                    // A non-register base (a constant pointer from the green-pc
                    // inline dispatch reading `program[const]`, or a spilled
                    // Frame slot) is staged into rax below. Relocate an index
                    // already occupying rax so that staging cannot clobber it.
                    let base_in_reg = matches!(base_loc, Loc::Reg(_));
                    let index_reg = match index_loc {
                        Loc::Reg(r) if base_in_reg || r.value != crate::regloc::EAX.value => {
                            r.value
                        }
                        _ => {
                            self.regalloc_mov(
                                index_loc,
                                &Loc::Reg(crate::regloc::X86_64_SCRATCH_REG),
                            );
                            crate::regloc::X86_64_SCRATCH_REG.value
                        }
                    };
                    if item_size != 1 {
                        self.forget_if_scratch_written(index_reg);
                        rx86::imul_ri(&mut self.mc, index_reg, item_size);
                    }
                    // Resolve the base into a register. A Loc::Immed base
                    // (constant array pointer) previously failed the Loc::Reg
                    // pattern, so the address computation and load were skipped
                    // and dst kept a stale value (mirrors the GcLoad
                    // immediate-base handling below).
                    let base_reg = match base_loc {
                        Loc::Reg(r) => r.value,
                        _ => {
                            self.regalloc_mov(base_loc, &Loc::Reg(crate::regloc::EAX));
                            crate::regloc::EAX.value
                        }
                    };
                    if base_size != 0 {
                        rx86::lea_ra(
                            &mut self.mc,
                            rx86::EAX,
                            (i16::from(base_reg), index_reg, 0, base_size),
                        );
                    } else {
                        rx86::lea_ra(
                            &mut self.mc,
                            rx86::EAX,
                            (i16::from(base_reg), index_reg, 0, 0),
                        );
                    }
                    if dst.is_xmm {
                        dynasm!(self.mc ; .arch x64 ; movsd Rx(dst.value), [rax]);
                    } else {
                        match item_size {
                            1 if signed => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; movsx Rq(dst.value), BYTE [rax])
                            }
                            1 => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; movzx Rq(dst.value), BYTE [rax]);
                            }
                            2 if signed => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; movsx Rq(dst.value), WORD [rax])
                            }
                            2 => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; movzx Rq(dst.value), WORD [rax]);
                            }
                            4 if signed => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; movsxd Rq(dst.value), DWORD [rax])
                            }
                            4 => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; mov Rd(dst.value), [rax]);
                            }
                            _ => {
                                self.forget_if_scratch_written(dst.value);
                                dynasm!(self.mc ; .arch x64 ; mov Rq(dst.value), [rax]);
                            }
                        }
                    }
                }
            }
            // ── Memory stores: opassembler.rs emit_op_setfield_regalloc ──
            OpCode::SetfieldGc | OpCode::SetfieldRaw => {
                // `rewrite.rs transform_to_gc_load` lowers both opcodes to
                // GC_STORE / GC_STORE_INDEXED through `emit_gc_store_or_indexed`
                // before the regalloc ever sees them, and `consider_setfield_j2`
                // force-allocates a register for every non-constant base, so the
                // only shape that could reach the else arm is a constant base on
                // an op the rewriter did not consume.  Emitting it from
                // `resolve_opref` would read whichever slot the lifetime's
                // end-of-allocation `current_frame_loc` happens to name and
                // clobber rax/rcx behind the regalloc's back; decline instead.
                let [base_loc, val_loc] = arglocs else {
                    panic!(
                        "{:?} expects two regalloc locations, got {arglocs:?}",
                        op.opcode,
                    );
                };
                let Loc::Reg(base) = base_loc else {
                    panic!(
                        "{:?} reached the backend with a non-register base {base_loc:?} \
                         — `rewrite.rs transform_to_gc_load` must have consumed it",
                        op.opcode,
                    );
                };
                let ofs = op.with_field_descr(|fd| fd.offset() as i32).unwrap_or(0);
                let field_size = op.with_field_descr(|fd| fd.field_size()).unwrap_or(8);
                self.emit_op_setfield_regalloc(base, val_loc, ofs, field_size);
            }
            // arglocs = [base_loc, ofs_loc, res_loc, imm(nsize)].
            // `base_loc` may be Loc::Immed when the load is from a
            // constant pointer (e.g. `GcLoadI(jfi_descr_ptr, 8, 8)` for
            // the JITFRAME size in CallMallocNurseryVarsizeFrame).
            // llsupport/regalloc.py return_constant returns the
            // bare Loc::Immed in that case and the assembler is
            // responsible for materializing it. Mirror aarch64 by
            // staging the constant through the scratch register (R11);
            // dropping the load left the destination register holding
            // stale heap pointers, which the varsize-frame slowpath
            // then dereferenced as an allocation size and tripped a
            // multi-terabyte OOM (fib_recursive on x86).
            OpCode::GcLoadI
            | OpCode::GcLoadR
            | OpCode::GcLoadF
            | OpCode::RawLoadI
            | OpCode::RawLoadF => {
                if let Some(ofs_loc) = arglocs.get(1) {
                    let dst = match arglocs.get(2) {
                        Some(Loc::Reg(r)) => r,
                        _ => match result_loc {
                            Some(Loc::Reg(r)) => r,
                            _ => return,
                        },
                    };
                    let nsize = match arglocs.get(3) {
                        Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => i.value,
                        _ => op
                            .with_array_descr(|ad| {
                                let s = ad.item_size() as i64;
                                if ad.is_item_signed() { -s } else { s }
                            })
                            .unwrap_or(8),
                    };
                    match arglocs.first() {
                        Some(Loc::Reg(base)) => {
                            self.emit_op_gcload_regalloc(base, ofs_loc, dst, nsize);
                        }
                        Some(Loc::Immed(base_i) | Loc::ImmedFloat(base_i)) => {
                            let scratch = crate::regloc::X86_64_SCRATCH_REG;
                            // regalloc.rs materializes out-of-range
                            // offsets into LARGE_IMM_SCRATCH (R11). If
                            // we land in that case while base is also
                            // an immediate we cannot share R11.
                            if let Loc::Reg(r) = ofs_loc {
                                assert!(
                                    r.value != scratch.value,
                                    "GcLoad: base=Immed and ofs already occupies R11",
                                );
                            }
                            // `addr_add_const(base_loc, ofs)` on an
                            // immediate base is an absolute address,
                            // reached through `_addr_as_reg_offset`.
                            if let Loc::Immed(o) | Loc::ImmedFloat(o) = ofs_loc {
                                let (_, disp) =
                                    self.addr_as_reg_offset(base_i.value.wrapping_add(o.value));
                                let abs_size = nsize.unsigned_abs() as usize;
                                self.emit_gcload_sized(
                                    &scratch,
                                    disp,
                                    None,
                                    dst,
                                    abs_size,
                                    nsize < 0,
                                );
                            } else {
                                self.load_scratch(base_i.value);
                                self.emit_op_gcload_regalloc(&scratch, ofs_loc, dst, nsize);
                            }
                        }
                        other => {
                            panic!("GcLoad base_loc must be Loc::Reg or Loc::Immed, got {other:?}",)
                        }
                    }
                }
            }
            // ── GC store / raw store: opassembler.rs emit_op_gcstore_regalloc ──
            // arglocs = [value_loc, base_loc, ofs_loc, size_loc].
            // value_loc may be Loc::Immed when the source is a Const
            // (llsupport/regalloc.py return_constant), so the emitter
            // must materialize it before the store — silently dropping
            // such writes left newly-allocated objects without vtables
            // and triggered downstream GuardClass failures.
            OpCode::GcStore | OpCode::RawStore => {
                let (value_loc, base_loc, ofs_loc, size_loc) = match arglocs {
                    [v, b, o, s] => (v, b, o, s),
                    _ => panic!(
                        "GcStore arglocs must be [value, base, ofs, size] (got {} locs)",
                        arglocs.len(),
                    ),
                };
                let base = match base_loc {
                    Loc::Reg(r) => r,
                    other => panic!(
                        "GcStore base_loc must be Loc::Reg (regalloc contract), got {other:?}",
                    ),
                };
                let size = match size_loc {
                    Loc::Immed(i) | Loc::ImmedFloat(i) => i.value.unsigned_abs() as usize,
                    other => panic!(
                        "GcStore size_loc must be Loc::Immed (regalloc contract), got {other:?}",
                    ),
                };
                match value_loc {
                    Loc::Reg(val) => {
                        self.emit_op_gcstore_regalloc(base, ofs_loc, val, size);
                    }
                    Loc::ImmedFloat(val_imm) if size == 4 => {
                        let gpr = crate::regloc::X86_64_SCRATCH_REG.value;
                        let xmm = crate::regloc::X86_64_XMM_SCRATCH_REG;
                        self.forget_if_scratch_written(gpr);
                        rx86::mov_ri(&mut self.mc, gpr, val_imm.value);
                        rx86::movdq_xr(&mut self.mc, xmm.value, gpr);
                        self.emit_op_gcstore_regalloc(base, ofs_loc, &xmm, size);
                    }
                    Loc::Immed(val_imm) | Loc::ImmedFloat(val_imm) => {
                        self.emit_op_gcstore_imm_regalloc(base, ofs_loc, val_imm.value, size);
                    }
                    other => {
                        panic!("GcStore value_loc must be Loc::Reg or Loc::Immed, got {other:?}")
                    }
                }
            }
            // ── x86/assembler.py genop_discard_gc_store_indexed ──
            // `base_loc, ofs_loc, value_loc, factor_loc, offset_loc, size_loc = arglocs`.
            // `dest_addr = AddressLoc(base_loc, ofs_loc, scale=get_scale(factor_loc.value), disp=offset_loc.value)`
            // emits `[base + ofs * 2**scale + disp]`. `load_supported_factors =
            // (1, 2, 4, 8)` (x86/runner.py:31), so the rewriter passes raw
            // byte strides in that set straight through here and the native
            // SIB scaled-index addressing does the multiply. Any other factor
            // must have been pre-scaled away in `cpu_simplify_scale`.
            OpCode::GcStoreIndexed => {
                if let (Some(Loc::Reg(base)), Some(Loc::Reg(ofs_reg)), Some(value_loc)) =
                    (arglocs.first(), arglocs.get(1), arglocs.get(2))
                {
                    let factor = match arglocs.get(3) {
                        Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => i.value,
                        _ => 1,
                    };
                    let offset = match arglocs.get(4) {
                        Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => i.value as i32,
                        _ => 0,
                    };
                    let size = match arglocs.get(5) {
                        Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => i.value.unsigned_abs() as usize,
                        _ => 8,
                    };

                    // Dynasm's `*N` operand is a compile-time literal, so the
                    // runtime factor is dispatched to four parallel emitters.
                    // Each inner `emit` closure receives the ready-to-use
                    // (base, ofs, scale, disp) triple as explicit dynasm
                    // syntax. `factor == 1` drops the `*1` token because
                    // dynasm emits a tighter encoding without it.
                    // Immediate stores stage the value through
                    // `X86_64_SCRATCH_REG` (r11).  `r0`/rax is in the GPR
                    // allocation pool (x86/regalloc.rs), so using it as
                    // the scratch here would silently clobber `base.value`
                    // or `ofs_reg.value` whenever regalloc assigned them
                    // to EAX.  Upstream `save_into_mem` emits `MOV [mem],
                    // imm` directly (assembler.py:1671); dynasm-rs does
                    // not accept an immediate operand in the scaled-index
                    // `mov` template, so we stage through the dedicated
                    // non-allocatable scratch register instead.
                    macro_rules! emit_store_scaled {
                        ($shift:expr) => {{
                            let addr = (
                                i16::from(base.value),
                                ofs_reg.value,
                                $shift,
                                offset,
                            );
                            match value_loc {
                                Loc::Reg(val) if val.is_xmm && size == 4 => {
                                    let scratch = crate::regloc::X86_64_XMM_SCRATCH_REG.value;
                                    rx86::cvtsd2ss_xx(&mut self.mc, scratch, val.value);
                                    rx86::movss_ax(&mut self.mc, addr, scratch);
                                }
                                Loc::Reg(val) if val.is_xmm => {
                                    rx86::movsd_ax(&mut self.mc, addr, val.value);
                                }
                                Loc::Reg(val) => match size {
                                    1 => rx86::mov8_ar(&mut self.mc, addr, val.value),
                                    2 => rx86::mov16_ar(&mut self.mc, addr, val.value),
                                    4 => rx86::mov32_ar(&mut self.mc, addr, val.value),
                                    _ => rx86::mov_ar(&mut self.mc, addr, val.value),
                                },
                                Loc::ImmedFloat(i) if size == 4 => {
                                    let gpr = crate::regloc::X86_64_SCRATCH_REG.value;
                                    let xmm = crate::regloc::X86_64_XMM_SCRATCH_REG.value;
                                    self.forget_if_scratch_written(gpr);
                                    rx86::mov_ri(&mut self.mc, gpr, i.value);
                                    rx86::movdq_xr(&mut self.mc, xmm, gpr);
                                    rx86::cvtsd2ss_xx(&mut self.mc, xmm, xmm);
                                    rx86::movss_ax(&mut self.mc, addr, xmm);
                                }
                                Loc::Immed(i) | Loc::ImmedFloat(i) => {
                                    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                                    self.load_scratch(i.value);
                                    match size {
                                        1 => rx86::mov8_ar(&mut self.mc, addr, scratch),
                                        2 => rx86::mov16_ar(&mut self.mc, addr, scratch),
                                        4 => rx86::mov32_ar(&mut self.mc, addr, scratch),
                                        _ => rx86::mov_ar(&mut self.mc, addr, scratch),
                                    }
                                }
                                other => panic!(
                                    "emit_store_scaled: unhandled value location {other:?} — no store \
                                is emitted"
                                ),
                            }
                        }};
                    }
                    macro_rules! emit_store_unscaled {
                        () => {{
                            let addr = (i16::from(base.value), ofs_reg.value, 0, offset);
                            match value_loc {
                                Loc::Reg(val) if val.is_xmm => {
                                    rx86::movsd_ax(&mut self.mc, addr, val.value);
                                }
                                Loc::Reg(val) => match size {
                                    1 => rx86::mov8_ar(&mut self.mc, addr, val.value),
                                    2 => rx86::mov16_ar(&mut self.mc, addr, val.value),
                                    4 => rx86::mov32_ar(&mut self.mc, addr, val.value),
                                    _ => rx86::mov_ar(&mut self.mc, addr, val.value),
                                },
                                Loc::Immed(i) | Loc::ImmedFloat(i) => {
                                    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                                    self.load_scratch(i.value);
                                    match size {
                                        1 => rx86::mov8_ar(&mut self.mc, addr, scratch),
                                        2 => rx86::mov16_ar(&mut self.mc, addr, scratch),
                                        4 => rx86::mov32_ar(&mut self.mc, addr, scratch),
                                        _ => rx86::mov_ar(&mut self.mc, addr, scratch),
                                    }
                                }
                                other => panic!(
                                    "emit_store_unscaled: unhandled value location {other:?} — no store \
                                is emitted"
                                ),
                            }
                        }};
                    }
                    match factor {
                        1 => emit_store_unscaled!(),
                        2 => emit_store_scaled!(1),
                        4 => emit_store_scaled!(2),
                        8 => emit_store_scaled!(3),
                        other => panic!(
                            "x86 GcStoreIndexed: unsupported factor {other}; \
                             load_supported_factors = (1, 2, 4, 8)"
                        ),
                    }
                }
            }
            // ── x86/assembler.py _genop_gc_load_indexed ──
            // Line-by-line port:
            //   base_loc, ofs_loc, scale_loc, offset_loc, size_loc, sign_loc = arglocs
            //   scale = get_scale(scale_loc.value)
            //   src_addr = addr_add(base_loc, ofs_loc, offset_loc.value, scale)
            //   self.load_from_mem(resloc, src_addr, size_loc, sign_loc)
            //
            // The regalloc passes the raw byte stride in `scale_loc`
            // (x86/regalloc.py:1184); `get_scale` converts 1/2/4/8 →
            // 0/1/2/3 SIB exponents. PyPy keeps the (1,2,4,8) check
            // implicit through `valid_addressing_size`; we surface the
            // unsupported factors as a panic to keep miscompiles loud.
            //
            // KNOWN ISSUE: this emission triggers a timing-dependent
            // segfault on `spectral_norm`-style traces (function call +
            // many iterations + later loop). Adding any eprintln in the
            // dispatch hides the bug, so it is likely a stale
            // base-array pointer surviving a minor GC during the inline
            // jitframe-alloc fast path.
            OpCode::GcLoadIndexedI | OpCode::GcLoadIndexedR | OpCode::GcLoadIndexedF => {
                let (base_loc, ofs_loc, scale_loc, offset_loc, size_loc, sign_loc) = match arglocs {
                    [b, o, sc, of, sz, sg] => (b, o, sc, of, sz, sg),
                    _ => panic!(
                        "GcLoadIndexed arglocs must be [base, ofs, scale, offset, size, sign] (got {} locs)",
                        arglocs.len(),
                    ),
                };
                let base = match base_loc {
                    Loc::Reg(r) => r,
                    other => panic!(
                        "GcLoadIndexed base_loc must be Loc::Reg (regalloc contract), got {other:?}",
                    ),
                };
                let ofs_reg = match ofs_loc {
                    Loc::Reg(r) => r,
                    other => panic!(
                        "GcLoadIndexed ofs_loc must be Loc::Reg (regalloc contract), got {other:?}",
                    ),
                };
                let factor = match scale_loc {
                    Loc::Immed(i) | Loc::ImmedFloat(i) => i.value,
                    other => panic!(
                        "GcLoadIndexed scale_loc must be Loc::Immed (regalloc contract), got {other:?}",
                    ),
                };
                let offset = match offset_loc {
                    Loc::Immed(i) | Loc::ImmedFloat(i) => i.value as i32,
                    other => panic!(
                        "GcLoadIndexed offset_loc must be Loc::Immed (regalloc contract), got {other:?}",
                    ),
                };
                let size = match size_loc {
                    Loc::Immed(i) | Loc::ImmedFloat(i) => i.value as usize,
                    other => panic!(
                        "GcLoadIndexed size_loc must be Loc::Immed (regalloc contract), got {other:?}",
                    ),
                };
                let sign = match sign_loc {
                    Loc::Immed(i) | Loc::ImmedFloat(i) => i.value != 0,
                    other => panic!(
                        "GcLoadIndexed sign_loc must be Loc::Immed (regalloc contract), got {other:?}",
                    ),
                };
                let dst = match result_loc {
                    Some(Loc::Reg(r)) => r,
                    other => panic!("GcLoadIndexed result_loc must be Loc::Reg, got {other:?}",),
                };

                // assembler.py `load_from_mem`: dispatch by (resloc.is_xmm,
                // size, sign). PyPy's `addr_add` returns `AddressLoc(base,
                // ofs, scale, disp)` which the encoder materializes as a
                // SIB scaled-index addressing mode straight on the MOV
                // template. dynasm-rs requires the SIB scale as a literal
                // at macro expansion time, so we dispatch (factor, size,
                // sign) through a `match` arm — functionally identical to
                // PyPy's single `mc.MOV*(resloc, src_addr)` once the
                // factor is bound. xmm targets always use MOVSD per
                // load_from_mem:1649; integer targets pick MOV /
                // MOVZX{8,16} / MOVSX{8,16,32} based on size+sign.
                // assembler.py load_from_mem allows WORD, 1, 2, and
                // (x86_64) 4; any other size is `not_implemented`.
                macro_rules! emit_load_scaled {
                    ($shift:expr) => {{
                        let addr = (i16::from(base.value), ofs_reg.value, $shift, offset);
                        if dst.is_xmm {
                            rx86::movsd_xa(&mut self.mc, dst.value, addr);
                        } else {
                            match size {
                                1 => {
                                    if sign {
                                        self.forget_if_scratch_written(dst.value);
                                        rx86::movsx8_ra(&mut self.mc, dst.value, addr);
                                    } else {
                                        self.forget_if_scratch_written(dst.value);
                                        rx86::movzx8_ra(&mut self.mc, dst.value, addr);
                                    }
                                }
                                2 => {
                                    if sign {
                                        self.forget_if_scratch_written(dst.value);
                                        rx86::movsx16_ra(&mut self.mc, dst.value, addr);
                                    } else {
                                        self.forget_if_scratch_written(dst.value);
                                        rx86::movzx16_ra(&mut self.mc, dst.value, addr);
                                    }
                                }
                                4 => {
                                    if sign {
                                        self.forget_if_scratch_written(dst.value);
                                        rx86::movsx32_ra(&mut self.mc, dst.value, addr);
                                    } else {
                                        self.forget_if_scratch_written(dst.value);
                                        rx86::mov32_ra(&mut self.mc, dst.value, addr);
                                    }
                                }
                                8 => {
                                    self.forget_if_scratch_written(dst.value);
                                    rx86::mov_ra(&mut self.mc, dst.value, addr);
                                }
                                other => {
                                    panic!("load_from_mem: size {other} not in {{1, 2, 4, WORD}}")
                                }
                            }
                        }
                    }};
                }
                macro_rules! emit_load_unscaled {
                    () => {{
                        emit_load_scaled!(0);
                    }};
                }
                match factor {
                    1 => emit_load_unscaled!(),
                    2 => emit_load_scaled!(1),
                    4 => emit_load_scaled!(2),
                    8 => emit_load_scaled!(3),
                    other => panic!(
                        "x86 GcLoadIndexed: unsupported factor {other}; \
                         load_supported_factors = (1, 2, 4, 8)"
                    ),
                }
            }
            // `rewrite.py transform_to_gc_load` lowers SETARRAYITEM_GC to
            // GC_STORE_INDEXED (after `handle_write_barrier_setarrayitem`)
            // for every compiled loop, so the backend has no handler for it.
            OpCode::SetarrayitemGc => {
                panic!("dynasm: SetarrayitemGc must have been lowered by rewrite_ops_for_gc");
            }
            OpCode::SetarrayitemRaw => {
                if let (Some(Loc::Reg(base)), Some(index_loc), Some(value_loc)) =
                    (arglocs.first(), arglocs.get(1), arglocs.get(2))
                {
                    let (base_size, item_size) = op
                        .with_array_descr(|ad| (ad.base_size() as i32, ad.item_size() as i32))
                        .unwrap_or((0, 8));
                    let index_reg = crate::regloc::X86_64_SCRATCH_REG.value;
                    // r11 is already the computed destination address here.
                    // Stage non-register values through a saved GPR: r12 is
                    // allocatable on x86-64, so using SCRATCH_REG_2 would
                    // clobber live regalloc state.
                    let value_reg = crate::regloc::EAX.value;

                    self.regalloc_mov(
                        index_loc,
                        &Loc::Reg(crate::regloc::RegLoc::new(index_reg, false)),
                    );
                    if item_size != 1 {
                        self.forget_if_scratch_written(index_reg);
                        rx86::imul_ri(&mut self.mc, index_reg, item_size);
                    }
                    if base_size != 0 {
                        self.forget_if_scratch_written(index_reg);
                        rx86::add_ri(&mut self.mc, index_reg, base_size);
                    }
                    self.forget_if_scratch_written(index_reg);
                    dynasm!(self.mc ; .arch x64 ; add Rq(index_reg), Rq(base.value));

                    match value_loc {
                        Loc::Reg(val) if val.is_xmm => {
                            rx86::movsd_mx(&mut self.mc, (index_reg, 0), val.value);
                        }
                        Loc::Reg(val) => match item_size {
                            1 => rx86::mov8_mr(&mut self.mc, (index_reg, 0), val.value),
                            2 => rx86::mov16_mr(&mut self.mc, (index_reg, 0), val.value),
                            4 => rx86::mov32_mr(&mut self.mc, (index_reg, 0), val.value),
                            _ => rx86::mov_mr(&mut self.mc, (index_reg, 0), val.value),
                        },
                        _ => {
                            dynasm!(self.mc ; .arch x64 ; push rax);
                            self.regalloc_mov(
                                value_loc,
                                &Loc::Reg(crate::regloc::RegLoc::new(value_reg, false)),
                            );
                            match item_size {
                                1 => rx86::mov8_mr(&mut self.mc, (index_reg, 0), value_reg),
                                2 => rx86::mov16_mr(&mut self.mc, (index_reg, 0), value_reg),
                                4 => rx86::mov32_mr(&mut self.mc, (index_reg, 0), value_reg),
                                _ => rx86::mov_mr(&mut self.mc, (index_reg, 0), value_reg),
                            }
                            dynasm!(self.mc ; .arch x64 ; pop rax);
                        }
                    }
                }
            }
            // ── Control flow ──
            OpCode::Jump => {
                let descr_arc = op.getdescr();
                let jump_descr = descr_arc.as_ref().and_then(|d| d.as_loop_target_descr());
                let target_arglocs = jump_descr
                    .map(|descr| {
                        descr
                            .target_arglocs()
                            .into_iter()
                            .map(|loc| loc_from_target_argloc(&loc))
                            .collect::<Vec<_>>()
                    })
                    .unwrap_or_default();
                let mut src_locations1 = Vec::new();
                let mut dst_locations1 = Vec::new();
                let mut src_locations2 = Vec::new();
                let mut dst_locations2 = Vec::new();
                // x86/regalloc.py:1287: assert len(arglocs) == jump_op.numargs()
                // RPython enforces arity equality at regalloc time;
                // the assembler never sees surplus args.
                let remap_count = if target_arglocs.is_empty() {
                    arglocs.len()
                } else {
                    assert_eq!(
                        arglocs.len(),
                        target_arglocs.len(),
                        "JUMP args ({}) != target LABEL args ({})",
                        arglocs.len(),
                        target_arglocs.len(),
                    );
                    target_arglocs.len()
                };
                for (i, src_loc) in arglocs[..remap_count].iter().enumerate() {
                    // One classification, two consumers. It picks the location
                    // set the pair rides — set 2 carries the floats and gets
                    // the float scratch — and, when the destination has to be
                    // synthesized below, the kind of the slot itself.
                    // Hard-coding the slot's kind instead described a slot the
                    // value never lands in: `regalloc_push` / `regalloc_pop`
                    // read exactly this field to choose their scratch
                    // register, and `loc_width` reads it for the width.
                    //
                    // `ebp_loc_pat!` rather than `Loc::Frame` alone because a
                    // frame-pointer location has two spellings and both carry
                    // `is_float` (`regloc.py class FrameLoc(RawEbpLoc)`);
                    // naming one sent the other to the integer set.
                    let is_float = match src_loc {
                        Loc::Reg(r) => r.is_xmm,
                        ebp_loc_pat!(e) => e.is_float,
                        // `ConstFloatLoc.is_float` — the pool address rides the
                        // float remap, which moves it with `MOVSD`.
                        Loc::ConstFloat(_) => true,
                        // An immediate is re-materialized into whichever set
                        // its destination is in, and an address is not a legal
                        // parallel-move operand at all.
                        _ => false,
                    };
                    let dst_loc = if i < target_arglocs.len() {
                        target_arglocs[i]
                    } else {
                        // The canonical base for a frame position, the
                        // one `FrameManager` was built with
                        // (`get_baseofs_of_frame_field`). Passing 0 here named
                        // a slot `FIRST_ITEM_OFFSET` bytes below the one the
                        // regalloc means by the same position, so a source and
                        // this destination could denote the same value and
                        // different storage.
                        let base_ofs = crate::jitframe::FIRST_ITEM_OFFSET as i32;
                        let dst_ofs = crate::regalloc::get_ebp_ofs(base_ofs, i);
                        Loc::Frame(crate::regloc::FrameLoc::new(i, dst_ofs, is_float))
                    };
                    let (srcs, dsts) = if is_float {
                        (&mut src_locations2, &mut dst_locations2)
                    } else {
                        (&mut src_locations1, &mut dst_locations1)
                    };
                    srcs.push(*src_loc);
                    dsts.push(dst_loc);
                }
                let tmpreg1 = Loc::Reg(crate::regloc::X86_64_SCRATCH_REG);
                let tmpreg2 = Loc::Reg(crate::regloc::XMM15);
                if majit_ir::debug::have_debug_prints() {
                    let _s = majit_ir::debug::scope("jit-backend");
                    majit_ir::debug::debug_print(&format!(
                        "Jump remap: {} int src→dst, {} float src→dst",
                        src_locations1.len(),
                        src_locations2.len()
                    ));
                    for (i, (s, d)) in src_locations1.iter().zip(dst_locations1.iter()).enumerate()
                    {
                        majit_ir::debug::debug_print(&format!("  int[{i}]: {s:?} → {d:?}"));
                    }
                }
                crate::jump::remap_frame_layout_mixed(
                    self,
                    &src_locations1,
                    &dst_locations1,
                    tmpreg1,
                    &src_locations2,
                    &dst_locations2,
                    tmpreg2,
                );
                if let Some(label) = loop_target_id(op)
                    .and_then(|k| self.target_tokens_currently_compiling.get(&k).copied())
                {
                    dynasm!(self.mc ; .arch x64 ; jmp =>label);
                    self.forget_after_call_or_jmp();
                } else if let (Some(descr_ref), Some(descr)) = (descr_arc.as_ref(), jump_descr) {
                    let target = descr.ll_loop_code();
                    // External JUMP: direct JMP to target loop code.
                    // assembler.py:2461 mc.JMP(imm(target)) — PyPy's
                    // `LocationCodeBuilder._addr_as_reg_offset` (regloc.py)
                    // stages a 64-bit absolute target through
                    // `X86_64_SCRATCH_REG = r11`, never RAX.  Using RAX
                    // here clobbers the loop-carried Ref that the
                    // regalloc bound to it: a bridge whose body
                    // succeeds and rejoins the trace loop returns with
                    // RAX = `target` (a code address), and the next
                    // iteration's GuardClass(RAX) then misreads RAX as
                    // a Ref and SEGVs when it dereferences trace + 0x1B3
                    // expecting a class pointer.
                    // assembler.py:1003-1008 `_assemble`: record the target
                    // loop's frame depth so this trace's frame grows to fit it.
                    if target < MIN_RELOCATED_JUMP_TARGET {
                        self.unrelocated_jump_target =
                            Some((target, majit_ir::descr_identity(descr_ref)));
                    } else {
                        self.jump_target_frame_depth =
                            self.jump_target_frame_depth.max(descr.target_frame_depth());
                        let addr = target as i64;
                        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                        self.load_scratch(addr);
                        dynasm!(self.mc ; .arch x64
                                                    ; jmp Rq(scratch)

                        );
                        self.forget_after_call_or_jmp();
                    }
                }
            }
            OpCode::Finish => {
                // RPython: genop_finish stores result at jf_frame[0] (base_ofs),
                // writes descr ptr to jf_descr, then calls _call_footer.
                // arglocs[0] = result location (if any)
                let fail_arg_types = self.infer_fail_arg_types(op, Some(op_index));
                let result_type = if fail_arg_types.is_empty() {
                    Type::Void
                } else {
                    fail_arg_types[0]
                };
                // `compile.py` ExitFrameWithExceptionDescrRef identity:
                // route to the metainterp `exit_frame_with_exception_descr_ref`
                // when the FINISH was emitted for
                // `pyjitpl.py compile_exit_frame_with_exception`.  The
                // runtime classifier (`runner.rs::find_descr_by_ptr`) then
                // dispatches into `jitexc.ExitFrameWithExceptionRef` rather
                // than `jitexc.DoneWithThisFrame*`.
                let is_exit_exc = op
                    .with_fail_descr(|fd| fd.is_exit_frame_with_exception())
                    .unwrap_or(false);
                let global_descr_ptr = if is_exit_exc {
                    self.exit_frame_with_exception_descr_ref_ptr()
                } else {
                    self.done_with_this_frame_descr_ptr_for_type(result_type)
                };
                // FINISH op exit (DoneWithThisFrame* / ExitFrameWithExceptionDescr).
                // `compile.py` skips these — not a `ResumeDescr`.
                // `genop_finish` (assembler.py) stamps the
                // metainterp singleton directly into `jf_descr` via the GC
                // table index; pyre's runtime classifier (`runner.rs::
                // find_descr_by_ptr` lines 1115-1151) short-circuits the
                // FINISH/Exit/Propagate ptrs to the cpu-attached singleton
                // before consulting the registry, so the per-emission
                // wrapper has no jf_descr role.  Push the singleton Arc
                // directly.  Test scaffolds must attach singletons (via
                // `attach_default_test_descrs` or `MetaInterp::new` per
                // `pyjitpl.py finish_setup`) before emitting FINISH.
                let descr: majit_ir::DescrRef = if is_exit_exc {
                    self.cpu_handle
                        .read()
                        .exit_frame_with_exception_descr_ref
                        .clone()
                } else {
                    self.done_with_this_frame_descr_arc_for_type(result_type)
                }
                .expect(
                    "FINISH emission requires cpu-attached singleton — \
                     call `attach_default_test_descrs` or use `MetaInterp::new`",
                );

                // Store result to jf_frame[0]
                if let Some(result) = arglocs.first() {
                    let slot0 = Loc::Frame(crate::regloc::FrameLoc::new(
                        0,
                        crate::jitframe::FIRST_ITEM_OFFSET as i32,
                        result_type == Type::Float,
                    ));
                    self.regalloc_mov(result, &slot0);
                }

                // Store descr ptr to jf_descr.
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                self.load_scratch(global_descr_ptr);
                rx86::mov_br(&mut self.mc, JF_DESCR_OFS, scratch);

                if result_type == Type::Ref {
                    if let Some(gcmap) = self.finish_gcmap {
                        gcmap_set_bit(gcmap, 0);
                        self.push_gcmap(gcmap);
                    } else {
                        self.push_gcmap(self.gcmap_for_finish);
                    }
                } else if let Some(gcmap) = self.finish_gcmap {
                    self.push_gcmap(gcmap);
                } else {
                    self.pop_gcmap();
                }

                self._call_footer();
                // Singleton: jf_descr bakes the cpu-attached `global_descr_ptr`,
                // not the cell pointer.  `handle_fail_done_with_this_frame`
                // and `handle_fail_exit_frame_with_exception` match by
                // ptr-equality on the singleton, so the cell only carries
                // the keep-alive identity for `clt.asmmemmgr_gcreftracers`.
                self.fail_descrs.push(descr.clone());
            }
            OpCode::Label => {
                let label = self.mc.new_dynamic_label();
                let descr_arc = op.getdescr();
                let label_descr = descr_arc.as_ref().and_then(|d| d.as_loop_target_descr());
                if label_descr.is_some() {
                    // `regalloc.py consider_label` calls `flush_loop` before
                    // binding: 16-byte alignment, and `min_bytes_before_label`
                    // so a `GUARD_NOT_INVALIDATED` patch or
                    // `redirect_call_assembler` cannot land on the target.
                    self.flush_loop();
                }
                if majit_ir::debug::have_debug_prints() {
                    majit_ir::debug::log_one(
                        "jit-backend",
                        &format!("LABEL: new DynamicLabel({label:?})"),
                    );
                }
                self.forget_scratch_register();
                dynasm!(self.mc ; =>label);
                if let Some(descr) = label_descr {
                    descr.set_target_arglocs(
                        arglocs
                            .iter()
                            .copied()
                            .map(target_argloc_from_loc)
                            .collect(),
                    );
                    descr.set_ll_loop_code(self.mc.offset().0);
                    if let Some(id) = descr_arc.as_ref().map(majit_ir::descr_identity) {
                        self.target_tokens_currently_compiling.insert(id, label);
                    }
                    if let Some(descr_ref) = descr_arc.as_ref() {
                        self.compiled_target_tokens.push(descr_ref.clone());
                    }
                }
            }
            // ── Calls ──
            // `consider_call` (regalloc.rs) has already captured `arglocs =
            // [func_addr_or_descr_info..., arg_locs...]` and run `before_call`
            // for this op, so the register file is in its across-the-call shape
            // by the time the emitter sees it. Which registers that saved is the
            // `SAVE_ALL_REGS / SAVE_GCREF_REGS / SAVE_DEFAULT_REGS` choice made
            // there, not a blanket spill: `spill_or_move_registers_before_call`
            // (`regalloc.py`) drops values that die at the call, leaves
            // callee-saved ones where they are, and prefers moving the rest to a
            // free callee-saved register over spilling them.
            //
            // What is left here is the call and the result placement.
            OpCode::CallI
            | OpCode::CallF
            | OpCode::CallN
            | OpCode::CallPureI
            | OpCode::CallPureR
            | OpCode::CallPureF
            | OpCode::CallPureN
            | OpCode::CallLoopinvariantI
            | OpCode::CallLoopinvariantR
            | OpCode::CallLoopinvariantF
            | OpCode::CallLoopinvariantN
            | OpCode::CallMayForceI
            | OpCode::CallMayForceR
            | OpCode::CallMayForceF
            | OpCode::CallMayForceN
            | OpCode::CallReleaseGilI
            | OpCode::CallReleaseGilF
            | OpCode::CallReleaseGilN => {
                let oopspec = op.with_call_descr(|cd| cd.get_extra_info().oopspecindex);
                let is_raw_free =
                    op.opcode == OpCode::CallN && oopspec == Some(majit_ir::OopSpecIndex::RawFree);
                let is_math_sqrt = oopspec == Some(majit_ir::OopSpecIndex::MathSqrt);
                if matches!(
                    op.opcode,
                    OpCode::CallMayForceI
                        | OpCode::CallMayForceR
                        | OpCode::CallMayForceF
                        | OpCode::CallMayForceN
                        | OpCode::CallReleaseGilI
                        | OpCode::CallReleaseGilF
                        | OpCode::CallReleaseGilN
                ) {
                    self._store_force_index_if_next_guard(ops, op_index, fail_index);
                }
                if is_math_sqrt {
                    // assembler.py `genop_math_sqrt`: SQRTSD(arglocs[0], resloc).
                    self.genop_math_sqrt(result_loc);
                } else if is_raw_free {
                    self.genop_nursery_free_inline_x86(op, arglocs);
                } else {
                    self.genop_call_with_arglocs(op, arglocs);
                }
            }
            OpCode::CallR => {
                let is_nursery_alloc = op.with_call_descr(|cd| cd.get_extra_info().runtime_helper)
                    == Some(majit_ir::RuntimeHelperKind::NurseryAlloc);
                if is_nursery_alloc {
                    self.genop_nursery_alloc_inline_x86(op, arglocs);
                } else {
                    self.genop_call_with_arglocs(op, arglocs);
                }
            }
            OpCode::CallAssemblerI
            | OpCode::CallAssemblerR
            | OpCode::CallAssemblerF
            | OpCode::CallAssemblerN => {
                // assembler.py _store_force_index parity:
                // store next GUARD_NOT_FORCED's descr ptr to jf_force_descr
                // BEFORE the call, so forcing code knows which guard to resume.
                self._store_force_index_if_next_guard(ops, op_index, fail_index);
                self.genop_call_assembler(op, arglocs, result_loc);
            }
            OpCode::CondCallN => self.genop_discard_cond_call(op, arglocs, op_index),
            OpCode::CondCallValueI | OpCode::CondCallValueR => {
                self.genop_cond_call_value(op, arglocs, op_index);
            }
            // ── Allocation (raw, when GC rewriter is not active) ──
            OpCode::New => self.genop_new(op),
            OpCode::NewWithVtable => self.genop_new_with_vtable(op),
            OpCode::NewArray | OpCode::NewArrayClear => self.genop_new_array(op, arglocs),
            OpCode::Newstr => self.genop_newstr(op, arglocs),
            OpCode::Newunicode => self.genop_newunicode(op, arglocs),
            // ── Allocation (rewritten by GC rewriter) ──
            OpCode::CallMallocNursery => {
                self.genop_call_malloc_nursery(op, result_loc);
            }
            OpCode::CallMallocNurseryHeaderless => {
                self.genop_call_malloc_nursery_headerless(op, result_loc);
            }
            // assembler.py:2567 malloc_cond_varsize_frame parity.
            // The varsize_frame call site shares the entire slowpath
            // structure with the fixed-size variant: PyPy's
            // `MallocCondSlowPath` (line 2551) does `CALL malloc_slowpath`
            // regardless of which caller pushed it, and the slowpath
            // recovers `total_size = edx - ecx` either way.  Pyre
            // mirrors that — both arms emit the ECX/EDX bump-allocator
            // probe and `JA` into the same `malloc_slowpath_fixed`
            // trampoline.  The trampoline's gcmap-aware save/restore
            // preserves every regalloc-resident Ref across a minor
            // collection fired by the slowpath (fib_recursive on x86
            // exercised this path).
            OpCode::CallMallocNurseryVarsizeFrame => {
                let sizeloc = match arglocs.first() {
                    Some(Loc::Reg(r)) => *r,
                    other => panic!(
                        "CallMallocNurseryVarsizeFrame size arg must be Loc::Reg, got {other:?}",
                    ),
                };
                let result_reg = match result_loc {
                    Some(Loc::Reg(r)) => *r,
                    other => panic!(
                        "CallMallocNurseryVarsizeFrame result_loc must be Loc::Reg, got {other:?}",
                    ),
                };
                let mut sv = sizeloc.value;
                let rv = result_reg.value;
                // assembler.py malloc_cond_varsize_frame opens with
                // `if sizeloc is ecx: MOV(edx, sizeloc); sizeloc = edx`,
                // because ECX is about to take nursery_free (and is
                // zeroed outright on the descriptor-less path below).
                // The size really can arrive in ECX even though
                // `MALLOC_NURSERY_CLOBBER` names it: llsupport/regalloc.py
                // `spill_or_move_registers_before_call` drops a variable
                // whose last use is the current operation out of the
                // binding and frees its register *without moving the
                // value*, and this operation is the size box's last use.
                // A size already in EDX needs no move, since the `LEA`
                // below reads EDX as its index before writing it — which
                // is why upstream's EDX arm is a plain `ADD_rr`.
                // R11 (X86_64_SCRATCH_REG) loads the absolute
                // nursery_free/nursery_top addresses.
                if sv == rx86::ECX {
                    dynasm!(self.mc ; .arch x64 ; mov rdx, rcx);
                    sv = rx86::EDX;
                }
                let (nf_addr, nt_addr) = crate::runner::dynasm_nursery_addrs();
                let slow_path = self.mc.new_dynamic_label();
                let done = self.mc.new_dynamic_label();
                let gc_header_size = majit_gc::header::GcHeader::SIZE as i32;
                if nf_addr == 0 || nt_addr == 0 {
                    dynasm!(self.mc ; .arch x64 ; jmp =>slow_path);
                    self.forget_after_call_or_jmp();
                } else {
                    // assembler.py:2572-2581 line-by-line — `MOV ecx,
                    // [nf]; LEA edx, [ecx + sizeloc + gc_hdr]; CMP edx,
                    // [nt]; JA slow; MOV [nf], edx`.  PyPy's LEA omits
                    // `gc_hdr` because its allocator accounts for the
                    // header inside the helper; pyre adds it here so
                    // the trampoline's `SUB rdx, rcx` recovers the
                    // exact byte count `dynasm_nursery_slowpath`
                    // expects (total bytes including header).
                    let (sr, so) = self.addr_as_reg_offset(nf_addr as i64);
                    rx86::mov_rm(&mut self.mc, rx86::ECX, (sr, so));
                    rx86::lea_ra(
                        &mut self.mc,
                        rx86::EDX,
                        (i16::from(rx86::ECX), sv, 0, gc_header_size),
                    );
                    let (sr, so) = self.addr_as_reg_offset(nt_addr as i64);
                    rx86::cmp_rm(&mut self.mc, rx86::EDX, (sr, so));
                    dynasm!(self.mc ; .arch x64
                                            ; ja =>slow_path
                    );
                    let (sr, so) = self.addr_as_reg_offset(nf_addr as i64);
                    rx86::mov_mr(&mut self.mc, (sr, so), rx86::EDX);
                    dynasm!(self.mc ; .arch x64
                                            ; mov QWORD [rcx], 0
                    );
                    self.forget_if_scratch_written(rv);
                    rx86::lea_rm(&mut self.mc, rv, (rx86::ECX, gc_header_size));
                    dynasm!(self.mc ; .arch x64
                                            ; jmp =>done

                    );
                    self.forget_after_call_or_jmp();
                }
                self.forget_scratch_register();
                dynasm!(self.mc ; .arch x64 ; =>slow_path);
                // Trampoline entry contract (assembler.py:264
                // `SUB_rr(edx, ecx)` → total size): caller must hand
                // off `rcx = old_nf` and `rdx = old_nf + total`, just
                // like `malloc_cond` does.  The `nf_addr == 0` guard
                // path above skipped the probe, so re-stage the
                // operands here.  `gc_header_size` is added so the
                // slowpath's `dynasm_nursery_slowpath(total)` sees the
                // same byte count the fast path proposed.  With no
                // active GC descriptor the previous code dereferenced
                // `[nf_addr]` where `nf_addr == 0` (crash before the
                // helper-only fallback ever ran), so synthesize
                // `(rcx=0, rdx=total)` directly — `sub edx, ecx`
                // recovers `total` for the trampoline either way.
                if nf_addr == 0 || nt_addr == 0 {
                    dynasm!(self.mc ; .arch x64
                    ; xor rcx, rcx
                    );
                    rx86::lea_ra(
                        &mut self.mc,
                        rx86::EDX,
                        (rx86::NO_BASE_REGISTER, sv, 0, gc_header_size),
                    );
                }
                if let Some(gcmap) = self.pending_malloc_nursery_gcmap {
                    self.push_gcmap(gcmap as *mut usize);
                } else {
                    let gcmap_ofs = crate::jitframe::JF_GCMAP_OFS;
                    rx86::mov_bi(&mut self.mc, gcmap_ofs, 0);
                }
                // Stage the trampoline address through R11 so RAX
                // stays caller-live across the call (the trampoline
                // saves+restores it via the `[ECX, EDX]`-ignored
                // push_all_regs).
                let helper_addr = self.malloc_slowpath_fixed as i64;
                let call_scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                self.forget_if_scratch_written(call_scratch);
                rx86::mov_ri(&mut self.mc, call_scratch, helper_addr);
                dynasm!(self.mc ; .arch x64
                                    ; call Rq(call_scratch)

                );
                self.forget_after_call_or_jmp();
                // assembler.py:304 — helper returns the payload in
                // ECX (`MOV_rr(ecx, eax)` inside the trampoline).
                // regalloc forces `result_reg = MALLOC_NURSERY_RESULT
                // = ECX`, so the MOV is elided in the common case.
                if result_reg.value != crate::regloc::ECX.value {
                    self.forget_if_scratch_written(rv);
                    dynasm!(self.mc ; .arch x64 ; mov Rq(rv), rcx);
                }
                self.forget_scratch_register();
                dynasm!(self.mc ; .arch x64 ; =>done);
                // The payload already sits in `result_reg` on both paths, and
                // that register is the delivery contract (see
                // `genop_call_malloc_nursery`); an extra store grew
                // `frame_depth` by one slot per allocation.
            }
            // x86/assembler.py malloc_cond_varsize parity
            // arglocs = [lengthloc, imm(itemsize), imm(kind)]
            OpCode::CallMallocNurseryVarsize | OpCode::CallMallocNurseryVarsizeHeaderless => {
                // Headerless allocators have no `GcHeader` and do not collect
                // on overflow. Cranelift and wasm do not install one.
                let headerless = op.opcode == OpCode::CallMallocNurseryVarsizeHeaderless;
                let (base_size, type_id) = op
                    .with_array_descr(|ad| (ad.base_size(), ad.type_id()))
                    .expect("CallMallocNurseryVarsize requires an ArrayDescr");
                let base_size = base_size as i64;
                let type_id = type_id as i64;
                let itemsize = match arglocs.get(1) {
                    Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => i.value,
                    _ => 8,
                };
                // x86/assembler.py `malloc_cond_varsize`: keep the common
                // short-array allocation in generated code.  The unsigned
                // length precheck sends negative and implausibly large values
                // to the checked helper before `itemsize * length`; the second
                // check sends a merely-full nursery there.  ECX/EDX are the
                // exact result/temp pair reserved by
                // `consider_call_malloc_nursery_varsize`, so the original
                // length location remains intact for the slow arm.
                let (nf_addr, nt_addr) = crate::runner::dynasm_nursery_addrs();
                let max_young = crate::runner::dynasm_max_size_of_young_obj();
                let slow_path = self.mc.new_dynamic_label();
                let done = self.mc.new_dynamic_label();
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                let header_size = if headerless {
                    0
                } else {
                    majit_gc::header::GcHeader::SIZE as i64
                };
                let word = std::mem::size_of::<usize>();
                // `consider_call_malloc_nursery_varsize` passes this value
                // directly as `maxlength`; the following nursery-top check
                // rejects a scaled size that is still too large.
                let max_length = if headerless {
                    max_young.saturating_sub(base_size as usize)
                } else {
                    max_young.saturating_sub(2 * word)
                };
                debug_assert!(itemsize > 0);
                debug_assert!(
                    headerless
                        || base_size as usize + majit_gc::header::GcHeader::SIZE
                            >= majit_gc::header::GcHeader::MIN_NURSERY_OBJ_SIZE
                );
                if nf_addr == 0 || nt_addr == 0 || max_length == 0 {
                    dynasm!(self.mc ; .arch x64 ; jmp =>slow_path);
                    self.forget_after_call_or_jmp();
                } else {
                    match arglocs.first() {
                        Some(Loc::Reg(len_r)) => {
                            debug_assert_ne!(len_r.value, crate::regloc::ECX.value);
                            debug_assert_ne!(len_r.value, crate::regloc::EDX.value);
                            dynasm!(self.mc ; .arch x64 ; mov rdx, Rq(len_r.value));
                        }
                        Some(Loc::Immed(len_i) | Loc::ImmedFloat(len_i)) => {
                            rx86::mov_ri(&mut self.mc, rx86::EDX, len_i.value);
                        }
                        Some(Loc::Frame(len_f)) => {
                            rx86::mov_rb(&mut self.mc, rx86::EDX, len_f.ebp_loc.value);
                        }
                        Some(Loc::Ebp(len_e)) => {
                            rx86::mov_rb(&mut self.mc, rx86::EDX, len_e.value);
                        }
                        other => {
                            panic!("CallMallocNurseryVarsize length is not a value: {other:?}")
                        }
                    }
                    self.load_scratch(max_length as i64);
                    dynasm!(self.mc ; .arch x64
                    ; cmp rdx, Rq(scratch)
                    );
                    dynasm!(self.mc ; .arch x64
                                            ; ja =>slow_path
                    );
                    let (sr, so) = self.addr_as_reg_offset(nf_addr as i64);
                    rx86::mov_rm(&mut self.mc, rx86::ECX, (sr, so));
                    rx86::imul_ri(&mut self.mc, rx86::EDX, itemsize as i32);
                    rx86::add_ri(
                        &mut self.mc,
                        rx86::EDX,
                        (base_size + header_size + 7) as i32,
                    );
                    dynasm!(self.mc ; .arch x64
                    ; and rdx, -8
                    );
                    dynasm!(self.mc ; .arch x64
                                            ; add rdx, rcx
                    );
                    let (sr, so) = self.addr_as_reg_offset(nt_addr as i64);
                    rx86::cmp_rm(&mut self.mc, rx86::EDX, (sr, so));
                    dynasm!(self.mc ; .arch x64
                                            ; ja =>slow_path
                    );
                    let (sr, so) = self.addr_as_reg_offset(nf_addr as i64);
                    rx86::mov_mr(&mut self.mc, (sr, so), rx86::EDX);
                    if !headerless {
                        self.load_scratch(type_id);
                        dynasm!(self.mc ; .arch x64
                                                ; mov [rcx], Rq(scratch)
                        );
                        rx86::add_ri(&mut self.mc, rx86::ECX, header_size as i32);
                    }
                    dynasm!(self.mc ; .arch x64
                                            ; jmp =>done

                    );
                    self.forget_after_call_or_jmp();
                }
                self.forget_scratch_register();
                dynasm!(self.mc ; .arch x64 ; =>slow_path);
                if headerless {
                    // Length, itemsize, and base size go to the helper.
                    // `malloc_cond_varsize` `ovfcheck`s there; wrapping
                    // `length * itemsize + base_size + 7` here would hide it.
                    // The regalloc reserves only ECX/EDX; the ABI call below
                    // clobbers the argument and volatile registers, so every
                    // register goes to the jitframe first
                    // (`_push_all_regs_to_jitframe`).
                    self.push_all_regs_to_jitframe(&[], true);
                    match arglocs.first() {
                        Some(Loc::Reg(len_r)) => {
                            self.emit_abi_int_arg_from_reg(0, len_r.value as u8);
                        }
                        Some(Loc::Immed(len_i) | Loc::ImmedFloat(len_i)) => {
                            self.emit_abi_int_arg_from_imm(0, len_i.value);
                        }
                        Some(Loc::Frame(len_f)) => {
                            self.emit_abi_int_arg_from_mem(0, len_f.ebp_loc.value);
                        }
                        Some(Loc::Ebp(len_e)) => {
                            self.emit_abi_int_arg_from_mem(0, len_e.value);
                        }
                        other => panic!(
                            "CallMallocNurseryVarsizeHeaderless length is not a value: {other:?}"
                        ),
                    }
                    self.emit_abi_int_arg_from_imm(1, itemsize);
                    self.emit_abi_int_arg_from_imm(2, base_size);
                    rx86::mov_ri(
                        &mut self.mc,
                        rx86::EAX,
                        crate::runner::dynasm_nursery_slowpath_headerless_varsize as *const ()
                            as i64,
                    );
                    self.emit_abi_call_rax();
                    self.reload_frame_if_necessary();
                    // EAX carries the allocation result.
                    self.pop_all_regs_from_jitframe(&[crate::regloc::EAX], true);
                    self.emit_propagate_exception_if_zero(0);
                    let Some(Loc::Reg(r)) = result_loc else {
                        panic!(
                            "CallMallocNurseryVarsizeHeaderless result_loc must be a register; got {result_loc:?}"
                        );
                    };
                    if r.value != crate::regloc::EAX.value {
                        let rv = r.value;
                        self.forget_if_scratch_written(rv);
                        dynasm!(self.mc ; .arch x64 ; mov Rq(rv), rax);
                    }
                    dynasm!(self.mc ; .arch x64 ; jmp =>done);
                    self.forget_after_call_or_jmp();
                }
                // x86/assembler.py:254 `_push_all_regs_to_jitframe` — the
                // helper below can collect, and unlike the fixed-size path it
                // is called directly rather than through the trampoline that
                // spills for it, so nothing else puts the live references
                // where the gcmap can name them.  Must precede the argument
                // setup, which clobbers the ABI argument registers.
                self.push_all_regs_to_jitframe(&[], true);
                // arg3 is the descr's tid: a varsize object allocated as
                // type 0 is traced with the layout of whatever registered
                // first, so its items are never walked.
                // Copy the only non-immediate argument first.  Any ABI
                // argument register can also be `len_r`; writing base/item/tid
                // first would destroy that value before it reaches arg2.
                //
                // assembler.py:2617-2621 `malloc_cond_varsize`:
                //
                //     if isinstance(lengthloc, RegLoc):
                //         varsizeloc = lengthloc
                //     else:
                //         self.mc.MOV(edx, lengthloc)
                //
                // The stack arm is not the rare one.  `prepare_op_call_malloc_
                // nursery_varsize` reads `lengthloc` *after*
                // `spill_or_move_registers_before_call(SAVE_ALL_REGS)` has
                // popped every register binding, so a live length is in its
                // frame slot by the time this asks — which is why upstream
                // spells the register arm as the special case and aarch64
                // asserts `lengthloc.is_stack()` outright. Substituting an
                // immediate 0 here sizes the block for no items at all, and
                // the `gen_initialize_len` store that follows stamps the true
                // length into it.
                match arglocs.first() {
                    Some(Loc::Reg(len_r)) => {
                        self.emit_abi_int_arg_from_reg(2, len_r.value as u8);
                    }
                    Some(Loc::Immed(len_i) | Loc::ImmedFloat(len_i)) => {
                        self.emit_abi_int_arg_from_imm(2, len_i.value);
                    }
                    Some(Loc::Frame(len_f)) => {
                        self.emit_abi_int_arg_from_mem(2, len_f.ebp_loc.value);
                    }
                    Some(Loc::Ebp(len_e)) => {
                        self.emit_abi_int_arg_from_mem(2, len_e.value);
                    }
                    other => panic!("CallMallocNurseryVarsize length is not a value: {other:?}"),
                }
                self.emit_abi_int_arg_from_imm(0, base_size);
                self.emit_abi_int_arg_from_imm(1, itemsize);
                self.emit_abi_int_arg_from_imm(3, type_id);
                // assembler.py:649-650 push_gcmap — a null gcmap tells the
                // collector this frame holds no references, so every pointer
                // spilled above would survive the collection unforwarded.
                // `push_gcmap` marshals through the scratch register, which
                // is not an ABI argument register.
                let gcmap_ofs = crate::jitframe::JF_GCMAP_OFS;
                if let Some(gcmap) = self.pending_malloc_nursery_gcmap {
                    self.push_gcmap(gcmap as *mut usize);
                } else {
                    rx86::mov_bi(&mut self.mc, gcmap_ofs, 0);
                }
                rx86::mov_ri(
                    &mut self.mc,
                    rx86::EAX,
                    crate::runner::dynasm_nursery_slowpath_varsize as *const () as i64,
                );
                self.emit_abi_call_rax();
                // _build_malloc_slowpath parity (assembler.py:295-308):
                // reload the (possibly moved) jitframe before clearing the
                // gcmap, otherwise the clear would target the freed
                // nursery copy.
                self.reload_frame_if_necessary();
                // assembler.py:283 `_pop_all_regs_from_jitframe` — the
                // jitframe slots are what the collector rewrote, so reload
                // from them rather than trusting the callee-save/volatile
                // state around the call.  EAX is excluded because it carries
                // the allocation result the null check and result store read.
                self.pop_all_regs_from_jitframe(&[crate::regloc::EAX], true);
                // assembler.py:300-322 OOM propagate parity — the
                // varsize helper now returns NULL on `libc::calloc`
                // / `gc.alloc_varsize` failure; route that through
                // `propagate_exception_descr` rather than letting the
                // caller store a near-zero garbage pointer into the
                // result slot.
                self.emit_propagate_exception_if_zero(0);
                rx86::mov_bi(&mut self.mc, gcmap_ofs, 0);
                // Unlike the other three nursery paths, this one leaves the
                // helper's return in RAX rather than in the regalloc result
                // register, so the move is emitted here instead of the store
                // that used to grow `frame_depth` by a slot per allocation.
                // `consider_call_malloc_nursery_varsize` forces the result to
                // `MALLOC_NURSERY_RESULT`, so this is never a no-op.
                let Some(Loc::Reg(r)) = result_loc else {
                    panic!(
                        "CallMallocNurseryVarsize result_loc must be a register; got {result_loc:?}"
                    );
                };
                if r.value != crate::regloc::EAX.value {
                    let rv = r.value;
                    self.forget_if_scratch_written(rv);
                    dynasm!(self.mc ; .arch x64 ; mov Rq(rv), rax);
                }
                self.forget_scratch_register();
                dynasm!(self.mc ; .arch x64 ; =>done);
            }
            // `genop_discard_check_memory_error`: `TEST` plus a
            // not-taken `jz` to the in-buffer trampoline
            // `generate_propagate_error_64` binds after the recovery
            // stubs. That trampoline jumps to `propagate_exception_path`
            // (`_build_propagate_exception_path`).
            OpCode::CheckMemoryError => {
                let reg = match arglocs.first() {
                    Some(Loc::Reg(r)) if !r.is_xmm => r.value,
                    _ => panic!("CheckMemoryError arglocs[0] must be a non-xmm register"),
                };
                self.emit_propagate_exception_if_zero(reg);
            }
            // x86/assembler.py genop_discard_cond_call_gc_wb
            OpCode::CondCallGcWb | OpCode::CondCallGcWbArray => {
                self.emit_write_barrier_fastpath(op, &arglocs);
            }
            // x86/assembler.py genop_discard_zero_array.  The GC
            // rewriter leaves ZERO_ARRAY in the stream and mutates its range
            // after observing following SETARRAYITEM_GC stores; it must reach
            // codegen even though it has no result.
            OpCode::ZeroArray => self.genop_discard_zero_array(op, arglocs),
            // assembler.py `load_effective_addr` / aarch64
            // `emit_op_load_effective_address`.  rewrite.py turns
            // COPYSTRCONTENT into LEA + memcpy; a silent no-op here
            // leaves the memcpy address in an unwritten register.
            OpCode::LoadEffectiveAddress => {
                self.genop_load_effective_address(&arglocs, result_loc);
            }
            // ── Misc ──
            OpCode::ForceToken => {
                if let Some(Loc::Reg(r)) = result_loc {
                    self.forget_if_scratch_written(r.value);
                    dynasm!(self.mc ; .arch x64 ; mov Rq(r.value), rbp);
                }
            }
            // assembler.py genop_save_exception IS
            // `_store_and_reset_exception(resloc)` — reuse the shared helper.
            OpCode::SaveException => self.emit_store_and_reset_exception(result_loc),
            OpCode::SaveExcClass => self.genop_save_exc_class(result_loc),
            OpCode::RestoreException => self.genop_restore_exception(arglocs),
            // Guards never reach the non-guard regalloc dispatch — they
            // are emitted exclusively from `regalloc_perform_guard` via
            // the `RegAllocOp::PerformWithGuard` arm
            // (`assemble_loop` dispatch at line 1507).
            _ if op.opcode.is_guard() => unreachable!(
                "regalloc_perform reached with guard {:?}; guards must \
                 route through regalloc_perform_guard",
                op.opcode
            ),
            // ── No-ops ──
            _ => {}
        }
    }

    /// assembler.py:329 regalloc_perform_guard — emit guard with faillocs.
    fn regalloc_perform_guard(
        &mut self,
        op: &Op,
        op_index: usize,
        arglocs: &[Loc],
        result_loc: Option<&Loc>,
        faillocs: &[Option<Loc>],
        fail_index: u32,
    ) {
        let guard_argloc = arglocs.first().copied();
        match op.opcode {
            // x86/assembler.py `genop_guard_guard_true` is a bare
            // `implement_guard(guard_token)` — the regalloc routed the
            // condition through `load_condition_into_cc`, which either
            // reuses the cc from the prior CompOp (CC fusion) or emits
            // a TEST itself before this point. Mirror that here.
            OpCode::GuardTrue | OpCode::VecGuardTrue | OpCode::GuardNonnull => {
                if let Some(loc) = arglocs.first() {
                    self.load_condition_into_cc(loc);
                }
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            // x86/assembler.py `genop_guard_guard_false` inverts
            // the published cc, then implements. So a fused IntLt that
            // set CC_L turns into a CC_GE failure jump under GuardFalse.
            OpCode::GuardFalse | OpCode::VecGuardFalse | OpCode::GuardIsnull => {
                if let Some(loc) = arglocs.first() {
                    self.load_condition_into_cc(loc);
                }
                self.guard_success_cc = self.guard_success_cc.map(invert_cc);
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardValue => {
                if arglocs.len() >= 2 {
                    self.emit_cmp_loc_loc(&arglocs[0], &arglocs[1]);
                    self.guard_success_cc = Some(CC_E);
                }
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardClass => {
                if arglocs.len() >= 2 {
                    self._cmp_guard_class(&arglocs[0], &arglocs[1]);
                    self.guard_success_cc = Some(CC_E);
                }
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardGcType => {
                if arglocs.len() >= 2 {
                    self._cmp_guard_gc_type(&arglocs[0], &arglocs[1]);
                    self.guard_success_cc = Some(CC_E);
                }
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardIsObject => {
                if arglocs.len() >= 2 {
                    self.emit_guard_is_object(&arglocs[0], &arglocs[1]);
                    self.guard_success_cc = Some(CC_NE);
                }
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardSubclass => {
                if arglocs.len() >= 3 {
                    self.emit_guard_subclass(&arglocs[0], &arglocs[1], &arglocs[2]);
                    self.guard_success_cc = Some(CC_B);
                }
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardException => {
                if arglocs.len() >= 2 {
                    self.emit_guard_exception(&arglocs[0], &arglocs[1]);
                    self.guard_success_cc = Some(CC_E);
                }
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
                self.emit_store_and_reset_exception(result_loc);
            }
            OpCode::GuardNonnullClass => {
                if arglocs.len() >= 2 {
                    // `genop_guard_guard_nonnull_class`: a null object
                    // leaves `CMP obj, 1` with B (and NE), so the forward
                    // `JB` lands on the one guard `Jcc` that
                    // `patch_jump_for_descr` redirects.
                    let Loc::Reg(obj) = &arglocs[0] else {
                        panic!(
                            "GuardNonnullClass: obj_loc must be Loc::Reg, got {:?}",
                            arglocs[0]
                        );
                    };
                    let jb_location = self.mc.new_dynamic_label();
                    dynasm!(self.mc ; .arch x64 ; cmp Rq(obj.value), 1 ; jb =>jb_location);
                    self._cmp_guard_class(&arglocs[0], &arglocs[1]);
                    self.forget_scratch_register();
                    dynasm!(self.mc ; .arch x64 ; =>jb_location);
                    self.guard_success_cc = Some(CC_E);
                    self.implement_guard_with_faillocs(
                        op,
                        op_index,
                        fail_index,
                        guard_argloc,
                        faillocs,
                    );
                }
            }
            OpCode::GuardNoException => {
                // `genop_guard_guard_no_exception`: after COND_CALL /
                // COND_CALL_VALUE_I / COND_CALL_VALUE_R the fast path emits
                // nothing. `generate_guard_no_exception` runs on the call
                // path, then both paths continue at the cond-call skip label.
                let fused_skip = self.pending_cond_call_skip.take();
                self.emit_guard_no_exception_check();
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
                if let Some(skip_label) = fused_skip {
                    // The don't-call edge jumped over the check, so r11's
                    // address is not live on both sides of this join.
                    self.forget_scratch_register();
                    dynasm!(self.mc ; .arch x64 ; =>skip_label);
                }
            }
            OpCode::GuardNoOverflow => {
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardOverflow => {
                // x86/assembler.py:1873-1874 aliases GUARD_NO_OVERFLOW to
                // guard_true and GUARD_OVERFLOW to guard_false. The overflow
                // arithmetic producer leaves the no-overflow success CC in
                // `guard_success_cc`, so invert it for the expected-overflow
                // arm before the common guard emitter derives its fail CC.
                let no_overflow_cc = self
                    .guard_success_cc
                    .take()
                    .expect("GuardOverflow requires a preceding overflow operation");
                self.guard_success_cc = Some(invert_cc(no_overflow_cc));
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardNotForced => {
                rx86::cmp_bi(&mut self.mc, JF_DESCR_OFS, 0);
                self.guard_success_cc = Some(CC_E);
                self.implement_guard_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardNotForced2 => {
                self.store_force_descr_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardNotInvalidated => {
                self.implement_guard_not_invalidated_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            OpCode::GuardAlwaysFails => {
                self.implement_guard_always_fails_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
            _ => {
                self.implement_guard_nojump_with_faillocs(
                    op,
                    op_index,
                    fail_index,
                    guard_argloc,
                    faillocs,
                );
            }
        }
    }

    /// Helper: guard class comparison.
    /// x86/assembler.py `_cmp_guard_class` emits a single
    /// `CMP [obj + vtable_offset], classptr` so the object register is
    /// never touched. Mirror that: for register and 32-bit-fitting
    /// immediate classptrs we emit the memory-operand CMP directly; for
    /// 64-bit immediates we stage through the dedicated scratch (R11)
    /// rather than RAX, which may itself hold `obj_loc`. The earlier
    /// `mov rax, imm` clobbered `obj_loc` when the regalloc placed the
    /// object in RAX, leaving subsequent uses (e.g. the immediately
    /// following `move: Reg(0) → Frame(pos=N)`) writing the vtable
    /// constant into the deopt slot.
    fn _cmp_guard_class(&mut self, obj_loc: &Loc, class_loc: &Loc) {
        // Caller (genop_guard_guard_class) sets `guard_success_cc =
        // Some(CC_E)` immediately after this returns, so any path that
        // fails to emit a CMP would branch on stale flags from a
        // preceding instruction. Fail closed instead.
        let Loc::Reg(obj) = obj_loc else {
            panic!("GuardClass: obj_loc must be Loc::Reg, got {obj_loc:?}");
        };
        if let Some(vtable_offset) = self.vtable_offset {
            let ofs = vtable_offset as i32;
            match class_loc {
                Loc::Reg(c) => {
                    rx86::cmp_mr(&mut self.mc, (obj.value, ofs), c.value);
                }
                Loc::Immed(i) | Loc::ImmedFloat(i) => {
                    let fits_imm32 = (i.value as i32) as i64 == i.value;
                    if fits_imm32 {
                        rx86::cmp_mi(&mut self.mc, (obj.value, ofs), i.value as i32);
                    } else {
                        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                        self.load_scratch(i.value);
                        rx86::cmp_mr(&mut self.mc, (obj.value, ofs), scratch);
                    }
                }
                other => panic!(
                    "GuardClass (vtable form): class_loc must be Loc::Reg or Loc::Immed, got {other:?}",
                ),
            }
        } else {
            let (Loc::Immed(i) | Loc::ImmedFloat(i)) = class_loc else {
                panic!("GuardClass (typeid form): class_loc must be Loc::Immed, got {class_loc:?}",);
            };
            let expected_typeid = self
                .lookup_typeid_from_classptr(i.value as usize)
                .unwrap_or_else(|| {
                    panic!(
                        "GuardClass: missing typeid for classptr {:#x}",
                        i.value as usize
                    )
                });
            self._cmp_guard_gc_type(&Loc::Reg(*obj), &Loc::immed(expected_typeid as i64));
        }
    }

    fn require_guard_gc_type_info(&self, guard_name: &'static str) -> GuardGcTypeInfo {
        self.guard_gc_type_info.unwrap_or_else(|| {
            panic!(
                "{} requires cpu.supports_guard_gc_type and a TYPE_INFO layout",
                guard_name
            )
        })
    }

    fn lookup_subclass_range(&self, classptr: usize) -> Option<(i64, i64)> {
        self.classptr_to_subclass_range
            .get(&(classptr as i64))
            .copied()
    }

    fn emit_load_gc_typeid_into_reg(&mut self, obj_reg: u8, dst_reg: u8) {
        let tid_ofs = -(majit_gc::header::GcHeader::SIZE as i32);
        self.forget_if_scratch_written(dst_reg);
        rx86::mov32_rm(&mut self.mc, dst_reg, (obj_reg, tid_ofs));
    }

    /// `_cmp_guard_gc_type`: one `CMP32_mi` of an immediate type id.
    /// The header word lives at `obj - GcHeader::SIZE`; its low 32 bits are the type id.
    fn _cmp_guard_gc_type(&mut self, obj_loc: &Loc, expected_typeid_loc: &Loc) {
        // Callers (guard_class typeid form, guard_gc_type) branch on CC_E.
        let Loc::Reg(obj) = obj_loc else {
            panic!("guard_gc_type: obj_loc must be Loc::Reg, got {obj_loc:?}");
        };
        let (Loc::Immed(expected) | Loc::ImmedFloat(expected)) = expected_typeid_loc else {
            panic!(
                "_cmp_guard_gc_type: expected typeid must be ImmedLoc, got {expected_typeid_loc:?}"
            );
        };
        let tid_ofs = -(majit_gc::header::GcHeader::SIZE as i32);
        rx86::cmp32_mi(&mut self.mc, (obj.value, tid_ofs), expected.value as i32);
    }

    /// `AddressLoc` scale is 0..3 (`addr_add`). A larger `shift_by` is a
    /// `SHL` of the typeid and scale 0, so the address stays
    /// `base + (typeid << shift_by) + offset`.
    fn sib_scale_and_shl(shift_by: u8) -> (u8, u8) {
        if shift_by < 4 {
            (shift_by, 0)
        } else {
            (0, shift_by)
        }
    }

    /// `addr_add(imm(base), index, scale, offset)`, location code `'a'`.
    /// A static offset that does not fit a signed disp32 uses
    /// `_fix_static_offset_64_a` with `NO_BASE_REGISTER`, which is
    /// `_addr_as_reg_offset`.
    fn addr_add_imm_index(
        &mut self,
        index: u8,
        scale: u8,
        static_offset: i64,
    ) -> (i16, u8, u8, i32) {
        if rx86::fits_in_32bits(static_offset) {
            (rx86::NO_BASE_REGISTER, index, scale, static_offset as i32)
        } else {
            let (reg, ofs) = self.addr_as_reg_offset(static_offset);
            (i16::from(reg), index, scale, ofs)
        }
    }

    /// `genop_guard_guard_is_object`: `MOV32` of the typeid, then `TEST8` of
    /// `addr_add(imm(base_type_info), typeid, scale=shift_by, offset=infobits_offset)`.
    /// Success is NZ.
    fn emit_guard_is_object(&mut self, obj_loc: &Loc, typeid_loc: &Loc) {
        let info = self.require_guard_gc_type_info("GUARD_IS_OBJECT");
        let (Loc::Reg(obj), Loc::Reg(typeid)) = (obj_loc, typeid_loc) else {
            panic!(
                "guard_is_object: expected [Reg object, Reg typeid], got {obj_loc:?} {typeid_loc:?}"
            );
        };
        self.emit_load_gc_typeid_into_reg(obj.value, typeid.value);
        let (scale, shl) = Self::sib_scale_and_shl(info.shift_by);
        if shl > 0 {
            self.forget_if_scratch_written(typeid.value);
            rx86::shl_ri(&mut self.mc, typeid.value, i32::from(shl));
        }
        let static_offset = (info.base_type_info as i64).wrapping_add(info.infobits_offset as i64);
        let addr = self.addr_add_imm_index(typeid.value, scale, static_offset);
        rx86::test8_ai(&mut self.mc, addr, i32::from(info.is_object_flag));
    }

    /// x86/assembler.py `genop_guard_guard_subclass`.
    fn emit_guard_subclass(&mut self, obj_loc: &Loc, class_loc: &Loc, tmp_loc: &Loc) {
        // `cpu.vtable_offset` is set and no TYPE_INFO table is installed.
        // `offset2` is `cpu.subclassrange_min_offset`; `check_min` /
        // `check_max` are `vtable_ptr.subclassrange_min/max`.
        if self.guard_gc_type_info.is_none()
            && let (Some(vtable_offset), Some(range_off)) =
                (self.vtable_offset, self.subclassrange_min_offset)
        {
            let (Loc::Reg(obj), Loc::Immed(classptr) | Loc::ImmedFloat(classptr), Loc::Reg(tmp)) =
                (obj_loc, class_loc, tmp_loc)
            else {
                panic!(
                    "GUARD_SUBCLASS expects [Reg object, Immed classptr, Reg tmp] \
                     like x86/assembler.py:1947"
                );
            };
            let (check_min, check_max) =
                majit_backend::read_vtable_subclass_range(classptr.value, range_off);
            let offset = vtable_offset as i32;
            let offset2 = range_off as i32;
            self.forget_if_scratch_written(tmp.value);
            dynasm!(self.mc ; .arch x64
                ; mov Rq(tmp.value), [Rq(obj.value) + offset]
                ; mov Rq(tmp.value), [Rq(tmp.value) + offset2]
            );
            self.emit_sub_imm64(tmp.value, check_min);
            self.emit_cmp_imm64(tmp.value, check_max - check_min);
            return;
        }
        let info = self.require_guard_gc_type_info("GUARD_SUBCLASS");
        let (Loc::Reg(obj), Loc::Immed(classptr) | Loc::ImmedFloat(classptr), Loc::Reg(tmp)) =
            (obj_loc, class_loc, tmp_loc)
        else {
            panic!(
                "GUARD_SUBCLASS expects [Reg object, Immed classptr, Reg tmp] \
                 like x86/assembler.py:1947"
            );
        };
        let (check_min, check_max) = self
            .lookup_subclass_range(classptr.value as usize)
            .unwrap_or((0, 0));
        if let Some(vtable_offset) = self.vtable_offset {
            let offset = vtable_offset as i32;
            let offset2 = info.subclassrange_min_offset as i32;
            self.forget_if_scratch_written(tmp.value);
            rx86::mov_rm(&mut self.mc, tmp.value, (obj.value, offset));
            self.forget_if_scratch_written(tmp.value);
            rx86::mov_rm(&mut self.mc, tmp.value, (tmp.value, offset2));
        } else {
            // genop_guard_guard_subclass typeid arm: MOV32, then
            // MOV tmp, addr_add(imm(base_type_info), tmp, scale=shift_by,
            // offset=sizeof_ti + offset2).
            self.emit_load_gc_typeid_into_reg(obj.value, tmp.value);
            let (scale, shl) = Self::sib_scale_and_shl(info.shift_by);
            if shl > 0 {
                self.forget_if_scratch_written(tmp.value);
                rx86::shl_ri(&mut self.mc, tmp.value, i32::from(shl));
            }
            let static_offset = (info.base_type_info as i64)
                .wrapping_add(info.sizeof_ti as i64)
                .wrapping_add(info.subclassrange_min_offset as i64);
            let addr = self.addr_add_imm_index(tmp.value, scale, static_offset);
            self.forget_if_scratch_written(tmp.value);
            rx86::mov_ra(&mut self.mc, tmp.value, addr);
        }
        self.emit_sub_imm64(tmp.value, check_min);
        self.emit_cmp_imm64(tmp.value, check_max - check_min);
    }

    fn emit_sub_imm64(&mut self, reg: u8, value: i64) {
        if let Ok(v) = i32::try_from(value) {
            self.forget_if_scratch_written(reg);
            rx86::sub_ri(&mut self.mc, reg, v);
        } else {
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            self.load_scratch(value);
            self.forget_if_scratch_written(reg);
            dynasm!(self.mc ; .arch x64
                            ; sub Rq(reg), Rq(scratch)

            );
        }
    }

    fn emit_cmp_imm64(&mut self, reg: u8, value: i64) {
        if let Ok(v) = i32::try_from(value) {
            rx86::cmp_ri(&mut self.mc, reg, v);
        } else {
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            self.load_scratch(value);
            dynasm!(self.mc ; .arch x64
                            ; cmp Rq(reg), Rq(scratch)

            );
        }
    }

    fn emit_cmp_reg_loc_i64(&mut self, reg: u8, loc: &Loc) {
        match loc {
            Loc::Reg(other) => {
                dynasm!(self.mc ; .arch x64 ; cmp Rq(reg), Rq(other.value));
            }
            Loc::Frame(frame) => {
                let ofs = frame.ebp_loc.value;
                rx86::cmp_rb(&mut self.mc, reg, ofs);
            }
            Loc::Immed(value) | Loc::ImmedFloat(value) => self.emit_cmp_imm64(reg, value.value),
            other => panic!(
                "emit_cmp_reg_loc_i64: unhandled operand {other:?} — no cmp is \
            emitted and the following branch reads stale flags"
            ),
        }
    }

    /// x86/assembler.py `genop_guard_guard_exception`.
    fn emit_guard_exception(&mut self, expected_loc: &Loc, tmp_loc: &Loc) {
        let Loc::Reg(tmp) = tmp_loc else {
            return;
        };
        let exc_type_addr = crate::jit_exc_type_addr() as i64;
        self.forget_if_scratch_written(tmp.value);
        rx86::mov_ri(&mut self.mc, tmp.value, exc_type_addr);
        self.forget_if_scratch_written(tmp.value);
        rx86::mov_rm(&mut self.mc, tmp.value, (tmp.value, 0));
        self.emit_cmp_reg_loc_i64(tmp.value, expected_loc);
    }

    /// `genop_discard_check_memory_error`: `TEST reg, reg` and a
    /// not-taken `jz` (`Conditions['Z']`) to one in-buffer trampoline.
    /// `generate_propagate_error_64` binds that label after the recovery
    /// stubs and jumps to `propagate_exception_path`. The fallthrough
    /// has no label and does not forget the r11 cache. No-op when
    /// `propagate_exception_descr` is unattached.
    fn emit_propagate_exception_if_zero(&mut self, reg: u8) {
        if self.propagate_exception_descr_ptr() == 0 {
            return;
        }
        let path = self.propagate_exception_path;
        assert!(
            path != 0,
            "propagate_exception_descr is set but propagate_exception_path is 0"
        );
        let tramp = match self.pending_memoryerror_trampoline {
            Some(label) => label,
            None => {
                let label = self.mc.new_dynamic_label();
                self.pending_memoryerror_trampoline = Some(label);
                label
            }
        };
        dynasm!(self.mc ; .arch x64 ; test Rq(reg), Rq(reg));
        // Not taken when `reg` is nonzero. Binding the trampoline is a
        // join, so it forgets; this fallthrough does not.
        self.emit_jcc_to_label(CC_E, tramp);
    }

    /// `_store_and_reset_exception`: result = pos_exc_value; clear both
    /// pos_exception and pos_exc_value on the success fallthrough.
    fn emit_store_and_reset_exception(&mut self, result_loc: Option<&Loc>) {
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        let exc_value_addr = crate::jit_exc_value_addr() as i64;
        let exc_type_addr = crate::jit_exc_type_addr() as i64;
        if let Some(loc) = result_loc {
            let (sr, so) = self.addr_as_reg_offset(exc_value_addr);
            match loc {
                Loc::Reg(dst) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::mov_rm(&mut self.mc, dst.value, (sr, so));
                }
                Loc::Frame(frame) => {
                    let ofs = frame.ebp_loc.value;
                    self.forget_if_scratch_written(scratch);
                    rx86::mov_rm(&mut self.mc, scratch, (sr, so));
                    rx86::mov_br(&mut self.mc, ofs, scratch);
                }
                other => panic!(
                    "emit_store_and_reset_exception: unhandled result location \
                {other:?} — the exception value would be dropped"
                ),
            }
        }
        let (sr, so) = self.addr_as_reg_offset(exc_value_addr);
        rx86::mov_mi(&mut self.mc, (sr, so), 0);
        let (sr, so) = self.addr_as_reg_offset(exc_type_addr);
        rx86::mov_mi(&mut self.mc, (sr, so), 0);
    }

    /// Emit SETcc into a register (zero-extend to 64-bit).
    fn emit_setcc(&mut self, cc: u8, dst_reg: u8) {
        match cc {
            CC_E => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; sete  Rb(dst_reg));
            }
            CC_NE => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setne Rb(dst_reg));
            }
            CC_L => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setl  Rb(dst_reg));
            }
            CC_GE => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setge Rb(dst_reg));
            }
            CC_LE => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setle Rb(dst_reg));
            }
            CC_G => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setg  Rb(dst_reg));
            }
            CC_B => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setb  Rb(dst_reg));
            }
            CC_AE => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setae Rb(dst_reg));
            }
            CC_BE => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setbe Rb(dst_reg));
            }
            CC_A => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; seta  Rb(dst_reg));
            }
            CC_S => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; sets  Rb(dst_reg));
            }
            CC_NS => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setns Rb(dst_reg));
            }
            CC_O => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; seto  Rb(dst_reg));
            }
            CC_NO => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; setno Rb(dst_reg));
            }
            _ => {
                self.forget_if_scratch_written(dst_reg);
                dynasm!(self.mc ; .arch x64 ; sete  Rb(dst_reg));
            }
        }
        self.forget_if_scratch_written(dst_reg);
        dynasm!(self.mc ; .arch x64 ; movzx Rd(dst_reg), Rb(dst_reg));
    }

    /// `assembler.py _if_parity_clear_zero_and_carry`.
    ///
    /// UCOMISD sets PF on an unordered compare, together with ZF and CF, so
    /// `sete` / `setb` / `setbe` would report NaN as equal / less-than and
    /// `setne` would report it as not-not-equal.  `cmp rbp, 0` on the frame
    /// pointer — never null inside compiled code — clears ZF and CF, and is
    /// jumped over when PF is clear.
    fn emit_if_parity_clear_zero_and_carry(&mut self) {
        let ordered = self.mc.new_dynamic_label();
        dynasm!(self.mc ; .arch x64
        ; jnp =>ordered
        );
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64
            ; cmp rbp, 0
            ; =>ordered
        );
    }

    /// x86/assembler.py `flush_cc` parity.
    ///
    /// After emitting a CMP/TEST that leaves a boolean in the
    /// condition flags, call this. If the regalloc picked `frame_reg`
    /// (rbp) for `result_loc` the value is treated as living in the cc
    /// — `guard_success_cc` is published for the following guard to
    /// consume. Otherwise the boolean is materialised via a zeroed
    /// register + `SETcc` of its low byte. The MOV-zero + SETcc shape
    /// matches PyPy's emission and gives the regalloc a clean i64
    /// value for non-guard consumers (e.g. boolean stored into a
    /// frame slot).
    fn flush_cc(&mut self, cond: u8, result_loc: Option<&Loc>) {
        // `assembler.py:1293 flush_cc` opens with
        // `assert self.guard_success_cc == rx86.cond_none` — a condition
        // still pending here was published by an earlier op and never
        // consumed, which would make the following guard branch on it.
        debug_assert!(
            self.guard_success_cc.is_none(),
            "flush_cc: guard_success_cc already set",
        );
        let frame_reg_value = crate::x86::regalloc::frame_reg().value;
        if let Some(Loc::Reg(r)) = result_loc {
            if r.value == frame_reg_value {
                // Sentinel: the next op accepts cc.
                self.guard_success_cc = Some(cond);
                return;
            }
            // `assembler.py:1300` clears the destination with `MOV imm0`
            // before `SET_ir` because `SETcc` writes only the low byte.
            // `emit_setcc` ends in `movzx r32, r8`, which zeroes bits 8..63
            // on its own, so the same two-instruction sequence is spelled
            // without the leading MOV.
            self.emit_setcc(cond, r.value);
        }
    }

    /// x86/regalloc.py `load_condition_into_cc` parity for the
    /// emit side. If the previous op already published a cond in
    /// `guard_success_cc`, the guard reads it directly. Otherwise the
    /// guard arg is a materialised boolean and we re-issue
    /// TEST + set CC_NE so `implement_guard` has a flag state to jump
    /// off of.
    fn load_condition_into_cc(&mut self, loc: &Loc) {
        if self.guard_success_cc.is_some() {
            return;
        }
        self.emit_test_loc(loc);
        self.guard_success_cc = Some(CC_NE);
    }

    /// Map an integer comparison OpCode to a condition code.
    fn opcode_to_cc(opcode: OpCode) -> u8 {
        match opcode {
            OpCode::IntLt => CC_L,
            OpCode::IntLe => CC_LE,
            OpCode::IntGt => CC_G,
            OpCode::IntGe => CC_GE,
            OpCode::IntEq | OpCode::PtrEq | OpCode::InstancePtrEq => CC_E,
            OpCode::IntNe | OpCode::PtrNe | OpCode::InstancePtrNe => CC_NE,
            OpCode::UintLt => CC_B,
            OpCode::UintLe => CC_BE,
            OpCode::UintGt => CC_A,
            OpCode::UintGe => CC_AE,
            _ => CC_E,
        }
    }

    /// Guard with faillocs — emit conditional jump and store faillocs on descr.
    fn implement_guard_with_faillocs(
        &mut self,
        op: &Op,
        op_index: usize,
        fail_index: u32,
        guard_argloc: Option<Loc>,
        faillocs: &[Option<Loc>],
    ) {
        let cc = self
            .guard_success_cc
            .take()
            .expect("implement_guard_with_faillocs: guard_success_cc not set");
        let fail_cc = invert_cc(cc);
        let fail_label = self.emit_guard_jcc(fail_cc);
        let pos = self.mc.offset().0;
        self.append_guard_token_with_faillocs(
            op,
            op_index,
            fail_index,
            fail_label,
            guard_argloc,
            faillocs,
        );
        self.set_last_guard_jump_offset(pos);
    }

    /// `implement_guard`: `guard_token.pos_jump_offset = pos - 4`, the
    /// target field of the `Jcc`/`JMP` ending at `pos`. dynasm encodes a
    /// branch to a dynamic label with a 32-bit displacement.
    fn set_last_guard_jump_offset(&mut self, pos: usize) {
        self.pending_guard_tokens
            .last_mut()
            .expect("guard token appended")
            .pos_jump_offset = Some(pos - 4);
    }

    /// Guard no-jump with faillocs.
    fn implement_guard_nojump_with_faillocs(
        &mut self,
        op: &Op,
        op_index: usize,
        fail_index: u32,
        guard_argloc: Option<Loc>,
        faillocs: &[Option<Loc>],
    ) {
        let fail_label = self.mc.new_dynamic_label();
        self.append_guard_token_with_faillocs(
            op,
            op_index,
            fail_index,
            fail_label,
            guard_argloc,
            faillocs,
        );
    }

    /// `assembler.py genop_guard_guard_not_invalidated` — the guard tests
    /// nothing and emits nothing. `cpu.invalidate_loop` later writes
    /// `JMP rel32` (five bytes) over the instructions that follow, while
    /// every other mutator is quiesced (`LoopInvalidation::invalidate`).
    ///
    /// `regalloc.py consider_guard_not_invalidated` calls
    /// `ensure_next_label_is_at_least_at_position(n + 5)` so that patch
    /// cannot overwrite the next label. `flush_loop` honours that floor
    /// when the label is bound, and again at the end of the trace so five
    /// bytes exist before the recovery stubs.
    fn implement_guard_not_invalidated_with_faillocs(
        &mut self,
        op: &Op,
        op_index: usize,
        fail_index: u32,
        guard_argloc: Option<Loc>,
        faillocs: &[Option<Loc>],
    ) {
        // `genop_guard_guard_not_invalidated`: `pos` is the opcode byte of
        // the not-yet-written `JMP`; `pos + 1` is "after potential jmp".
        let pos = self.mc.offset().0;
        self.implement_guard_nojump_with_faillocs(op, op_index, fail_index, guard_argloc, faillocs);
        let token = self
            .pending_guard_tokens
            .last_mut()
            .expect("guard token appended");
        token.pos_jump_offset = Some(pos + 1);
        token.guard_not_invalidated = true;
        self.ensure_next_label_is_at_least_at_position(pos + 5);
    }

    /// `regalloc.py ensure_next_label_is_at_least_at_position`.
    fn ensure_next_label_is_at_least_at_position(&mut self, at_least_position: usize) {
        self.min_bytes_before_label = self.min_bytes_before_label.max(at_least_position);
    }

    /// `regalloc.py flush_loop`. Pad with one `X86_64_CodeBuilder.MULTIBYTE_NOPs`
    /// entry so the next label is 16-byte aligned and not before
    /// `min_bytes_before_label`.
    fn flush_loop(&mut self) {
        // `RegAlloc.flush_loop` calls `MachineCodeBlockWrapper.get_relative_pos`,
        // which forgets the scratch register when it breaks the basic block.
        self.forget_scratch_register();
        let current_pos = self.mc.offset().0;
        let aligned = (current_pos + 15) & !15;
        let target_pos = aligned.max(self.min_bytes_before_label);
        let insert_nops = target_pos - current_pos;
        assert!(
            insert_nops <= 15,
            "flush_loop pad {insert_nops} exceeds MULTIBYTE_NOPs"
        );
        if insert_nops > 0 {
            self.mc.extend(multibyte_nop(insert_nops).iter().copied());
        }
    }

    fn implement_guard_always_fails_with_faillocs(
        &mut self,
        op: &Op,
        op_index: usize,
        fail_index: u32,
        guard_argloc: Option<Loc>,
        faillocs: &[Option<Loc>],
    ) {
        let fail_label = self.mc.new_dynamic_label();
        dynasm!(self.mc ; .arch x64 ; jmp =>fail_label);
        let pos = self.mc.offset().0;
        self.forget_after_call_or_jmp();
        self.append_guard_token_with_faillocs(
            op,
            op_index,
            fail_index,
            fail_label,
            guard_argloc,
            faillocs,
        );
        self.set_last_guard_jump_offset(pos);
    }

    /// Append guard token with regalloc faillocs instead of opref_to_slot snapshot.
    fn append_guard_token_with_faillocs(
        &mut self,
        op: &Op,
        op_index: usize,
        fail_index: u32,
        fail_label: DynamicLabel,
        guard_argloc: Option<Loc>,
        faillocs: &[Option<Loc>],
    ) {
        // assembler.py _store_force_index parity:
        // If a CALL_ASSEMBLER already pre-allocated this guard's descr
        // (stored in pending_force_descr), reuse it — same Arc, same ptr
        // that was written to jf_force_descr.
        // Stamp the per-trace fail_index and trace_id onto the metainterp
        // ResumeGuardDescr (`op.descr`).  `compile.py` reserves these
        // slots for the `ResumeDescr` family; gate the writes accordingly
        // so non-resume meta descrs (Done* / Exit* / Propagate) take the
        // default panic path.  The metainterp's `build_guard_metadata`
        // (`compile.rs`) used to do this after backend codegen with
        // the same sequential counter; doing it here lets readers consume
        // the canonical metainterp identity before metadata builds.
        let descr_arc = op.getdescr();
        if let Some(d) = descr_arc.as_ref() {
            if d.is_resume_guard() || d.is_resume_guard_copied() {
                if let Some(fd) = d.as_fail_descr() {
                    fd.set_fail_index_per_trace(fail_index);
                    fd.set_trace_id(self.trace_id);
                }
            }
        }
        let descr: majit_ir::DescrRef = if let Some(pre) = self.pending_force_descr.take() {
            pre
        } else if let Some(d) = descr_arc {
            // Guard exit — `compile.py` ResumeGuardDescr family.
            // Types already live on `op.descr`; do not
            // `infer_fail_arg_types().to_vec()` a second copy.
            d
        } else {
            // Test scaffold: tests synthesise guard ops without op.descr.
            // Mint a fresh metainterp ResumeGuardDescr to carry the
            // codegen-time identity (fail_index / trace_id / fail_arg_types).
            let fresh = majit_backend::make_resume_guard_descr_typed(
                self.infer_fail_arg_types(op, Some(op_index)).into_vec(),
            );
            if let Some(fd) = fresh.as_fail_descr() {
                fd.set_fail_index_per_trace(fail_index);
                fd.set_trace_id(self.trace_id);
            }
            fresh
        };
        let descr_fd = descr.as_fail_descr().expect("guard descr is FailDescr");
        if crate::majit_log_enabled() {
            eprintln!(
                "[dynasm] guard-token: fail_index={} op_index={} opcode={:?} fail_args={:?} fail_arg_types={:?} faillocs={:?}",
                fail_index,
                op_index,
                op.opcode,
                op.guard_fail_args(),
                descr_fd.fail_arg_types(),
                faillocs
            );
        }

        // `llsupport/assembler.py store_info_on_descr` parity:
        // encode each fail-arg location as a USHORT.  PyPy's encoding —
        //   None              → 0xFFFF
        //   GPR register      → position in `cpu.gen_regs`
        //   float register    → len(gen_regs) + position in `cpu.float_regs`
        //   stack             → (loc.value - base_ofs) // WORD
        //                         (here: `f.get_position() + JITFRAME_FIXED_SIZE`)
        // A constant fail-arg does not fit that USHORT. Pyre allocates a
        // const-store slot, writes the bits, and encodes the slot so
        // deopt reads a normal stack position (`_decode_pos`).
        let mut const_stores: Vec<(usize, i64)> = Vec::new();
        let rd_locs: majit_ir::RdLocs = faillocs
            .iter()
            .map(|fl| {
                // `locs_for_fail` → `self.loc`: a float constant is
                // `ConstFloatLoc`. `store_info_on_descr` would encode
                // `loc.is_float()` as `len(gen_regs) + loc.value * coeff`,
                // and `ConstFloatLoc.value` is the pool address, not an xmm
                // index. Copy the bits into the same const-store slot an
                // `ImmedFloat` uses so `rd_locs` stays a jitframe position
                // (`_decode_pos`).
                let bits = match fl {
                    None => return 0xFFFF,
                    Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => i.value,
                    Some(Loc::ConstFloat(c)) => Self::const_float_bits(*c),
                    Some(loc) => return deadframe_slot_for_loc(loc).unwrap_or(0xFFFF),
                };
                let slot = self.frame_depth;
                self.frame_depth += 1;
                const_stores.push((slot, bits));
                slot as u16
            })
            .collect();
        // Stamp source_op_index directly on the meta descr (UnsafeCell slot
        // owned by ResumeGuardDescr / ResumeGuardCopiedDescr per
        // resume_guard_descr.rs); `layout_for_fail_descr` reads it back
        // via `fd.source_op_index()` so no side-table is needed.
        if descr_fd.is_resume_guard() || descr_fd.is_resume_guard_copied() {
            descr_fd.set_source_op_index(op_index);
        }
        // `llsupport/assembler.py guardtok.faildescr.rd_locs = positions`
        // — write through the trait accessor so the metainterp
        // `AbstractFailDescr` (`history.py _attrs_`) receives the
        // canonical copy.  Must follow the `meta_descr` stamp above.
        descr_fd.set_rd_locs(rd_locs);
        // `regalloc.py consider_guard_value` records
        // `all_reg_indexes[x.value]`, a deadframe slot; `llmodel.py
        // get_value_direct` reads the raw jitframe word at that slot. The
        // shared failure stub saves every managed register into the jitframe
        // before recovery runs, so the operand remains readable even when it
        // is not a fail-arg. Stamping while laying the guard out means
        // `store_hash` (`compile.py`, gated on `status == 0`) leaves it
        // alone and `must_compile` hashes the (guard, failing value) pair
        // instead of the guard alone.  Without it a guard whose failing value
        // never repeats still accumulates in one bucket and compiles another
        // bridge every `trace_eagerness` failures, without bound.
        if op.opcode == majit_ir::OpCode::GuardValue
            && let Some(slot) = guard_argloc.as_ref().and_then(deadframe_slot_for_loc)
        {
            let type_tag = match op.arg(0).to_opref().ty() {
                Some(majit_ir::Type::Ref) => majit_backend::STATUS_TY_REF,
                Some(majit_ir::Type::Float) => majit_backend::STATUS_TY_FLOAT,
                _ => majit_backend::STATUS_TY_INT,
            };
            descr_fd.make_a_counter_per_value(slot as u32, type_tag);
        }
        if crate::majit_log_enabled() {
            eprintln!(
                "[dynasm] guard-token-slots: fail_index={} rd_locs={:?}",
                fail_index,
                descr_fd.rd_locs()
            );
        }
        let gcmap = self.guard_gcmap_from_faillocs(descr_fd.fail_arg_types(), faillocs);

        // Reuse the cell pre-allocated by `_store_force_index_if_next_guard`
        // when this guard is paired with a CALL_ASSEMBLER's force-store —
        // jf_force_descr and jf_descr then resolve to the same cell, and
        // `fail_descrs[fail_index]` carries exactly one entry per guard.
        let fail_cell_ptr = self
            .pending_force_cell
            .take()
            .unwrap_or_else(|| self.fail_descrs.push(descr.clone()));
        self.pending_guard_tokens.push(GuardToken {
            fail_label,
            fail_descr: descr.clone(),
            fail_cell_ptr,
            const_stores,
            gcmap,
            pos_jump_offset: None,
            guard_not_invalidated: false,
            must_save_exception: matches!(
                op.opcode,
                OpCode::GuardException | OpCode::GuardNoException | OpCode::GuardNotForced
            ),
        });
        if op.opcode == OpCode::GuardNotForced2 {
            self.finish_gcmap = Some(gcmap);
        }
    }

    /// x86/assembler.py `store_force_descr`: GUARD_NOT_FORCED_2 is not a
    /// conditional exit.  It publishes the resume descriptor and finish
    /// gcmap that FORCE_TOKEN may expose after the wrapper has returned.
    fn store_force_descr_with_faillocs(
        &mut self,
        op: &Op,
        op_index: usize,
        fail_index: u32,
        guard_argloc: Option<Loc>,
        faillocs: &[Option<Loc>],
    ) {
        let unused_label = self.mc.new_dynamic_label();
        self.append_guard_token_with_faillocs(
            op,
            op_index,
            fail_index,
            unused_label,
            guard_argloc,
            faillocs,
        );
        let token = self
            .pending_guard_tokens
            .pop()
            .expect("GUARD_NOT_FORCED_2 descriptor token");
        for &(slot, value) in &token.const_stores {
            let ofs = Self::slot_offset(slot);
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            self.load_scratch(value);
            rx86::mov_br(&mut self.mc, ofs, scratch);
        }
        // `store_force_descr`: `mov r11, descr`, `mov [jf_force_descr], r11`.
        let descr_ptr = token.fail_cell_ptr as i64;
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        self.load_scratch(descr_ptr);
        rx86::mov_br(&mut self.mc, JF_FORCE_DESCR_OFS, scratch);
        self.finish_gcmap = Some(token.gcmap);
    }

    // assembler.py:652 write_pending_failure_recoveries

    /// assembler.py:982 generate_quick_failure.
    ///
    /// RPython parity: the quick-failure stub saves managed registers into the
    /// fixed jitframe prefix before publishing jf_descr and returning.
    fn generate_quick_failure(
        &mut self,
        guard_token: GuardToken,
        save_regs_label: DynamicLabel,
    ) -> RecoveryStub {
        let stub_start = self.mc.offset();

        let fail_label = guard_token.fail_label;
        if majit_ir::debug::have_debug_prints() {
            majit_ir::debug::log_one(
                "jit-backend",
                &format!("recovery stub: binding {fail_label:?}"),
            );
        }
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>fail_label);

        dynasm!(self.mc ; .arch x64 ; call =>save_regs_label);
        self.forget_after_call_or_jmp();

        // llsupport/assembler.py store_info_on_descr — must_save_exception
        // guards run the exc=True failure-recovery variant: stage pos_exc_value
        // into jf_guard_exc and clear both globals so grab_exc_value reads the
        // value off the deadframe (assembler.py:2089-2096 _build_failure_recovery).
        // rax / scratch are call-clobbered and reused by the descr store below,
        // so using them here (before that store) is safe.
        if guard_token.must_save_exception {
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            let exc_value_addr = crate::jit_exc_value_addr() as i64;
            let exc_type_addr = crate::jit_exc_type_addr() as i64;
            self.forget_if_scratch_written(scratch);
            rx86::mov_ri(&mut self.mc, scratch, exc_value_addr);
            rx86::mov_rm(&mut self.mc, rx86::EAX, (scratch, 0)); // rax = *pos_exc_value
            rx86::mov_mi(&mut self.mc, (scratch, 0), 0); // *pos_exc_value = 0
            self.forget_if_scratch_written(scratch);
            rx86::mov_ri(&mut self.mc, scratch, exc_type_addr);
            rx86::mov_mi(&mut self.mc, (scratch, 0), 0); // *pos_exception = 0
            rx86::mov_br(&mut self.mc, JF_GUARD_EXC_OFS, rx86::EAX); // jf_guard_exc = excval
        }

        let descr_ptr = guard_token.fail_cell_ptr as i64;
        rx86::mov_ri(&mut self.mc, rx86::EAX, descr_ptr);
        rx86::mov_br(&mut self.mc, JF_DESCR_OFS, rx86::EAX);
        self.push_gcmap(guard_token.gcmap);

        for &(slot, val) in &guard_token.const_stores {
            let ofs = Self::slot_offset(slot);
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            self.load_scratch(val);
            rx86::mov_br(&mut self.mc, ofs, scratch);
        }

        self._call_footer();
        RecoveryStub {
            fail_descr: guard_token.fail_descr,
            pos_recovery_stub: stub_start.0,
            pos_jump_offset: guard_token.pos_jump_offset,
            guard_not_invalidated: guard_token.guard_not_invalidated,
        }
    }

    /// `SlowPath.__init__`: emit `J_il` to `slow_label` and record the r11
    /// cache. Conditional jumps do not forget. `continue_label` stays
    /// unbound until `set_continue_here`.
    fn emit_slow_jcc(&mut self, cc: u8, kind: SlowPathKind) -> SlowPath {
        let slow_label = self.mc.new_dynamic_label();
        let continue_label = self.mc.new_dynamic_label();
        self.emit_jcc_to_label(cc, slow_label);
        SlowPath {
            slow_label,
            continue_label,
            saved_scratch_value_1: self.scratch_register_value,
            saved_scratch_value_2: -1,
            kind,
        }
    }

    /// `SlowPath.set_continue_addr`. Binds the fast-path continue point
    /// without `forget_scratch_register`: `get_relative_pos` is asked not
    /// to break the block, so the not-taken edge keeps the r11 cache.
    fn set_continue_here(&mut self, sp: &mut SlowPath) {
        sp.saved_scratch_value_2 = self.scratch_register_value;
        let continue_label = sp.continue_label;
        dynasm!(self.mc ; .arch x64 ; =>continue_label);
    }

    /// `Assembler386.flush_pending_slowpaths`.
    ///
    /// An append during `generate_body` is emitted after the current
    /// epilogue, which is what iterating `pending_slowpaths` does.
    fn flush_pending_slowpaths(&mut self) {
        loop {
            let pending = std::mem::take(&mut self.pending_slowpaths);
            if pending.is_empty() {
                break;
            }
            for sp in pending {
                let slow_label = sp.slow_label;
                let continue_label = sp.continue_label;
                dynasm!(self.mc ; .arch x64 ; =>slow_label);
                // `restore_scratch_register_known_value` emits no code.
                self.scratch_register_value = sp.saved_scratch_value_1;
                self.generate_slowpath_body(sp.kind);
                // `load_scratch_if_known`: `-1` is unknown.
                if sp.saved_scratch_value_2 != -1 {
                    self.load_scratch(sp.saved_scratch_value_2);
                }
                dynasm!(self.mc ; .arch x64 ; jmp =>continue_label);
                self.forget_after_call_or_jmp();
            }
        }
    }

    /// `WriteBarrierSlowPath.generate_body`.
    ///
    /// Card marking tests `GCFLAG_CARDS_SET` with the sign flag of the fast
    /// path's `TEST8` (`js`) and, after the helper, with the helper's own
    /// trailing `TEST8` (`jns`). `jns` lands at the end of this body, so
    /// both arms fall into `SlowPath.generate`'s `load_scratch_if_known`
    /// and the jump back. The frame helper (`helper_num == 4`) is not
    /// passed a stack argument; `build_wb_slowpath` returns from it with
    /// `ret` and from the others with `ret 8`.
    fn generate_slowpath_body(&mut self, kind: SlowPathKind) {
        match kind {
            SlowPathKind::WriteBarrier {
                loc_base,
                loc_index,
                helper_num,
                card_marking,
                card_page_shift,
            } => {
                let card_mark = if card_marking {
                    let card_mark = self.mc.new_dynamic_label();
                    self.emit_jcc_to_label(CC_S, card_mark);
                    Some(card_mark)
                } else {
                    None
                };

                if helper_num != 4 {
                    dynasm!(self.mc ; .arch x64 ; push Rq(loc_base.value));
                }
                let helper = self.wb_slowpath[helper_num];
                assert!(
                    helper != 0,
                    "wb_slowpath[{helper_num}] was not built (X86CpuExt::ensure_wb_slowpath)"
                );
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                self.load_scratch(helper as i64);
                dynasm!(self.mc ; .arch x64 ; call Rq(scratch));
                self.forget_after_call_or_jmp();

                if let Some(card_mark) = card_mark {
                    let after_cards = self.mc.new_dynamic_label();
                    self.emit_jcc_to_label(CC_NS, after_cards);
                    dynasm!(self.mc ; .arch x64 ; =>card_mark);
                    let loc_index = loc_index.expect("card marking records loc_index");
                    // Register and frame arms copy the index into r11 and do not
                    // update `scratch_register_value`. The immediate arm is an
                    // `OR8` and leaves r11 alone.
                    if matches!(loc_index, Loc::Reg(_) | Loc::Frame(_)) {
                        self.forget_scratch_register();
                    }
                    encode_wb_array_card_mark(
                        &mut self.mc,
                        loc_base.value,
                        &loc_index,
                        card_page_shift,
                    );
                    dynasm!(self.mc ; .arch x64 ; =>after_cards);
                }
            }
            // `StackCheckSlowPath.generate_body`: one `call`.
            SlowPathKind::StackCheck => {
                let helper = self.stack_check_slowpath;
                assert!(
                    helper != 0,
                    "StackCheck queued without stack_check_slowpath"
                );
                self.load_scratch(helper as i64);
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                dynasm!(self.mc ; .arch x64 ; call Rq(scratch));
                self.forget_after_call_or_jmp();
            }
            // `IncreaseStackSlowPath.generate_body`: park the prologue
            // spill at `[rsp+WORD]` (`_call_header` has no
            // `PASS_ON_MY_FRAME` scratch; that slot is a callee-save),
            // store the depth, publish the gcmap captured at the check,
            // call `build_frame_realloc_slowpath`, then write the spill
            // back. The helper parks `X86_64_XMM_SCRATCH_REG` across
            // `realloc_frame`.
            SlowPathKind::IncreaseStack { gcmap } => {
                let xmm = crate::regloc::X86_64_XMM_SCRATCH_REG.value;
                rx86::movsd_xs(&mut self.mc, xmm, WORD as i32);
                rx86::mov_si(&mut self.mc, WORD as i32, 0x00ff_ffff);
                let imm_ofs = self.mc.offset().0 - 4;
                self.frame_depth_to_patch.push(imm_ofs);
                self.push_gcmap(gcmap as *mut usize);
                let helper = self.frame_realloc_slowpath;
                assert!(
                    helper != 0,
                    "IncreaseStack queued without frame_realloc_slowpath"
                );
                self.load_scratch(helper as i64);
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                dynasm!(self.mc ; .arch x64 ; call Rq(scratch));
                self.forget_after_call_or_jmp();
                rx86::movsd_sx(&mut self.mc, WORD as i32, xmm);
            }
        }
    }

    /// assembler.py:1005 write_pending_failure_recoveries.
    /// Returns recovery stub offsets for post-finalize address fixup.
    fn write_pending_failure_recoveries(&mut self) -> Vec<RecoveryStub> {
        // `flush_pending_slowpaths` before the stub loop: a slow-path body
        // may append a guard token to `pending_guard_tokens`.
        self.flush_pending_slowpaths();
        // Emit a shared _push_all_regs_to_frame routine once, then let each
        // generate_quick_failure() stub call it.  Iterate `ALL_CORE_REGS`
        // / `ALL_FLOAT_REGS` (Win64-aware: R13 dropped from GPRs, XMM5..14
        // dropped from FPRs) so save_regs_label, the gcmap built off
        // `core_reg_index`, and the post-call pop all agree on slot
        // assignments.
        let save_regs_label = self.mc.new_dynamic_label();
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>save_regs_label);
        for &reg in crate::x86::regalloc::ALL_CORE_REGS.iter() {
            let save_slot = core_reg_position(reg).expect("managed x86_64 GPR");
            let ofs = Self::slot_offset(save_slot);
            rx86::mov_br(&mut self.mc, ofs, reg.value);
        }
        for &reg in crate::x86::regalloc::ALL_FLOAT_REGS.iter() {
            let save_slot = float_reg_position(reg).expect("managed x86_64 XMM");
            let ofs = Self::slot_offset(save_slot);
            rx86::movsd_bx(&mut self.mc, ofs, reg.value);
        }
        dynasm!(self.mc ; .arch x64 ; ret);
        self.forget_after_call_or_jmp();

        if crate::majit_log_enabled() {
            eprintln!(
                "[dynasm] write_pending_failure_recoveries: {} tokens",
                self.pending_guard_tokens.len()
            );
        }
        let mut stub_offsets = Vec::new();
        for guard_token in std::mem::take(&mut self.pending_guard_tokens) {
            stub_offsets.push(self.generate_quick_failure(guard_token, save_regs_label));
        }
        if majit_ir::debug::have_debug_prints() {
            majit_ir::debug::log_one(
                "jit-backend",
                &format!("write_pending done: {} stubs", stub_offsets.len()),
            );
        }
        // `generate_propagate_error_64`: one trampoline after the stubs.
        // `forget` before the bind — the label is a join, not a
        // `SlowPath` continue edge. `jmp r11` reaches
        // `propagate_exception_path` in its own buffer.
        if let Some(label) = self.pending_memoryerror_trampoline {
            let path = self.propagate_exception_path;
            assert!(
                path != 0,
                "memory-error trampoline without propagate_exception_path"
            );
            self.forget_scratch_register();
            dynasm!(self.mc ; .arch x64 ; =>label);
            self.load_scratch(path as i64);
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            dynasm!(self.mc ; .arch x64 ; jmp Rq(scratch));
            self.forget_after_call_or_jmp();
        }
        stub_offsets
    }

    /// assembler.py patch_pending_failure_recoveries — set
    /// `tok.faildescr.adr_jump_offset` to the raw address of the 4-byte
    /// target field in the guard's `JMP`/`Jcond`. dynasm already resolved
    /// that field to the recovery stub when it bound `fail_label`.
    fn patch_pending_failure_recoveries(rawstart: usize, stubs: &[RecoveryStub]) {
        for stub in stubs {
            let Some(pos_jump_offset) = stub.pos_jump_offset else {
                continue;
            };
            let addr = rawstart + pos_jump_offset;
            if !stub.guard_not_invalidated {
                debug_assert_eq!(
                    addr as i64 + 4 + unsafe { (addr as *const i32).read_unaligned() } as i64,
                    (rawstart + stub.pos_recovery_stub) as i64,
                    "guard branch target field does not reach its recovery stub"
                );
            }
            if let Some(fd) = stub.fail_descr.as_fail_descr() {
                fd.set_adr_jump_offset(addr);
            }
        }
    }

    /// `assembler.py patch_pending_failure_recoveries` — the
    /// `GUARD_NOT_INVALIDATED` arm of the same walk.  Rather than patching the
    /// guard now, record `(addr-in-the-code-of-the-not-yet-written-jump-target,
    /// relative-target-to-use)` for `clt.invalidate_positions`, already encoded
    /// as the displacement the store will write.
    fn collect_invalidate_positions(
        rawstart: usize,
        stubs: &[RecoveryStub],
    ) -> Vec<majit_backend::InvalidatePosition> {
        stubs
            .iter()
            .filter(|stub| stub.guard_not_invalidated)
            .map(|stub| {
                let pos_jump_offset = stub
                    .pos_jump_offset
                    .expect("GUARD_NOT_INVALIDATED records its jump position");
                let relative_target = stub.pos_recovery_stub as i64 - (pos_jump_offset as i64 + 4);
                let relative_target = i32::try_from(relative_target)
                    .expect("guard recovery stub within JMP rel32 reach of its guard");
                // `JMP_l`: `E9 rel32`, five bytes; `invalidate_loop` writes the
                // opcode at `addr - 1`.
                majit_backend::InvalidatePosition {
                    addr: rawstart + pos_jump_offset - 1,
                    word: 0xE9 | u64::from(relative_target as u32) << 8,
                }
            })
            .collect()
    }

    /// `assembler.py:948 _patch_frame_depth` — overwrite the 32-bit
    /// `0xffffff` placeholder at `adr` with the finalised frame depth.
    ///
    /// PyPy uses `codebuf.MachineCodeBlockWrapper().writeimm32` +
    /// `copy_to_raw_memory(adr)`; here we write the four little-endian
    /// bytes directly inside a `with_writable` guard so the page-RW
    /// permissions match the platform's executable-memory policy.
    fn patch_frame_depth(adr: usize, allocated_depth: usize) {
        codebuf::with_writable(adr as *mut u8, 4, || unsafe {
            (adr as *mut i32).write_unaligned(allocated_depth as i32);
        });
    }

    /// `assembler.py:898 patch_stack_checks` — iterate
    /// `frame_depth_to_patch` and rewrite each placeholder immediate
    /// with the final `framedepth` (already absolute, including
    /// `JITFRAME_FIXED_SIZE`).
    ///
    /// Takes the patch list by slice rather than via `&self` so the
    /// caller (which has already consumed `self.mc` through
    /// `finalize()`) can still drive the patch step without keeping
    /// `Assembler386` partially moved.
    fn patch_stack_checks(framedepth: usize, rawstart: usize, offsets: &[usize]) {
        for &ofs in offsets {
            Self::patch_frame_depth(rawstart + ofs, framedepth);
        }
    }

    // assembler.py:965-987 patch_jump_for_descr

    /// assembler.py:965 patch_jump_for_descr: redirect a guard to a
    /// bridge.
    ///
    /// `adr_jump_offset` is the raw address of the 4-byte target field of
    /// the guard's `JMP`/`Jcond` (set by `patch_pending_failure_recoveries`).
    /// If the bridge is within rel32 reach of the jump, patch that field.
    /// Otherwise leave the field pointing at the recovery stub and clobber
    /// the stub with "MOV r11, bridge_addr; JMP r11"; the stub is at least
    /// that long.
    pub fn patch_jump_for_descr(descr: &dyn majit_ir::FailDescr, adr_new_target: usize) {
        let adr_jump_offset = descr.adr_jump_offset();
        assert!(adr_jump_offset != 0, "guard already patched");
        let offset = adr_new_target as i64 - (adr_jump_offset as i64 + 4);
        if let Ok(offset) = i32::try_from(offset) {
            codebuf::with_writable(adr_jump_offset as *mut u8, 4, || unsafe {
                (adr_jump_offset as *mut i32).write_unaligned(offset);
            });
        } else {
            let rel = unsafe { (adr_jump_offset as *const i32).read_unaligned() };
            let adr_target = (adr_jump_offset as i64 + 4 + rel as i64) as usize;
            codebuf::with_writable(adr_target as *mut u8, 13, || unsafe {
                let stub_ptr = adr_target as *mut u8;
                *stub_ptr = 0x49;
                *stub_ptr.add(1) = 0xBB;
                (stub_ptr.add(2) as *mut u64).write_unaligned(adr_new_target as u64);
                *stub_ptr.add(10) = 0x41;
                *stub_ptr.add(11) = 0xFF;
                *stub_ptr.add(12) = 0xE3;
            });
        }

        // assembler.py:987
        descr.set_adr_jump_offset(0); // "patched"
    }

    /// assembler.py:1138 redirect_call_assembler: patch old loop entry
    /// to JMP to new loop after retrace.
    pub fn redirect_call_assembler(
        old: &majit_backend::JitCellToken,
        new: &majit_backend::JitCellToken,
        old_addr: *const u8,
        new_addr: *const u8,
    ) {
        codebuf::with_writable(old_addr as *mut u8, 16, || {
            let old_ptr = old_addr as *mut u8;
            let offset = new_addr as isize - (old_addr as isize + 5);
            if offset >= i32::MIN as isize && offset <= i32::MAX as isize {
                unsafe {
                    *old_ptr = 0xE9;
                    (old_ptr.add(1) as *mut i32).write(offset as i32);
                }
            } else {
                unsafe {
                    *old_ptr = 0x49;
                    *old_ptr.add(1) = 0xBB;
                    (old_ptr.add(2) as *mut u64).write(new_addr as u64);
                    *old_ptr.add(10) = 0x41;
                    *old_ptr.add(11) = 0xFF;
                    *old_ptr.add(12) = 0xE3;
                }
            }
        });
        // `x86/assembler.py redirect_call_assembler`:
        // `asm_adr = newlooptoken._ll_raw_start`.
        let raw = new.ll_raw_start();
        let asm_adr = if raw != 0 { raw as u64 } else { new.number };
        majit_backend::redirect_assembler(old, new, asm_adr);
    }

    // genop_* — integer arithmetic

    /// INT_ADD: result = arg0 + arg1
    #[allow(dead_code)]
    fn genop_int_add(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; add rax, rcx
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_SUB: result = arg0 - arg1
    #[allow(dead_code)]
    fn genop_int_sub(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; sub rax, rcx
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_MUL: result = arg0 * arg1
    #[allow(dead_code)]
    fn genop_int_mul(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; imul rax, rcx
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_AND: result = arg0 & arg1
    #[allow(dead_code)]
    fn genop_int_and(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; and rax, rcx
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_OR: result = arg0 | arg1
    #[allow(dead_code)]
    fn genop_int_or(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; or rax, rcx
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_XOR: result = arg0 ^ arg1
    #[allow(dead_code)]
    fn genop_int_xor(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; xor rax, rcx
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_NEG: result = -arg0
    #[allow(dead_code)]
    fn genop_int_neg(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; neg rax
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_INVERT: result = ~arg0
    #[allow(dead_code)]
    fn genop_int_invert(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; not rax
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_LSHIFT: result = arg0 << arg1
    #[allow(dead_code)]
    fn genop_int_lshift(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; shl rax, cl
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// INT_RSHIFT: result = arg0 >> arg1 (arithmetic/signed)
    #[allow(dead_code)]
    fn genop_int_rshift(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; sar rax, cl
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// UINT_RSHIFT: result = arg0 >> arg1 (logical/unsigned)
    #[allow(dead_code)]
    fn genop_uint_rshift(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; shr rax, cl
        );
        self.store_rax_to_result(op.pos().get());
    }

    // genop_* — overflow arithmetic (assembler.py:1413-1425)

    /// assembler.py genop_int_add_ovf — delegates to genop_int_add,
    /// then sets guard_success_cc = 'NO'. On x86, ADD always sets OF.
    #[allow(dead_code)]
    fn genop_int_add_ovf(&mut self, op: &Op) {
        self.genop_int_add(op); // ADD sets OF on x86
        self.guard_success_cc = Some(CC_NO);
    }

    /// assembler.py genop_int_sub_ovf.
    #[allow(dead_code)]
    fn genop_int_sub_ovf(&mut self, op: &Op) {
        self.genop_int_sub(op);
        self.guard_success_cc = Some(CC_NO);
    }

    /// assembler.py genop_int_mul_ovf.
    #[allow(dead_code)]
    fn genop_int_mul_ovf(&mut self, op: &Op) {
        self.genop_int_mul(op); // IMUL sets OF on x86
        self.guard_success_cc = Some(CC_NO);
    }

    // genop_* — comparisons

    /// Emit SETcc/CSET to materialize a boolean result.
    /// x64: SETcc AL; MOVZX EAX, AL
    /// aarch64: CSET X0, cc
    #[allow(dead_code)]
    fn emit_setcc_to_result(&mut self, cc: u8, result_opref: OpRef) {
        match cc {
            CC_L => dynasm!(self.mc ; .arch x64 ; setl al),
            CC_LE => dynasm!(self.mc ; .arch x64 ; setle al),
            CC_G => dynasm!(self.mc ; .arch x64 ; setg al),
            CC_GE => dynasm!(self.mc ; .arch x64 ; setge al),
            CC_E => dynasm!(self.mc ; .arch x64 ; sete al),
            CC_NE => dynasm!(self.mc ; .arch x64 ; setne al),
            CC_B => dynasm!(self.mc ; .arch x64 ; setb al),
            CC_BE => dynasm!(self.mc ; .arch x64 ; setbe al),
            CC_A => dynasm!(self.mc ; .arch x64 ; seta al),
            CC_AE => dynasm!(self.mc ; .arch x64 ; setae al),
            CC_O => dynasm!(self.mc ; .arch x64 ; seto al),
            CC_NO => dynasm!(self.mc ; .arch x64 ; setno al),
            _ => dynasm!(self.mc ; .arch x64 ; sete al),
        }
        dynasm!(self.mc
            ; .arch x64
            ; movzx eax, al
        );
        self.store_rax_to_result(result_opref);
    }

    /// INT_IS_TRUE: result = (arg0 != 0)
    #[allow(dead_code)]
    fn genop_int_is_true(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; test rax, rax
        );
        self.guard_success_cc = Some(CC_NE);
        if !op.pos().get().is_none() {
            self.emit_setcc_to_result(CC_NE, op.pos().get());
        }
    }

    /// INT_IS_ZERO: result = (arg0 == 0)
    #[allow(dead_code)]
    fn genop_int_is_zero(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; test rax, rax
        );
        self.guard_success_cc = Some(CC_E);
        if !op.pos().get().is_none() {
            self.emit_setcc_to_result(CC_E, op.pos().get());
        }
    }

    // genop_* — guards

    /// llsupport/gc.py GcLLDescr_framework
    ///   .get_typeid_from_classptr_if_gcremovetypeptr(classptr)
    /// Looks up the materialized table populated by the runner from
    /// the active gc_ll_descr. RPython resolves the same value via
    /// `cpu.gc_ll_descr.get_typeid_from_classptr_if_gcremovetypeptr`.
    fn lookup_typeid_from_classptr(&self, classptr: usize) -> Option<u32> {
        self.classptr_to_typeid.get(&(classptr as i64)).copied()
    }

    fn emit_guard_jcc(&mut self, fail_cc: u8) -> DynamicLabel {
        let fail_label = self.mc.new_dynamic_label();
        match fail_cc {
            CC_L => dynasm!(self.mc ; .arch x64 ; jl =>fail_label),
            CC_LE => dynasm!(self.mc ; .arch x64 ; jle =>fail_label),
            CC_G => dynasm!(self.mc ; .arch x64 ; jg =>fail_label),
            CC_GE => dynasm!(self.mc ; .arch x64 ; jge =>fail_label),
            CC_E => dynasm!(self.mc ; .arch x64 ; je =>fail_label),
            CC_NE => dynasm!(self.mc ; .arch x64 ; jne =>fail_label),
            CC_B => dynasm!(self.mc ; .arch x64 ; jb =>fail_label),
            CC_BE => dynasm!(self.mc ; .arch x64 ; jbe =>fail_label),
            CC_A => dynasm!(self.mc ; .arch x64 ; ja =>fail_label),
            CC_AE => dynasm!(self.mc ; .arch x64 ; jae =>fail_label),
            CC_O => dynasm!(self.mc ; .arch x64 ; jo =>fail_label),
            CC_NO => dynasm!(self.mc ; .arch x64 ; jno =>fail_label),
            CC_S => dynasm!(self.mc ; .arch x64 ; js =>fail_label),
            CC_NS => dynasm!(self.mc ; .arch x64 ; jns =>fail_label),
            _ => dynasm!(self.mc ; .arch x64 ; je =>fail_label),
        }
        // aarch64: b.cond has 19-bit range (±1MB), which is too short
        // for forward references to recovery stubs. Use inverted condition
        // + unconditional branch (26-bit / ±128MB) pattern instead:
        //   b.NOT_cond >skip ; b =>fail_label ; skip:
        fail_label
    }

    fn emit_jcc_to_label(&mut self, fail_cc: u8, fail_label: DynamicLabel) {
        match fail_cc {
            CC_L => dynasm!(self.mc ; .arch x64 ; jl =>fail_label),
            CC_LE => dynasm!(self.mc ; .arch x64 ; jle =>fail_label),
            CC_G => dynasm!(self.mc ; .arch x64 ; jg =>fail_label),
            CC_GE => dynasm!(self.mc ; .arch x64 ; jge =>fail_label),
            CC_E => dynasm!(self.mc ; .arch x64 ; je =>fail_label),
            CC_NE => dynasm!(self.mc ; .arch x64 ; jne =>fail_label),
            CC_B => dynasm!(self.mc ; .arch x64 ; jb =>fail_label),
            CC_BE => dynasm!(self.mc ; .arch x64 ; jbe =>fail_label),
            CC_A => dynasm!(self.mc ; .arch x64 ; ja =>fail_label),
            CC_AE => dynasm!(self.mc ; .arch x64 ; jae =>fail_label),
            CC_O => dynasm!(self.mc ; .arch x64 ; jo =>fail_label),
            CC_NO => dynasm!(self.mc ; .arch x64 ; jno =>fail_label),
            CC_S => dynasm!(self.mc ; .arch x64 ; js =>fail_label),
            CC_NS => dynasm!(self.mc ; .arch x64 ; jns =>fail_label),
            _ => dynasm!(self.mc ; .arch x64 ; je =>fail_label),
        }
    }

    /// Infer fail_arg_types from `op.type_` (via `opref_type`) or
    /// `op.fail_arg_types`.
    fn infer_fail_arg_types(&self, op: &Op, op_index: Option<usize>) -> SmallVec<[Type; 8]> {
        if op.opcode == OpCode::Finish || op.opcode == OpCode::Jump {
            if let Some(descr_types) = op
                .with_fail_descr(|fd| {
                    let dt = fd.fail_arg_types();
                    (!dt.is_empty()).then(|| SmallVec::from_slice(dt))
                })
                .flatten()
            {
                return descr_types;
            }
        }
        let descr_arc = op.getdescr();
        if let Some(fd) = descr_arc.as_ref().and_then(|d| d.as_fail_descr()) {
            // Step A installs op.descr = ResumeGuardDescr with
            // post-numbering fail_arg_types via
            // store_final_boxes_in_guard (optimizeopt/mod.rs).
            // The hash once cited for Step A resolves nowhere in this
            // repository, so that symbol is the reference.
            // Prefer the descr for guards too; fall through to
            // op.fail_arg_types only for sharing-path guards
            // (optimizeopt/mod.rs) where op.descr=None.
            let dt = fd.fail_arg_types();
            let expected_len = op.guard_fail_args().map(|fa| fa.len()).unwrap_or(0);
            if dt.len() == expected_len && !dt.is_empty() {
                return SmallVec::from_slice(dt);
            }
        }
        if let Some(ts) = op.get_fail_arg_types() {
            let expected_len = if op.opcode == OpCode::Finish || op.opcode == OpCode::Jump {
                op.num_args()
            } else {
                op.guard_fail_args().map(|fa| fa.len()).unwrap_or(0)
            };
            if ts.len() == expected_len {
                SmallVec::from_slice(&ts)
            } else if op.opcode == OpCode::Finish || op.opcode == OpCode::Jump {
                op.args_slice()
                    .iter()
                    .map(|opref| {
                        self.opref_type_at(opref.to_opref(), op_index)
                            .unwrap_or_else(|| {
                                panic!(
                                    "infer_fail_arg_types: opref_type_at({:?}) returned None at \
                                 op_index={:?} (Finish/Jump arg): RPython box.type is fixed at \
                                 construction (resoperation.py:719/727/739)",
                                    opref, op_index
                                )
                            })
                    })
                    .collect()
            } else if let Some(fa) = op.guard_fail_args() {
                fa.iter()
                    .map(|opref| {
                        if opref.is_none() {
                            // resume.py parity: TAGCONST/TAGVIRTUAL
                            // slots are kept as OpRef::NONE in fail_args
                            // (PyPy filters them out; pyre keeps positional).
                            // `Type::Void` is the "hole" sentinel — value
                            // comes from the resume snapshot, not the
                            // deadframe, so downstream consumers
                            // (`guard_gcmap_from_faillocs`, `typed_outputs`
                            // reconstruction) must skip these slots. Earlier
                            // code used `Type::Ref`, which silently leaked a
                            // NULL `GcRef` into the gcmap and the shadow
                            // stack.
                            Type::Void
                        } else {
                            self.opref_type_at(opref.to_opref(), op_index).unwrap_or_else(|| {
                                panic!(
                                    "infer_fail_arg_types: opref_type_at({:?}) returned None at \
                                     op_index={:?} (fail_arg): RPython box.type is fixed at \
                                     construction (resoperation.py:719/727/739)",
                                    opref, op_index
                                )
                            })
                        }
                    })
                    .collect()
            } else {
                SmallVec::new()
            }
        } else if op.opcode == OpCode::Finish || op.opcode == OpCode::Jump {
            // Finish/Jump carry no failargs; their result kind comes from
            // the argument boxes, whose types are fixed at construction
            // (resoperation.py InputArgInt/727/739).  When neither a fail descr nor
            // a preset fail_arg_types list supplies them, infer from the
            // arglist so the FINISH's done_with_this_frame_descr kind
            // matches the caller's CALL_ASSEMBLER result kind (a Void
            // mismatch routes every return through the assembler helper
            // instead of the result-loading fast path).
            op.args_slice()
                .iter()
                .map(|opref| {
                    self.opref_type_at(opref.to_opref(), op_index)
                        .unwrap_or_else(|| {
                            panic!(
                                "infer_fail_arg_types: opref_type_at({:?}) returned None at \
                                 op_index={:?} (Finish/Jump arg): RPython box.type is fixed at \
                                 construction (resoperation.py:719/727/739)",
                                opref, op_index
                            )
                        })
                })
                .collect()
        } else if let Some(fa) = op.guard_fail_args() {
            fa.iter()
                .map(|opref| {
                    if opref.is_none() {
                        // resume.py:411-417 parity: see comment above —
                        // Type::Void is the "hole" sentinel.
                        Type::Void
                    } else {
                        self.opref_type_at(opref.to_opref(), op_index)
                            .unwrap_or_else(|| {
                                panic!(
                                    "infer_fail_arg_types: opref_type_at({:?}) returned None at \
                                 op_index={:?} (fail_arg): RPython box.type is fixed at \
                                 construction (resoperation.py:719/727/739)",
                                    opref, op_index
                                )
                            })
                    }
                })
                .collect()
        } else {
            SmallVec::new()
        }
    }

    /// assembler.py generate_guard_no_exception:
    /// `CMP heap(self.cpu.pos_exception()), imm0` with success on zero.
    fn emit_guard_no_exception_check(&mut self) {
        let exc_type_addr = crate::jit_exc_type_addr() as i64;
        let (sr, so) = self.addr_as_reg_offset(exc_type_addr);
        rx86::cmp_mi(&mut self.mc, (sr, so), 0);
        self.guard_success_cc = Some(CC_E);
    }

    /// `_store_force_index`: before a call that may force, store the next
    /// GUARD_NOT_FORCED / GUARD_NOT_FORCED_2 fail descr into `jf_force_descr`.
    /// Does not write `jf_descr` (`genop_guard_guard_not_forced` compares that
    /// field with zero; a fresh frame already holds zero).
    fn _store_force_index_if_next_guard(&mut self, ops: &[OpRc], op_idx: usize, fail_index: u32) {
        // assembler.py _find_nearby_operation(+1)
        let next_idx = op_idx + 1;
        if next_idx >= ops.len() {
            return;
        }
        let next_op = &ops[next_idx];
        if next_op.opcode != OpCode::GuardNotForced && next_op.opcode != OpCode::GuardNotForced2 {
            return;
        }
        // Pre-allocate the fail descr for the next GUARD_NOT_FORCED.
        // The full metadata (faillocs, rd_numb, etc.) will be filled in
        // when the guard is actually emitted in append_guard_token_with_faillocs.
        // Pre-allocated GuardNotForced descr — ResumeGuardDescr family.
        // Stamp the metainterp `AbstractFailDescr` Arc from `next_op.descr`
        // here so `append_guard_token_with_faillocs` does not need a second
        // pass through `unsafe { Arc::as_ptr as *mut }`.
        let descr_arc = next_op.getdescr();
        if let Some(d) = descr_arc.as_ref() {
            if d.is_resume_guard() || d.is_resume_guard_copied() {
                if let Some(fd) = d.as_fail_descr() {
                    fd.set_fail_index_per_trace(fail_index);
                    fd.set_trace_id(self.trace_id);
                }
            }
        }
        let descr: majit_ir::DescrRef = if let Some(d) = descr_arc {
            d
        } else {
            let fresh = majit_backend::make_resume_guard_descr_typed(
                self.infer_fail_arg_types(next_op, Some(next_idx))
                    .into_vec(),
            );
            if let Some(fd) = fresh.as_fail_descr() {
                fd.set_fail_index_per_trace(fail_index);
                fd.set_trace_id(self.trace_id);
            }
            fresh
        };
        // `force_token_to_dead_frame` (cranelift/compiler.rs)
        // recovers `jf_force_descr` via `recover_fail_descr_cell`, which
        // requires a `FailDescrCell` thin pointer.  Bake the cell pointer
        // here (not the bare `Arc<dyn Descr>` fat-pointer data half) and
        // hand the cell off to `append_guard_token_with_faillocs` so the
        // inline guard-exit path bakes the same identity into jf_descr.
        let descr_ptr = self.fail_descrs.push(descr.clone()) as i64;
        self.pending_force_descr = Some(descr);
        self.pending_force_cell = Some(descr_ptr as usize);

        // `_store_force_index`: `forget_scratch_register`, load the descr
        // into `X86_64_SCRATCH_REG`, then `mov [jf_force_descr], r11`.
        // R11 is outside the allocatable set, so the call's arguments stay
        // put. The load is a cell pointer rather than a gc-table slot: fail
        // descrs are `FailDescrCell`s, and `recover_fail_descr_cell` reads
        // that thin pointer back.
        self.forget_scratch_register();
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        self.load_scratch(descr_ptr);
        rx86::mov_br(&mut self.mc, JF_FORCE_DESCR_OFS, scratch);
    }

    // genop_* — control flow

    /// FINISH: store result (if any), store descr ptr, return jf_ptr.
    #[allow(dead_code)]
    fn genop_finish(&mut self, op: &Op, fail_index: u32) {
        // compiler.rs parity: trust explicit FINISH types only when
        // they match the actual result arity; otherwise infer from the op args.
        let finish_refs: Vec<OpRef> = op.args_slice().iter().map(|a| a.to_opref()).collect();
        let fail_arg_types = if let Some(explicit) = op.get_fail_arg_types() {
            if explicit.len() == finish_refs.len() {
                explicit.to_vec()
            } else {
                finish_refs
                    .iter()
                    .map(|opref| self.opref_type_at(*opref, None).unwrap_or(Type::Int))
                    .collect()
            }
        } else {
            finish_refs
                .iter()
                .map(|opref| self.opref_type_at(*opref, None).unwrap_or(Type::Int))
                .collect()
        };
        // compile.py parity: use type-specific global singleton.
        // FINISH op exit (DoneWithThisFrame*) — `compile.py:185` skips these.
        // Finish ops write the type-appropriate singleton pointer to jf_descr
        // so CALL_ASSEMBLER's fast path CMP matches the correct variant.
        let result_type = if fail_arg_types.is_empty() {
            Type::Void
        } else {
            fail_arg_types[0]
        };
        let global_descr_ptr = self.done_with_this_frame_descr_ptr_for_type(result_type);
        // Singleton-direct push (see OpCode::Finish above for rationale).
        let descr: majit_ir::DescrRef = self
            .done_with_this_frame_descr_arc_for_type(result_type)
            .expect(
                "genop_finish requires cpu-attached singleton — \
                 call `attach_default_test_descrs` or use `MetaInterp::new`",
            );

        // If there's a result argument, store it to jf_frame[0].
        // assembler.py:2291-2303 parity: float results use xmm0/MOVSD.
        if op.num_args() > 0 {
            let arg0 = op.arg(0).to_opref();
            let slot0_offset = Self::slot_offset(0);
            if result_type == Type::Float {
                // Float: load to xmm0, store via MOVSD
                self.load_arg_to_rax(arg0); // loads raw bits
                rx86::mov_br(&mut self.mc, slot0_offset, rx86::EAX); // store float bits via GPR
            } else {
                self.load_arg_to_rax(arg0);
                rx86::mov_br(&mut self.mc, slot0_offset, rx86::EAX);
            }
        }

        // Store descr pointer at jf_ptr[0] (jf_descr slot).
        // compile.py:665-674 parity: use global singleton pointer.
        let descr_ptr = global_descr_ptr;
        rx86::mov_ri(&mut self.mc, rx86::EAX, descr_ptr);
        rx86::mov_br(&mut self.mc, JF_DESCR_OFS, rx86::EAX);

        if result_type == Type::Ref {
            if let Some(gcmap) = self.finish_gcmap {
                gcmap_set_bit(gcmap, 0);
                self.push_gcmap(gcmap);
            } else {
                self.push_gcmap(self.gcmap_for_finish);
            }
        } else if let Some(gcmap) = self.finish_gcmap {
            self.push_gcmap(gcmap);
        } else {
            self.pop_gcmap();
        }

        // Emit epilogue (return jf_ptr).
        self._call_footer();

        // Singleton: jf_descr bakes the cpu-attached `global_descr_ptr`,
        // not the cell pointer (see OpCode::Finish comment above).
        self.fail_descrs.push(descr.clone());
    }

    // genop_* — type conversions

    // Float helpers

    /// Load a float value from `opref` into XMM0 (x64) / D0 (aarch64).
    /// Float values are stored as bit-cast i64 in frame slots.
    #[allow(dead_code)]
    fn load_float_arg_to_d0(&mut self, opref: OpRef) {
        match self.resolve_opref(opref) {
            ResolvedArg::Slot(offset) => {
                rx86::movsd_xb(&mut self.mc, 0, offset);
            }
            ResolvedArg::Const(_) => {
                panic!(
                    "float constants are ConstFloatLoc from X86XMMRegisterManager.convert_to_imm"
                );
            }
        }
    }

    /// Load a float value from `opref` into XMM1 (x64) / D1 (aarch64).
    #[allow(dead_code)]
    fn load_float_arg_to_d1(&mut self, opref: OpRef) {
        match self.resolve_opref(opref) {
            ResolvedArg::Slot(offset) => {
                rx86::movsd_xb(&mut self.mc, 1, offset);
            }
            ResolvedArg::Const(_) => {
                panic!(
                    "float constants are ConstFloatLoc from X86XMMRegisterManager.convert_to_imm"
                );
            }
        }
    }

    /// Store XMM0 (x64) / D0 (aarch64) to the frame slot for `result_opref`.
    #[allow(dead_code)]
    fn store_d0_to_result(&mut self, result_opref: OpRef) {
        let slot = self.allocate_slot(result_opref);
        let offset = Self::slot_offset(slot);
        rx86::movsd_bx(&mut self.mc, offset, 0);
    }

    // genop_* — float arithmetic
    // x86/assembler.py:1648 genop_float_add etc.
    // aarch64/assembler.py float equivalents

    /// FLOAT_ADD: result = arg0 + arg1
    #[allow(dead_code)]
    fn genop_float_add(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        self.load_float_arg_to_d1(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; addsd xmm0, xmm1
        );
        self.store_d0_to_result(op.pos().get());
    }

    /// FLOAT_SUB: result = arg0 - arg1
    #[allow(dead_code)]
    fn genop_float_sub(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        self.load_float_arg_to_d1(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; subsd xmm0, xmm1
        );
        self.store_d0_to_result(op.pos().get());
    }

    /// FLOAT_MUL: result = arg0 * arg1
    #[allow(dead_code)]
    fn genop_float_mul(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        self.load_float_arg_to_d1(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; mulsd xmm0, xmm1
        );
        self.store_d0_to_result(op.pos().get());
    }

    /// FLOAT_TRUEDIV: result = arg0 / arg1
    #[allow(dead_code)]
    fn genop_float_truediv(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        self.load_float_arg_to_d1(op.arg(1).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; divsd xmm0, xmm1
        );
        self.store_d0_to_result(op.pos().get());
    }

    /// FLOAT_NEG: result = -arg0
    /// x64: XOR with sign-bit mask (0x8000000000000000).
    /// aarch64: FNEG d0, d0.
    #[allow(dead_code)]
    fn genop_float_neg(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        // Load the sign-bit mask (0x8000_0000_0000_0000) into XMM1
        // via integer register, then XOR.
        let sign_mask: i64 = i64::MIN; // 0x8000000000000000
        rx86::mov_ri(&mut self.mc, rx86::EAX, sign_mask);
        dynasm!(self.mc
        ; .arch x64
        ; movq xmm1, rax
        );
        dynasm!(self.mc
                    ; .arch x64
                    ; xorpd xmm0, xmm1

        );
        self.store_d0_to_result(op.pos().get());
    }

    /// CAST_INT_TO_FLOAT: result = (f64)arg0
    #[allow(dead_code)]
    fn genop_cast_int_to_float(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        // Break cvtsi2sd's false dependency on the destination's prior value
        // (it preserves the high 64 bits) with a zeroing idiom.
        dynasm!(self.mc
        ; .arch x64
        ; pxor xmm0, xmm0
        );
        dynasm!(self.mc
            ; .arch x64
            ; cvtsi2sd xmm0, rax
        );
        self.store_d0_to_result(op.pos().get());
    }

    /// CAST_FLOAT_TO_INT: result = (i64)arg0 (truncation)
    #[allow(dead_code)]
    fn genop_cast_float_to_int(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        dynasm!(self.mc
            ; .arch x64
            ; cvttsd2si rax, xmm0
        );
        self.store_rax_to_result(op.pos().get());
    }

    // genop_* — memory operations
    // x86/assembler.py:1747 genop_getfield_gc etc.

    /// x86/assembler.py:1746 genop_discard_setfield — sized store via regalloc.
    /// Stage non-register values through X86_64_SCRATCH_REG (r11), mirroring
    /// the aarch64 path that uses x16.
    fn emit_op_setfield_regalloc(
        &mut self,
        base: &crate::regloc::RegLoc,
        val_loc: &Loc,
        ofs: i32,
        field_size: usize,
    ) {
        if let Loc::Reg(v) = val_loc
            && v.is_xmm
        {
            rx86::movsd_mx(&mut self.mc, (base.value, ofs), v.value);
            return;
        }
        let val_reg = match val_loc {
            Loc::Reg(v) => v.value,
            _ => {
                let scratch = crate::regloc::X86_64_SCRATCH_REG;
                self.regalloc_mov(val_loc, &Loc::Reg(scratch));
                scratch.value
            }
        };
        match field_size {
            1 => rx86::mov8_mr(&mut self.mc, (base.value, ofs), val_reg),
            2 => rx86::mov16_mr(&mut self.mc, (base.value, ofs), val_reg),
            4 => rx86::mov32_mr(&mut self.mc, (base.value, ofs), val_reg),
            _ => rx86::mov_mr(&mut self.mc, (base.value, ofs), val_reg),
        }
    }

    /// x86/assembler.py _genop_gc_load — sized load via regalloc.
    /// `size`: byte size (1/2/4/8). Negative = signed load.
    fn emit_op_gcload_regalloc(
        &mut self,
        base: &crate::regloc::RegLoc,
        ofs_loc: &Loc,
        dst: &crate::regloc::RegLoc,
        size: i64,
    ) {
        let abs_size = size.unsigned_abs() as usize;
        let signed = size < 0;
        match ofs_loc {
            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                let o = i.value as i32;
                self.emit_gcload_sized(base, o, None, dst, abs_size, signed);
            }
            Loc::Reg(ofs_r) => {
                self.emit_gcload_sized(base, 0, Some(ofs_r), dst, abs_size, signed);
            }
            other => panic!(
                "emit_op_gcload_regalloc: unhandled offset {other:?} — no load is \
            emitted and the destination keeps its previous value"
            ),
        }
    }

    /// Sized load: `[base + ofs]` or `[base + ofs_reg]` — assembler.py:1645 load_from_mem.
    fn emit_gcload_sized(
        &mut self,
        base: &crate::regloc::RegLoc,
        ofs: i32,
        ofs_reg: Option<&crate::regloc::RegLoc>,
        dst: &crate::regloc::RegLoc,
        size: usize,
        signed: bool,
    ) {
        if dst.is_xmm {
            if size == 4 {
                if let Some(r) = ofs_reg {
                    rx86::movss_xa(
                        &mut self.mc,
                        dst.value,
                        (i16::from(base.value), r.value, 0, 0),
                    );
                } else {
                    rx86::movss_xm(&mut self.mc, dst.value, (base.value, ofs));
                }
                rx86::cvtss2sd_xx(&mut self.mc, dst.value, dst.value);
            } else if let Some(r) = ofs_reg {
                rx86::movsd_xa(
                    &mut self.mc,
                    dst.value,
                    (i16::from(base.value), r.value, 0, 0),
                );
            } else {
                rx86::movsd_xm(&mut self.mc, dst.value, (base.value, ofs));
            }
            return;
        }
        if let Some(r) = ofs_reg {
            let addr = (i16::from(base.value), r.value, 0, 0);
            match (size, signed) {
                (1, false) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movzx8_ra(&mut self.mc, dst.value, addr);
                }
                (1, true) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movsx8_ra(&mut self.mc, dst.value, addr);
                }
                (2, false) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movzx16_ra(&mut self.mc, dst.value, addr);
                }
                (2, true) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movsx16_ra(&mut self.mc, dst.value, addr);
                }
                (4, false) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::mov32_ra(&mut self.mc, dst.value, addr);
                }
                (4, true) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movsx32_ra(&mut self.mc, dst.value, addr);
                }
                _ => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::mov_ra(&mut self.mc, dst.value, addr);
                }
            }
        } else {
            let mem = (base.value, ofs);
            match (size, signed) {
                (1, false) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movzx8_rm(&mut self.mc, dst.value, mem);
                }
                (1, true) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movsx8_rm(&mut self.mc, dst.value, mem);
                }
                (2, false) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movzx16_rm(&mut self.mc, dst.value, mem);
                }
                (2, true) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movsx16_rm(&mut self.mc, dst.value, mem);
                }
                (4, false) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::mov32_rm(&mut self.mc, dst.value, mem);
                }
                (4, true) => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::movsx32_rm(&mut self.mc, dst.value, mem);
                }
                _ => {
                    self.forget_if_scratch_written(dst.value);
                    rx86::mov_rm(&mut self.mc, dst.value, mem);
                }
            }
        }
    }

    /// x86/assembler.py genop_discard_gc_store — sized store via regalloc.
    fn emit_op_gcstore_regalloc(
        &mut self,
        base: &crate::regloc::RegLoc,
        ofs_loc: &Loc,
        val: &crate::regloc::RegLoc,
        size: usize,
    ) {
        match ofs_loc {
            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                let o = i.value as i32;
                self.emit_gcstore_sized(base, o, None, val, size);
            }
            Loc::Reg(ofs_r) => {
                self.emit_gcstore_sized(base, 0, Some(ofs_r), val, size);
            }
            other => panic!("GcStore: ofs_loc must be Loc::Reg or Loc::Immed, got {other:?}",),
        }
    }

    /// Immediate-value variant of `emit_op_gcstore_regalloc`.
    /// `llsupport/regalloc.py return_constant` may return a bare
    /// `Loc::Immed` for a Const value, so GcStore reaches the emitter
    /// with the literal already in hand. x86 can write the immediate
    /// directly into memory when it fits in `imm32` (sign-extended for
    /// QWORD stores), avoiding the need for a staging register.
    fn emit_op_gcstore_imm_regalloc(
        &mut self,
        base: &crate::regloc::RegLoc,
        ofs_loc: &Loc,
        val: i64,
        size: usize,
    ) {
        let val_fits_imm32 = (val as i32) as i64 == val;
        let val_fits_at_size = match size {
            1 => (val & !0xFF) == 0 || (val | 0xFF) == -1,
            2 => (val & !0xFFFF) == 0 || (val | 0xFFFF) == -1,
            4 => (val & !0xFFFFFFFFi64) == 0 || (val | 0xFFFFFFFFi64) == -1,
            _ => val_fits_imm32,
        };
        if val_fits_at_size {
            match ofs_loc {
                Loc::Immed(i) | Loc::ImmedFloat(i) => {
                    let o = i.value as i32;
                    self.emit_gcstore_imm_sized(base, o, None, val, size);
                }
                Loc::Reg(ofs_r) => {
                    self.emit_gcstore_imm_sized(base, 0, Some(ofs_r), val, size);
                }
                other => {
                    panic!("GcStore imm: ofs_loc must be Loc::Reg or Loc::Immed, got {other:?}",)
                }
            }
            return;
        }
        // regloc.py `insn_with_64_bit_immediate`: a QWORD immediate that
        // does not fit sign-extended imm32 is loaded into a register and
        // written with one QWORD store. Two DWORD halves would defeat
        // store-to-load forwarding for the QWORD load that usually follows
        // (`GUARD_CLASS` reading the vtable just written by `NEW_WITH_VTABLE`).
        debug_assert_eq!(
            size, 8,
            "64-bit immediate path only reachable for QWORD stores; smaller sizes go through val_fits_at_size",
        );
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        match ofs_loc {
            Loc::Immed(i) | Loc::ImmedFloat(i) => {
                // `_load_scratch(val2)` then `INSN(loc1, X86_64_SCRATCH_REG)`.
                self.load_scratch(val);
                rx86::mov_mr(&mut self.mc, (base.value, i.value as i32), scratch);
            }
            Loc::Reg(ofs_r) if ofs_r.value != scratch => {
                self.load_scratch(val);
                rx86::mov_ar(
                    &mut self.mc,
                    (i16::from(base.value), ofs_r.value, 0, 0),
                    scratch,
                );
            }
            Loc::Reg(ofs_r) => {
                // The regalloc staged an out-of-range offset into the
                // scratch register (`gc_offset_loc`), so it cannot carry the
                // value: `find_unused_reg` + `PUSH_r` / `MOV_ri` / `INSN` /
                // `POP_r`.
                let freereg = [rx86::EAX, rx86::EDX, rx86::ECX]
                    .into_iter()
                    .find(|&r| r != base.value && r != ofs_r.value)
                    .expect("three candidates against two address registers");
                dynasm!(self.mc ; .arch x64 ; push Rq(freereg));
                rx86::mov_ri(&mut self.mc, freereg, val);
                rx86::mov_ar(
                    &mut self.mc,
                    (i16::from(base.value), ofs_r.value, 0, 0),
                    freereg,
                );
                dynasm!(self.mc ; .arch x64 ; pop Rq(freereg));
            }
            other => panic!("GcStore imm: ofs_loc must be Loc::Reg or Loc::Immed, got {other:?}",),
        }
    }

    /// Sized direct memory-immediate store: `mov SIZE [base + ofs(_reg)], imm`.
    fn emit_gcstore_imm_sized(
        &mut self,
        base: &crate::regloc::RegLoc,
        ofs: i32,
        ofs_reg: Option<&crate::regloc::RegLoc>,
        val: i64,
        size: usize,
    ) {
        if let Some(r) = ofs_reg {
            let addr = (i16::from(base.value), r.value, 0, 0);
            match size {
                1 => rx86::mov8_ai(&mut self.mc, addr, val as i32),
                2 => rx86::mov16_ai(&mut self.mc, addr, val as i32),
                4 => rx86::mov32_ai(&mut self.mc, addr, val as i32),
                8 => rx86::mov_ai(&mut self.mc, addr, val as i32),
                other => panic!("GcStore imm: unsupported store size {other}"),
            }
        } else {
            let mem = (base.value, ofs);
            match size {
                1 => rx86::mov8_mi(&mut self.mc, mem, val as i32),
                2 => rx86::mov16_mi(&mut self.mc, mem, val as i32),
                4 => rx86::mov32_mi(&mut self.mc, mem, val as i32),
                8 => rx86::mov_mi(&mut self.mc, mem, val as i32),
                other => panic!("GcStore imm: unsupported store size {other}"),
            }
        }
    }

    /// Sized store: `[base + ofs]` or `[base + ofs_reg]` — assembler.py save_into_mem.
    fn emit_gcstore_sized(
        &mut self,
        base: &crate::regloc::RegLoc,
        ofs: i32,
        ofs_reg: Option<&crate::regloc::RegLoc>,
        val: &crate::regloc::RegLoc,
        size: usize,
    ) {
        if val.is_xmm {
            if size == 4 {
                let scratch = crate::regloc::X86_64_XMM_SCRATCH_REG.value;
                rx86::cvtsd2ss_xx(&mut self.mc, scratch, val.value);
                if let Some(r) = ofs_reg {
                    rx86::movss_ax(
                        &mut self.mc,
                        (i16::from(base.value), r.value, 0, 0),
                        scratch,
                    );
                } else {
                    rx86::movss_mx(&mut self.mc, (base.value, ofs), scratch);
                }
            } else if let Some(r) = ofs_reg {
                rx86::movsd_ax(
                    &mut self.mc,
                    (i16::from(base.value), r.value, 0, 0),
                    val.value,
                );
            } else {
                rx86::movsd_mx(&mut self.mc, (base.value, ofs), val.value);
            }
            return;
        }
        if let Some(r) = ofs_reg {
            let addr = (i16::from(base.value), r.value, 0, 0);
            match size {
                1 => rx86::mov8_ar(&mut self.mc, addr, val.value),
                2 => rx86::mov16_ar(&mut self.mc, addr, val.value),
                4 => rx86::mov32_ar(&mut self.mc, addr, val.value),
                8 => rx86::mov_ar(&mut self.mc, addr, val.value),
                other => panic!("GcStore: unsupported store size {other}"),
            }
        } else {
            let mem = (base.value, ofs);
            match size {
                1 => rx86::mov8_mr(&mut self.mc, mem, val.value),
                2 => rx86::mov16_mr(&mut self.mc, mem, val.value),
                4 => rx86::mov32_mr(&mut self.mc, mem, val.value),
                8 => rx86::mov_mr(&mut self.mc, mem, val.value),
                other => panic!("GcStore: unsupported store size {other}"),
            }
        }
    }

    // genop_* — calls
    // x86/assembler.py _genop_call

    fn argloc_imm(arglocs: &[Loc], index: usize) -> i64 {
        match arglocs.get(index) {
            Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => i.value,
            _ => 0,
        }
    }

    /// `CallBuilderX86.get_tlofs_reg`: load `THREADLOCAL_OFS` into callee-saved
    /// r12 once. Later calls reuse it. The value is the absolute thread-local
    /// address, so a later `add rsp` does not invalidate it.
    fn ensure_tlofs_reg(&mut self, esp_ofs: i32, tlofs_loaded: &mut bool) {
        if *tlofs_loaded {
            return;
        }
        rx86::mov_rs(&mut self.mc, rx86::R12, SAVED_THREADLOCAL_OFS + esp_ofs);
        *tlofs_loaded = true;
    }

    /// `CallBuilderX86.write_real_errno`, just before the raw call.
    ///
    /// `esp_ofs` is how far rsp sits below the body rsp. eax carries the
    /// errno word (and Win64 `SetLastError` clobbers rax), so the caller
    /// reloads the callee pointer afterwards. r12 keeps the thread-local
    /// address for `read_real_errno`.
    fn write_real_errno(
        &mut self,
        save_err: i64,
        esp_ofs: i32,
        tlofs_loaded: &mut bool,
        win64_arg_gpr: u8,
        win64_arg_xmm: u8,
    ) {
        use majit_jitcode::rffi::{RFFI_ALT_ERRNO, RFFI_READSAVED_ERRNO, RFFI_ZERO_ERRNO_BEFORE};
        use majit_rlib::rthread::{
            TLFIELD_ALT_ERRNO_OFS, TLFIELD_P_ERRNO_OFS, TLFIELD_RPY_ERRNO_OFS,
        };
        let _ = (win64_arg_gpr, win64_arg_xmm);
        let p_errno = TLFIELD_P_ERRNO_OFS as i32;

        #[cfg(target_os = "windows")]
        if save_err & majit_jitcode::rffi::RFFI_READSAVED_LASTERROR != 0 {
            use majit_rlib::rthread::{TLFIELD_ALT_LASTERROR_OFS, TLFIELD_RPY_LASTERROR_OFS};
            let lasterror = if save_err & RFFI_ALT_ERRNO != 0 {
                TLFIELD_ALT_LASTERROR_OFS
            } else {
                TLFIELD_RPY_LASTERROR_OFS
            } as i32;
            let set_last_error = majit_rlib::rwin32::_SetLastError as *const () as i64;
            // `get_tlofs_reg` runs before `win64_save_register_args`, which
            // spills only the used argument registers into the existing
            // shadow and then `sub rsp, 4*WORD` for `SetLastError`.
            self.ensure_tlofs_reg(esp_ofs, tlofs_loaded);
            // Win64 `ARGUMENTS_GPR`: ecx, edx, r8, r9. `rx86::R8` / `R9`
            // are test-only names; the numbers are the register ids.
            const GPRS: [u8; 4] = [rx86::ECX, rx86::EDX, 8, 9];
            for i in 0..4 {
                let bit = 1u8 << i;
                let ofs = (i * WORD) as i32;
                if win64_arg_gpr & bit != 0 {
                    rx86::mov_sr(&mut self.mc, ofs, GPRS[i]);
                } else if win64_arg_xmm & bit != 0 {
                    rx86::movsd_sx(&mut self.mc, ofs, i as u8);
                }
            }
            dynasm!(self.mc ; .arch x64 ; sub rsp, 32);
            rx86::mov32_rm(&mut self.mc, rx86::ECX, (rx86::R12, lasterror));
            rx86::mov_ri(&mut self.mc, rx86::EAX, set_last_error);
            dynasm!(self.mc ; .arch x64 ; call rax);
            self.forget_after_call_or_jmp();
            dynasm!(self.mc ; .arch x64 ; add rsp, 32);
            // `CallBuilder64.win64_restore_register_args`.
            for i in 0..4 {
                let bit = 1u8 << i;
                let ofs = (i * WORD) as i32;
                if win64_arg_gpr & bit != 0 {
                    rx86::mov_rs(&mut self.mc, GPRS[i], ofs);
                } else if win64_arg_xmm & bit != 0 {
                    rx86::movsd_xs(&mut self.mc, i as u8, ofs);
                }
            }
        }

        if save_err & RFFI_READSAVED_ERRNO != 0 {
            // Just before a call, read '*_errno' and write it into the
            // real 'errno'. r10 is the temporary; eax holds the 32-bit value.
            let rpy_errno = if save_err & RFFI_ALT_ERRNO != 0 {
                TLFIELD_ALT_ERRNO_OFS
            } else {
                TLFIELD_RPY_ERRNO_OFS
            } as i32;
            self.ensure_tlofs_reg(esp_ofs, tlofs_loaded);
            rx86::mov_rm(&mut self.mc, rx86::R10, (rx86::R12, p_errno));
            rx86::mov32_rm(&mut self.mc, rx86::EAX, (rx86::R12, rpy_errno));
            rx86::mov32_mr(&mut self.mc, (rx86::R10, 0), rx86::EAX);
        } else if save_err & RFFI_ZERO_ERRNO_BEFORE != 0 {
            // Same, but write zero.
            self.ensure_tlofs_reg(esp_ofs, tlofs_loaded);
            rx86::mov_rm(&mut self.mc, rx86::EAX, (rx86::R12, p_errno));
            rx86::mov32_mi(&mut self.mc, (rx86::EAX, 0), 0);
        }
    }

    /// `CallBuilderX86.read_real_errno`, after the raw call and after the
    /// stack pointer is restored: save the real `errno` (and on Windows the
    /// last error) into the thread-local copy. rax/xmm0 hold the result.
    fn read_real_errno(&mut self, save_err: i64, esp_ofs: i32, tlofs_loaded: &mut bool) {
        use majit_jitcode::rffi::{RFFI_ALT_ERRNO, RFFI_SAVE_ERRNO};
        use majit_rlib::rthread::{
            TLFIELD_ALT_ERRNO_OFS, TLFIELD_P_ERRNO_OFS, TLFIELD_RPY_ERRNO_OFS,
        };

        if save_err & RFFI_SAVE_ERRNO != 0 {
            // Just after a call, read the real 'errno' and save a copy of
            // it inside our thread-local '*_errno'. ecx leaves rax alone.
            let rpy_errno = if save_err & RFFI_ALT_ERRNO != 0 {
                TLFIELD_ALT_ERRNO_OFS
            } else {
                TLFIELD_RPY_ERRNO_OFS
            } as i32;
            let p_errno = TLFIELD_P_ERRNO_OFS as i32;
            self.ensure_tlofs_reg(esp_ofs, tlofs_loaded);
            rx86::mov_rm(&mut self.mc, rx86::ECX, (rx86::R12, p_errno));
            rx86::mov32_rm(&mut self.mc, rx86::ECX, (rx86::ECX, 0));
            rx86::mov32_mr(&mut self.mc, (rx86::R12, rpy_errno), rx86::ECX);
        }

        #[cfg(target_os = "windows")]
        {
            use majit_jitcode::rffi::{RFFI_SAVE_LASTERROR, RFFI_SAVE_WSALASTERROR};
            use majit_rlib::rthread::{TLFIELD_ALT_LASTERROR_OFS, TLFIELD_RPY_LASTERROR_OFS};
            if save_err & (RFFI_SAVE_LASTERROR | RFFI_SAVE_WSALASTERROR) != 0 {
                let get_last_error = if save_err & RFFI_SAVE_LASTERROR != 0 {
                    majit_rlib::rwin32::_GetLastError as *const () as i64
                } else {
                    majit_rlib::_rsocket_rffi::_WSAGetLastError as *const () as i64
                };
                let lasterror = if save_err & RFFI_ALT_ERRNO != 0 {
                    TLFIELD_ALT_LASTERROR_OFS
                } else {
                    TLFIELD_RPY_LASTERROR_OFS
                } as i32;
                // `save_result_value`: keep rax/xmm0 above a fresh shadow
                // area. rsp is 8 mod 16 here (one push below the body rsp),
                // so 56 realigns it. r12 already names the thread-local
                // block (`get_tlofs_reg`), so the `sub rsp` does not change
                // the address.
                self.ensure_tlofs_reg(esp_ofs, tlofs_loaded);
                debug_assert_eq!(esp_ofs % 16, 8);
                dynasm!(self.mc ; .arch x64
                ; sub rsp, 56
                );
                dynasm!(self.mc ; .arch x64
                ; mov [rsp + 32], rax
                );
                dynasm!(self.mc ; .arch x64
                        ; movsd [rsp + 40], xmm0
                );
                rx86::mov_ri(&mut self.mc, rx86::EAX, get_last_error);
                dynasm!(self.mc ; .arch x64
                        ; call rax
                );
                self.forget_after_call_or_jmp();
                rx86::mov32_mr(&mut self.mc, (rx86::R12, lasterror), rx86::EAX);
                dynasm!(self.mc ; .arch x64
                ; mov rax, [rsp + 32]
                );
                dynasm!(self.mc ; .arch x64
                ; movsd xmm0, [rsp + 40]
                );
                dynasm!(self.mc ; .arch x64
                    ; add rsp, 56
                );
            }
        }
    }

    /// aarch64/opassembler.py _emit_call.
    /// arglocs = [resloc, size, sign, func, args...] for normal CALLs and
    /// [resloc, size, sign, saveerr, func, args...] for CALL_RELEASE_GIL.
    ///
    /// Register-bound arg moves go through `remap_frame_layout_mixed`
    /// (a parallel-move algorithm) mirroring x86/callbuilder.py prepare_arguments
    /// `prepare_arguments` → `remap_frame_layout`.  Emitting them naively
    /// in source order broke Win64 where two args could map to the same
    /// dst-then-src register (e.g. arg0 → rcx clobbering Reg(rcx) before
    /// arg1 reads it as Gpr(rdx)).  Linux SysV escaped the same code
    /// path because its rdi/rsi placement happened not to collide with
    /// regalloc-chosen rcx/rdx for these traces.
    fn emit_call_from_arglocs(
        &mut self,
        op: &Op,
        arglocs: &[Loc],
        func_index: usize,
        save_err: i64,
    ) {
        let arg_count = arglocs.len();
        let call_arg_count = arg_count.saturating_sub(func_index + 1);
        let descr_arc = op.getdescr();
        let call_descr = descr_arc.as_ref().and_then(|descr| descr.as_call_descr());
        let arg_types = call_descr
            .map(|descr| descr.arg_types().to_vec())
            .filter(|types| types.len() == call_arg_count)
            .unwrap_or_else(|| vec![Type::Int; call_arg_count]);
        let arg_classes = call_descr
            .map(|descr| descr.arg_classes())
            .filter(|classes| classes.len() == call_arg_count)
            .unwrap_or_default();
        let (placements, stack_slots) = Self::build_abi_arg_placements(&arg_types, &arg_classes);
        // `CallBuilder64._unused_gpr` / `_unused_xmm` record which of the
        // first four Win64 argument slots were used (`win64_arg_gpr` /
        // `win64_arg_xmm`). SysV ignores the mask.
        let mut win64_arg_gpr = 0u8;
        let mut win64_arg_xmm = 0u8;
        for (i, placement) in placements.iter().enumerate().take(4) {
            match placement {
                AbiArgPlacement::Gpr(_) => win64_arg_gpr |= 1 << i,
                AbiArgPlacement::Xmm(_) => win64_arg_xmm |= 1 << i,
                AbiArgPlacement::Stack(_) => {}
            }
        }

        dynasm!(self.mc ; .arch x64 ; push rbp);
        let call_area_adjust = self.emit_reserve_abi_call_area(1, stack_slots);

        // Pass 1: emit stack-dst args first.  Their sources may be
        // registers the parallel move below will overwrite, but stack
        // writes never disturb registers, so doing them up front keeps
        // every register source live for Pass 2.
        for i in (func_index + 1)..arg_count {
            let abi_idx = i - func_index - 1;
            let placement = placements[abi_idx];
            if !matches!(placement, AbiArgPlacement::Stack(_)) {
                continue;
            }
            let arg_type = arg_types[abi_idx];
            let arg = &arglocs[i];
            // `CallBuilder64.prepare_arguments`: a singlefloat that spilled
            // past xmm7 is a 32-bit stack store, not a word move.
            if arg_classes.as_bytes().get(abi_idx) == Some(&b'S') {
                self.emit_singlefloat_stack_store(placement, *arg);
                continue;
            }
            match arg {
                Loc::Frame(f) => self.emit_abi_arg_from_mem(placement, f.ebp_loc.value, arg_type),
                Loc::Reg(r) => self.emit_abi_arg_from_reg(placement, *r, arg_type),
                Loc::Immed(i) | Loc::ImmedFloat(i) => {
                    self.emit_abi_arg_from_imm(placement, i.value, arg_type)
                }
                // `jump.py _move`: `ConstFloatLoc` and `RawEspLoc` are both
                // memory references, so this is `regalloc_immedmem2mem`
                // (two `MOV32_si`), not `MOVSD`. An xmm destination goes
                // through `remap_frame_layout` → `Assembler386.mov` → `MOVSD`.
                Loc::ConstFloat(c) => {
                    let AbiArgPlacement::Stack(offset) = placement else {
                        panic!("float stack argument is not a stack placement");
                    };
                    self.regalloc_immedmem2esp(*c, offset);
                }
                other => panic!("call argument {abi_idx} has unsupported location {other:?}"),
            }
        }

        // Pass 2: parallel-move register-bound args (GPR and XMM groups
        // separately).  If the call target itself is a register, append
        // it to the int group with rax as the dst so the move algorithm
        // sees the dependency — otherwise loading the target after the
        // move could read a register whose old value has just been
        // overwritten by Gpr(reg)-placed args.
        let mut int_src: Vec<Loc> = Vec::new();
        let mut int_dst: Vec<Loc> = Vec::new();
        let mut xmm_src: Vec<Loc> = Vec::new();
        let mut xmm_dst: Vec<Loc> = Vec::new();
        // `CallBuilder64.prepare_arguments`: `'S'` is an integer location
        // moved into an XMM with MOVD32, before the GPR remap.
        let mut single_src: Vec<Loc> = Vec::new();
        let mut single_dst: Vec<u8> = Vec::new();
        for i in (func_index + 1)..arg_count {
            let abi_idx = i - func_index - 1;
            let placement = placements[abi_idx];
            let arg = arglocs[i];
            match placement {
                AbiArgPlacement::Gpr(dst_reg) => {
                    int_src.push(arg);
                    int_dst.push(Loc::Reg(crate::regloc::RegLoc::new(dst_reg, false)));
                }
                AbiArgPlacement::Xmm(dst_reg)
                    if arg_classes.as_bytes().get(abi_idx) == Some(&b'S') =>
                {
                    single_src.push(arg);
                    single_dst.push(dst_reg);
                }
                AbiArgPlacement::Xmm(dst_reg) => {
                    xmm_src.push(arg);
                    xmm_dst.push(Loc::Reg(crate::regloc::RegLoc::new(dst_reg, true)));
                }
                AbiArgPlacement::Stack(_) => {}
            }
        }
        for (src, dst) in single_src.iter().zip(&single_dst) {
            self.emit_singlefloat_movd(*src, *dst);
        }
        let func_in_rax_after_move = matches!(arglocs.get(func_index), Some(Loc::Reg(_)));
        if let Some(Loc::Reg(r)) = arglocs.get(func_index) {
            int_src.push(Loc::Reg(*r));
            int_dst.push(Loc::Reg(crate::regloc::RegLoc::new(0, false))); // rax
        }
        let tmpreg1 = Loc::Reg(crate::regloc::X86_64_SCRATCH_REG);
        let tmpreg2 = Loc::Reg(crate::regloc::XMM15);
        crate::jump::remap_frame_layout_mixed(
            self, &int_src, &int_dst, tmpreg1, &xmm_src, &xmm_dst, tmpreg2,
        );

        // `write_real_errno` puts the errno word in eax and, on Win64,
        // calls SetLastError. Both clobber rax. A register target was
        // moved into rax above and its source may already be dead, so
        // keep it in r13 (callee-saved, not an argument register).
        // `CallBuilder64.emit_raw_call` calls `fnloc` directly.
        let write_clobbers_rax = (save_err
            & (majit_jitcode::rffi::RFFI_READSAVED_ERRNO
                | majit_jitcode::rffi::RFFI_ZERO_ERRNO_BEFORE))
            != 0
            || (cfg!(target_os = "windows")
                && (save_err & majit_jitcode::rffi::RFFI_READSAVED_LASTERROR) != 0);
        if write_clobbers_rax && func_in_rax_after_move {
            dynasm!(self.mc ; .arch x64 ; mov r13, rax);
        } else if !write_clobbers_rax && !func_in_rax_after_move {
            // Immed/Frame targets: the parallel move never touches rax or
            // rbp. Load now when `write_real_errno` will not clobber rax.
            self.emit_rax_call_target(arglocs, func_index);
        }
        // llsupport/callbuilder.py `emit_call_release_gil`:
        // write_real_errno(); emit_raw_call(); restore_stack_pointer();
        // read_real_errno().
        let mut tlofs_loaded = false;
        self.write_real_errno(
            save_err,
            WORD as i32 + call_area_adjust,
            &mut tlofs_loaded,
            win64_arg_gpr,
            win64_arg_xmm,
        );
        if write_clobbers_rax {
            if func_in_rax_after_move {
                dynasm!(self.mc ; .arch x64 ; mov rax, r13);
            } else {
                self.emit_rax_call_target(arglocs, func_index);
            }
        }
        dynasm!(self.mc ; .arch x64 ; call rax);
        self.forget_after_call_or_jmp();
        // `Option<*mut T>` returns the discriminant in rax and the pointer
        // in rdx. Discriminant 1 is not an aligned pointer; a one-word
        // pointer return leaves its address in rax.
        if op.opcode.result_type() == Type::Ref {
            let keep = self.mc.new_dynamic_label();
            dynasm!(self.mc ; .arch x64
                ; cmp rax, 1
                ; jne =>keep
                ; mov rax, rdx
                ; =>keep
            );
        }

        self.emit_release_abi_call_area(call_area_adjust);
        self.read_real_errno(save_err, WORD as i32, &mut tlofs_loaded);
        dynasm!(self.mc ; .arch x64 ; pop rbp);
    }

    /// Load an immediate or frame call target into rax. The register case
    /// is the parallel move's last integer destination.
    fn emit_rax_call_target(&mut self, arglocs: &[Loc], func_index: usize) {
        match arglocs.get(func_index) {
            Some(Loc::Frame(f)) => {
                let offset = f.ebp_loc.value;
                rx86::mov_rb(&mut self.mc, rx86::EAX, offset);
            }
            Some(Loc::Immed(i) | Loc::ImmedFloat(i)) => {
                let val = i.value;
                rx86::mov_ri(&mut self.mc, rx86::EAX, val);
            }
            // `call rax` is emitted unconditionally, so leaving rax
            // unwritten here would call whatever it happened to hold.
            other => panic!("unsupported x86-64 call target {other:?}"),
        }
    }

    /// `CallBuilderX86.load_result` + `Assembler386.load_from_mem`: the
    /// integer result is already in eax. A narrow result is extended in
    /// place (MOVSX8 / MOVZX8 / MOVSX16 / MOVZX16 / MOVSX32 / MOV32).
    /// A word-sized result needs no MOV.
    fn ensure_call_result_bit_extension(&mut self, arglocs: &[Loc]) {
        let size = Self::argloc_imm(arglocs, 1) as usize;
        let signed = Self::argloc_imm(arglocs, 2) != 0;
        if size >= WORD {
            return;
        }
        match (size, signed) {
            (1, true) => {
                dynasm!(self.mc ; .arch x64 ; movsx Rq(0), Rb(0));
            }
            (1, false) => {
                dynasm!(self.mc ; .arch x64 ; movzx Rq(0), Rb(0));
            }
            (2, true) => {
                dynasm!(self.mc ; .arch x64 ; movsx Rq(0), Rw(0));
            }
            (2, false) => {
                dynasm!(self.mc ; .arch x64 ; movzx Rq(0), Rw(0));
            }
            (4, true) => {
                dynasm!(self.mc ; .arch x64 ; movsxd Rq(0), Rd(0));
            }
            (4, false) => rx86::mov32_rr(&mut self.mc, 0, 0),
            _ => {}
        }
    }

    fn _genop_call_with_arglocs(&mut self, op: &Op, arglocs: &[Loc]) {
        // [resloc, size, sign, saveerr, func, args...] for CALL_RELEASE_GIL.
        let is_call_release_gil = op.opcode.is_call_release_gil();
        let save_err = if is_call_release_gil {
            Self::argloc_imm(arglocs, 3)
        } else {
            0
        };
        let func_index = 3 + usize::from(is_call_release_gil);
        self.emit_call_from_arglocs(op, arglocs, func_index, save_err);
        // `CallBuilder64.load_result`: result `'S'` is the low 32 bits of xmm0.
        if op.opcode.result_type() == Type::Int
            && op.getdescr().is_some_and(|descr| {
                descr
                    .as_call_descr()
                    .is_some_and(|cd| cd.result_class() == 'S')
            })
        {
            dynasm!(self.mc ; .arch x64 ; movd eax, xmm0);
        }
        if op.opcode.result_type() == Type::Int {
            self.ensure_call_result_bit_extension(arglocs);
        }
    }

    /// assembler.py `genop_math_sqrt`: `SQRTSD(arglocs[0], resloc)`.
    /// `_consider_math_sqrt` force-results into the source register, so the
    /// input already sits in `resloc`.
    fn genop_math_sqrt(&mut self, result_loc: Option<&Loc>) {
        if let Some(Loc::Reg(r)) = result_loc {
            rx86::sqrtsd_xx(&mut self.mc, r.value, r.value);
        }
    }

    fn genop_call_with_arglocs(&mut self, op: &Op, arglocs: &[Loc]) {
        // llsupport/callbuilder.py emit order — prepare_arguments() then
        // push_gcmap(); emit_raw_call(); ...; pop_gcmap() — collecting calls
        // must publish the regalloc gcmap before the raw call so live `Ref`
        // roots survive the slow path, and clear it after reloading a
        // possibly-moved frame pointer (assembler.py:296
        // `_reload_frame_if_necessary`).
        let can_collect = op
            .with_call_descr(|descr| descr.get_extra_info().check_can_collect())
            .unwrap_or(false);
        let pushed_gcmap = if can_collect {
            self.push_pending_call_gcmap()
        } else {
            false
        };
        self._genop_call_with_arglocs(op, arglocs);
        if can_collect {
            self.pop_pending_call_gcmap_after_collect(pushed_gcmap);
        }
        // `CallBuilderX86.load_result`: when the result register is already
        // eax / xmm0, emit nothing. `after_call` bound that register.
    }

    /// Inline nursery bump for a call tagged
    /// [`majit_ir::RuntimeHelperKind::NurseryAlloc`].
    ///
    /// The tag declares a two-word headerless node taken from the
    /// interpreter's own nursery, whose payload is the call's two arguments:
    /// the value at offset 0 and the successor link at offset 8.
    ///
    /// The fast path takes the head of the allocator's recycle list when it
    /// reports one and has one, otherwise advances `nursery_free`, and stores
    /// those two words. Neither can collect, so it emits no gcmap. The slow
    /// path is the ordinary residual call wrapper, which may collect inside
    /// the callee; the callee is free to treat the second argument as a
    /// keep-root, since that is the object the new node links to. This is
    /// sound because the op is still a call: the optimizer's residual-call
    /// emission fences pending setfields before the allocation, so a collector
    /// that walks the interpreter's own structures finds roots that are
    /// current.
    fn genop_nursery_alloc_inline_x86(&mut self, op: &Op, arglocs: &[Loc]) {
        // Two-word headerless node: value@0, link@8.
        const NURSERY_ALLOC_NODE_SIZE: i32 = 16;

        let (nf_addr, nt_addr) = crate::runner::dynasm_nursery_addrs();
        if nf_addr == 0 || nt_addr == 0 {
            self.genop_call_with_arglocs(op, arglocs);
            return;
        }

        let func_index = 3 + usize::from(op.opcode.is_call_release_gil());
        let (Some(&value_loc), Some(&next_loc)) =
            (arglocs.get(func_index + 1), arglocs.get(func_index + 2))
        else {
            self.genop_call_with_arglocs(op, arglocs);
            return;
        };

        let fn_loc = arglocs.get(func_index).copied();
        let source_regs = [
            fn_loc.and_then(|loc| loc.as_reg()),
            value_loc.as_reg(),
            next_loc.as_reg(),
        ];
        let caller_save_scratch = crate::x86::regalloc::SAVE_AROUND_CALL_CORE_REGS;
        let mut picked = Vec::new();
        for &reg in caller_save_scratch {
            if source_regs
                .iter()
                .flatten()
                .any(|source| source.is_core_reg() && source.value == reg.value)
            {
                continue;
            }
            picked.push(reg);
            if picked.len() == 4 {
                break;
            }
        }
        if picked.len() < 4 {
            self.genop_call_with_arglocs(op, arglocs);
            return;
        }
        let value_reg = picked[0].value;
        let next_reg = picked[1].value;
        let base_reg = picked[2].value;
        let new_free_reg = picked[3].value;
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        let nf = nf_addr as i64;
        let nt = nt_addr as i64;

        let value_dst = Loc::Reg(crate::regloc::RegLoc::new(value_reg, false));
        let next_dst = Loc::Reg(crate::regloc::RegLoc::new(next_reg, false));
        self.regalloc_mov(&value_loc, &value_dst);
        self.regalloc_mov(&next_loc, &next_dst);

        let slow_path = self.mc.new_dynamic_label();
        let done = self.mc.new_dynamic_label();
        let bump = self.mc.new_dynamic_label();
        let init = self.mc.new_dynamic_label();

        // Take from the recycle list first, exactly as the callee's own
        // allocation order does. A bump-only fast path would agree with the
        // callee only while the current chunk has room: once it fills, an
        // allocator that recycles serves every request from the list, the bump
        // pointer stays at the limit, and the fast path never fires again.
        let recycle_addr = crate::runner::dynasm_nursery_recycle_list_addr();
        if recycle_addr != 0 {
            let rl = recycle_addr as i64;
            self.forget_if_scratch_written(scratch);
            rx86::mov_ri(&mut self.mc, scratch, rl);
            self.forget_if_scratch_written(base_reg);
            rx86::mov_rm(&mut self.mc, base_reg, (scratch, 0)); // cell = *recycle_head
            dynasm!(self.mc ; .arch x64
            ; test Rq(base_reg), Rq(base_reg)
            );
            dynasm!(self.mc ; .arch x64
                            ; jz =>bump                                         // empty -> bump instead
            );
            self.forget_if_scratch_written(new_free_reg);
            rx86::mov_rm(&mut self.mc, new_free_reg, (base_reg, 8)); // cell's link word
            rx86::mov_mr(&mut self.mc, (scratch, 0), new_free_reg); // *recycle_head = link
            dynasm!(self.mc ; .arch x64
                            ; jmp =>init

            );
            self.forget_after_call_or_jmp();
        }

        // CallR regalloc has already spilled/moved caller-save registers via
        // before_call(). Use only those freed registers plus R11, and load
        // value/next before staging nursery slot addresses so their original
        // argloc source registers stay intact for the slow residual call.
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64
        ; =>bump
        );
        let (sr, so) = self.addr_as_reg_offset(nf);
        self.forget_if_scratch_written(base_reg);
        rx86::mov_rm(&mut self.mc, base_reg, (sr, so)); // base = *nursery_free
        self.forget_if_scratch_written(new_free_reg);
        rx86::lea_rm(
            &mut self.mc,
            new_free_reg,
            (base_reg, NURSERY_ALLOC_NODE_SIZE),
        );
        let (sr, so) = self.addr_as_reg_offset(nt);
        rx86::cmp_rm(&mut self.mc, new_free_reg, (sr, so));
        dynasm!(self.mc ; .arch x64
                    ; ja =>slow_path
        );
        let (sr, so) = self.addr_as_reg_offset(nf);
        rx86::mov_mr(&mut self.mc, (sr, so), new_free_reg); // *nursery_free = base + 16
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64
                    ; =>init
        );
        rx86::mov_mr(&mut self.mc, (base_reg, 0), value_reg); // value @ base+0
        rx86::mov_mr(&mut self.mc, (base_reg, 8), next_reg); // next @ base+8
        dynasm!(self.mc ; .arch x64
                    ; mov rax, Rq(base_reg)                                 // result = base

        );
        if !op.pos().get().is_none() {
            self.store_rax_to_result(op.pos().get());
        }
        dynasm!(self.mc ; .arch x64 ; jmp =>done);
        self.forget_after_call_or_jmp();

        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>slow_path);
        self.genop_call_with_arglocs(op, arglocs);
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>done);
    }

    /// Inline recycle push for a `raw_free` whose allocator publishes a
    /// recycle window.
    ///
    /// Publishing the window and the list head declares that releasing a cell
    /// inside the window is exactly `cell.link = *head; *head = cell`, with
    /// the link word at offset 8 — the same two-word headerless cell
    /// [`Self::genop_nursery_alloc_inline_x86`] hands out. An allocator that
    /// publishes neither keeps the whole release on the residual call, and so
    /// does a cell the window rejects, which is how a null pointer and a cell
    /// the allocator no longer owns reach the callee's own tests.
    ///
    /// The op stays a call, so `before_call` has already put the register file
    /// in its across-the-call shape; what this replaces is the branch to the
    /// callee and the callee's own body. It cannot collect and emits no
    /// gcmap, matching the descr the release carries.
    fn genop_nursery_free_inline_x86(&mut self, op: &Op, arglocs: &[Loc]) {
        let window_addr = crate::runner::dynasm_nursery_recycle_window_addr();
        let head_addr = crate::runner::dynasm_nursery_recycle_list_addr();
        if window_addr == 0 || head_addr == 0 {
            self.genop_call_with_arglocs(op, arglocs);
            return;
        }
        let func_index = 3 + usize::from(op.opcode.is_call_release_gil());
        let Some(&cell_loc) = arglocs.get(func_index + 1) else {
            self.genop_call_with_arglocs(op, arglocs);
            return;
        };

        // Two caller-save registers the call's own operands do not occupy, so
        // the slow path still finds its arglocs where regalloc left them.
        let fn_loc = arglocs.get(func_index).copied();
        let source_regs = [fn_loc.and_then(|loc| loc.as_reg()), cell_loc.as_reg()];
        let mut picked = Vec::new();
        for &reg in crate::x86::regalloc::SAVE_AROUND_CALL_CORE_REGS {
            if source_regs
                .iter()
                .flatten()
                .any(|source| source.is_core_reg() && source.value == reg.value)
            {
                continue;
            }
            picked.push(reg);
            if picked.len() == 2 {
                break;
            }
        }
        if picked.len() < 2 {
            self.genop_call_with_arglocs(op, arglocs);
            return;
        }
        let cell_reg = picked[0].value;
        let offset_reg = picked[1].value;
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        let window = window_addr as i64;
        let head = head_addr as i64;

        let cell_dst = Loc::Reg(crate::regloc::RegLoc::new(cell_reg, false));
        self.regalloc_mov(&cell_loc, &cell_dst);

        let slow_path = self.mc.new_dynamic_label();
        let done = self.mc.new_dynamic_label();

        self.forget_if_scratch_written(scratch);
        rx86::mov_ri(&mut self.mc, scratch, window);
        self.forget_if_scratch_written(offset_reg);
        dynasm!(self.mc ; .arch x64
                    ; mov Rq(offset_reg), Rq(cell_reg)
        );
        self.forget_if_scratch_written(offset_reg);
        rx86::sub_rm(&mut self.mc, offset_reg, (scratch, 0)); // cell - base
        rx86::cmp_rm(&mut self.mc, offset_reg, (scratch, 8)); // vs width
        dynasm!(self.mc ; .arch x64
                    ; jae =>slow_path                                       // outside the window
        );
        self.forget_if_scratch_written(scratch);
        rx86::mov_ri(&mut self.mc, scratch, head);
        self.forget_if_scratch_written(offset_reg);
        rx86::mov_rm(&mut self.mc, offset_reg, (scratch, 0)); // old head
        rx86::mov_mr(&mut self.mc, (cell_reg, 8), offset_reg); // cell's link word
        rx86::mov_mr(&mut self.mc, (scratch, 0), cell_reg); // *recycle_head = cell
        dynasm!(self.mc ; .arch x64
                    ; jmp =>done

        );
        self.forget_after_call_or_jmp();

        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>slow_path);
        self.genop_call_with_arglocs(op, arglocs);
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>done);
    }

    /// assembler.py call_assembler: invoke a compiled JIT loop.
    ///
    /// RPython fast path (assembler.py:295-360):
    ///   1. _call_assembler_emit_call — call the target trace
    ///   2. _call_assembler_check_descr — CMP jf_descr == done_with_this_frame_descr
    ///   3. Path A (slow): call assembler_helper
    ///   4. Path B (fast): MOV result, [frame + ofs]
    ///   5. join paths
    ///
    /// llsupport/assembler.py `call_assembler` + x86/assembler.py
    /// `_call_assembler_emit_call` parity. Line-by-line port:
    /// 1. simple_call(target, [jf, threadlocal_loc])
    /// 2. CMP [eax + jf_descr_ofs], done_descr_imm
    /// 3. je fast_path
    /// 4. simple_call(asm_helper, [eax, vloc], result_loc)   ← slow path
    /// 5. jmp merge
    /// 6. fast_path: `_call_assembler_load_result` — one MOV or MOVSD
    ///    from the dead frame's value index 0 into eax / xmm0
    /// 7. merge:
    ///
    /// Caller's rbp is preserved by the callee's _call_header/_call_footer
    /// (which push/pop it). After the call we still need
    /// `reload_frame_if_necessary` because a minor GC during the callee
    /// may have moved the caller jitframe; the popped rbp is the
    /// pre-GC address while the shadow stack carries the updated one.
    fn genop_call_assembler(&mut self, op: &Op, arglocs: &[Loc], result_loc: Option<&Loc>) {
        // handle_call_assembler (rewrite.py) always pre-builds the
        // callee jitframe — storing every inputarg, and for a virtualizable
        // passing the forced vable object as the second arg — so the backend
        // only loads arglocs[0] (the rewritten frame) and invokes the target.
        let __descr_arc_call_descr = op.getdescr();
        let frame_loc = arglocs
            .first()
            .copied()
            .expect("call_assembler missing rewritten jitframe arg");
        let vable_loc = arglocs.get(1).copied();

        let target_addr = self.resolve_call_assembler_target_addr(__descr_arc_call_descr.as_ref());
        let is_resolved = target_addr.is_available() || self.self_entry_label.is_some();
        let result_type = op.opcode.result_type();
        let done_descr_ptr = self.done_with_this_frame_descr_ptr_for_type(result_type);
        let helper_addr = crate::call_assembler_helper_addr() as i64;
        let green_key = self.header_pc as i64;

        // `MIFrame.get_list_of_active_boxes(in_a_call)` clears the
        // not-yet-defined result register before a suspended caller is
        // snapshotted.  GUARD_NOT_FORCED's async path observes this caller
        // while CALL_ASSEMBLER is still running, before rax/xmm0 contains the
        // result.  Unlike the ordinary guard-failure stub,
        // `LLGraphCPU.force`/`AbstractLLCPU.force` only switches `jf_descr`;
        // it cannot save the caller's hardware registers.  Seed the result's
        // jitframe register slot with the same null placeholder now.  A normal
        // return puts the real value in the register, and any later guard stub
        // saves that value as usual.
        if result_type != Type::Void {
            let result_loc = result_loc.expect("non-void CALL_ASSEMBLER needs a result loc");
            let slot = deadframe_slot_for_loc(result_loc)
                .expect("CALL_ASSEMBLER result must have a deadframe register slot");
            let offset = Self::slot_offset(slot as usize);
            rx86::mov_bi(&mut self.mc, offset, 0);
        }

        if !is_resolved {
            // Unresolved target: emit force-fn dispatch through
            // r12-saved rbp (kept as-is — this path is rare and not
            // on the recursive hot path).
            self.emit_load_to_rax(frame_loc);
            dynasm!(self.mc ; .arch x64 ; mov rdx, rax);
            let force_addr = crate::call_assembler_force_fn_addr() as i64;
            if force_addr != 0 {
                if let Some(vloc) = vable_loc {
                    self.emit_load_to_rax(vloc);
                    self.emit_abi_int_arg_from_reg(0, 0);
                } else {
                    rx86::mov_rm(
                        &mut self.mc,
                        rx86::EAX,
                        (rx86::EDX, FIRST_ITEM_OFFSET as i32),
                    );
                    self.emit_abi_int_arg_from_reg(0, 0);
                }
                let pushed_gcmap = self.push_pending_call_gcmap();
                rx86::mov_ri(&mut self.mc, rx86::EAX, force_addr);
                self.emit_abi_call_rax_aligned();
                self.pop_pending_call_gcmap_after_collect(pushed_gcmap);
            } else {
                dynasm!(self.mc ; .arch x64 ; xor eax, eax);
            }
            if result_type == Type::Float {
                // The force helper returns the bits in rax.
                // `_call_assembler_load_result` leaves a float in xmm0.
                rx86::movdq_xr(&mut self.mc, 0, rx86::EAX);
            }
            self.move_call_assembler_result(result_type, result_loc);
            return;
        }

        // ── x86/assembler.py _call_assembler_emit_call ──
        // simple_call(target, [argloc]).  Branch directly to the
        // resolved callee entry — skip the Rust trampoline, which
        // would otherwise add an extra indirect call and (when
        // MAJIT_LOG was probed) a `std::env::var_os` per recursion.
        let pushed_gcmap = self.push_pending_call_gcmap();
        self.emit_load_to_rax(frame_loc); // rax = callee jf_ptr
        self.emit_abi_int_arg_from_reg(0, 0); // arg0 = jf (Windows: rcx = rax)
        // `simple_call(addr, [argloc, threadlocal_loc])`: the callee's
        // `_call_header` saves its own copy of the thread-local address.
        #[cfg(not(target_os = "windows"))]
        rx86::mov_rs(&mut self.mc, rx86::ESI, SAVED_THREADLOCAL_OFS);
        #[cfg(target_os = "windows")]
        rx86::mov_rs(&mut self.mc, rx86::EDX, SAVED_THREADLOCAL_OFS);
        if let Some(addr) = target_addr.immediate {
            rx86::mov_ri(&mut self.mc, rx86::EAX, addr as i64);
            self.emit_abi_call_rax_aligned();
        } else {
            let addr_ptr = self.self_entry_addr_ptr as i64;
            rx86::mov_ri(&mut self.mc, rx86::EAX, addr_ptr);
            dynasm!(self.mc ; .arch x64
                            ; mov rax, [rax]

            );
            self.emit_abi_call_rax_aligned();
        }
        // Callee's _call_footer popped caller's rbp (= pre-GC
        // address). Reload from shadow stack so subsequent
        // frame-relative ops hit the moved jitframe.
        self.pop_pending_call_gcmap_after_collect(pushed_gcmap);

        // ── x86/assembler.py _call_assembler_check_descr ──
        // CMP [eax + jf_descr_ofs], imm(done_descr).
        // x86 has no 64-bit-immediate compare-with-memory, so
        // stage the pointer through R11 (LARGE_IMM_SCRATCH) — one
        // mov + one cmp instead of the previous load-into-reg +
        // load-imm + reg-reg compare. PyPy's `mc.CMP(mem, imm)`
        // does the same staging internally.
        let fast_path = self.mc.new_dynamic_label();
        let merge = self.mc.new_dynamic_label();
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        self.load_scratch(done_descr_ptr);
        rx86::cmp_mr(&mut self.mc, (rx86::EAX, JF_DESCR_OFS), scratch);
        dynasm!(self.mc ; .arch x64
                    ; je =>fast_path

        );

        // ── Path A: x86/assembler.py _call_assembler_emit_helper_call ──
        // simple_call(asm_helper, [tmploc=rax, vloc], result_loc).
        // pyre's helper signature is (cpu_handle, callee_jf,
        // green_key) — see compile.py:665.
        let cpu_ptr = self.cpu_handle_ptr();
        self.emit_abi_int_arg_from_imm(0, cpu_ptr);
        self.emit_abi_int_arg_from_reg(1, 0); // arg1 = rax (callee jf)
        self.emit_abi_int_arg_from_imm(2, green_key);
        rx86::mov_ri(&mut self.mc, rx86::EAX, helper_addr);
        let pushed_gcmap = self.push_pending_call_gcmap();
        self.emit_abi_call_rax_aligned();
        self.pop_pending_call_gcmap_after_collect(pushed_gcmap);
        self.forget_scratch_register();
        if result_type == Type::Float {
            // `call_assembler_helper_trampoline` returns the bits in rax.
            // `_call_assembler_load_result` leaves a float in xmm0.
            rx86::movdq_xr(&mut self.mc, 0, rx86::EAX);
        }
        dynasm!(self.mc ; .arch x64
            ; jmp =>merge
            ; =>fast_path
        );
        self.forget_after_call_or_jmp();

        // x86/assembler.py `_call_assembler_load_result`: one load from the
        // dead frame's value index 0. A float stays in xmm0; int/ref/void
        // stay in eax (`call_assembler` asserts the int/ref result is eax).
        if result_type == Type::Float {
            rx86::movsd_xm(&mut self.mc, 0, (rx86::EAX, FIRST_ITEM_OFFSET as i32));
        } else {
            rx86::mov_rm(
                &mut self.mc,
                rx86::EAX,
                (rx86::EAX, FIRST_ITEM_OFFSET as i32),
            );
        }
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>merge);
        self.move_call_assembler_result(result_type, result_loc);
    }

    /// Move the value `_call_assembler_load_result` left in eax / xmm0 into
    /// the regalloc result register. `after_call` binds eax for an int or ref
    /// and xmm0 for a float, so that move is usually nothing.
    fn move_call_assembler_result(&mut self, result_type: Type, result_loc: Option<&Loc>) {
        match (result_type, result_loc) {
            (Type::Void, None) => {}
            (Type::Float, Some(Loc::Reg(r))) if r.is_xmm => {
                if r.value != 0 {
                    dynasm!(self.mc ; .arch x64 ; movsd Rx(r.value), Rx(0));
                }
            }
            (_, Some(Loc::Reg(r))) if !r.is_xmm => {
                if r.value != crate::regloc::EAX.value {
                    self.forget_if_scratch_written(r.value);
                    dynasm!(self.mc ; .arch x64 ; mov Rq(r.value), rax);
                }
            }
            _ => panic!(
                "CALL_ASSEMBLER result must use its regalloc result register: \
                 type={result_type:?} loc={result_loc:?}"
            ),
        }
    }

    // genop_* — allocation
    // x86/assembler.py:2338 genop_new etc.
    // These require GC runtime support. Emit trap for now.

    /// x86/assembler.py _write_barrier_fastpath parity.
    fn emit_write_barrier_fastpath(&mut self, op: &Op, arglocs: &[Loc]) {
        let is_array = op.opcode == majit_ir::OpCode::CondCallGcWbArray;
        self.emit_write_barrier_fastpath_kind(arglocs, is_array, false);
    }

    fn emit_write_barrier_fastpath_kind(
        &mut self,
        arglocs: &[Loc],
        is_array: bool,
        is_frame: bool,
    ) {
        // x86/assembler.py:2399-2401 asserts the descriptor is the collector's
        // write-barrier class. `COND_CALL_GC_WB` only exists because the GC
        // rewriter emitted it, so a missing descriptor here means the two
        // disagree; returning would drop the barrier without a trace.
        let wb = crate::runner::dynasm_write_barrier_descr()
            .expect("COND_CALL_GC_WB emitted without a write barrier descriptor");
        let mut card_marking = false;
        let mut loc_index = None;
        let mut mask = wb.jit_wb_if_flag_singlebyte as i8;
        if is_array && wb.jit_wb_cards_set != 0 {
            // assumptions the rest of the function depends on:
            assert_eq!(wb.jit_wb_cards_set_byteofs, wb.jit_wb_if_flag_byteofs);
            assert_eq!(wb.jit_wb_cards_set_singlebyte, -0x80);
            card_marking = true;
            loc_index = Some(
                *arglocs
                    .get(1)
                    .expect("COND_CALL_GC_WB_ARRAY card marking needs the index loc"),
            );
            mask = wb.jit_wb_if_flag_singlebyte as i8 | -0x80;
        }
        // x86/assembler.py feeds `loc_base = arglocs[0]` into
        // `addr_add_const`, and `AddressLoc` (x86/regloc.py) accepts an
        // immediate base, so upstream needs no assertion here. This backend
        // addresses the flag byte only through a core register, and the paired
        // lowered `GcStore` already contracts for one, so state the contract
        // instead of emitting nothing — a barrier that assembles to zero bytes
        // stays invisible until it corrupts memory.
        let loc_base = match arglocs.first() {
            Some(Loc::Reg(r)) => *r,
            other => {
                panic!("write barrier base loc must be Loc::Reg (regalloc contract), got {other:?}")
            }
        };
        debug_assert!(!is_frame || loc_base == crate::regloc::EBP);
        let byteofs = wb.jit_wb_if_flag_byteofs;

        let helper_num = if is_frame {
            4
        } else {
            // `self._regalloc.xrm.reg_bindings` is non-empty: the regalloc
            // pass recorded that as the trailing argloc
            // (`consider_cond_call_gc_wb`).
            let withfloats = matches!(
                arglocs.get(if is_array { 2 } else { 1 }),
                Some(Loc::Immed(i)) if i.value != 0
            );
            usize::from(card_marking) + 2 * usize::from(withfloats)
        };
        let helper = self.wb_slowpath[helper_num];
        assert!(
            helper != 0,
            "wb_slowpath[{helper_num}] was not built (X86CpuExt::ensure_wb_slowpath)"
        );

        rx86::test8_mi(
            &mut self.mc,
            (loc_base.value as u8, byteofs),
            i32::from(mask),
        );
        // `_write_barrier_fastpath`: `TEST8` then `WriteBarrierSlowPath` on
        // `NZ`. The flag-clear edge falls through `set_continue_addr`.
        // The helper call and the card mark live in `generate_body`.
        let mut sp = self.emit_slow_jcc(
            CC_NE,
            SlowPathKind::WriteBarrier {
                loc_base,
                loc_index,
                helper_num,
                card_marking,
                card_page_shift: wb.jit_wb_card_page_shift,
            },
        );
        self.set_continue_here(&mut sp);
        self.pending_slowpaths.push(sp);
    }

    /// x86/assembler.py malloc_cond parity.
    fn genop_call_malloc_nursery(&mut self, op: &Op, result_loc: Option<&Loc>) {
        let size_ref = op.arg(0).to_opref();
        // history.py ConstInt.value carried inline — prefer the inline
        // payload before falling through to the legacy pool / raw u32.
        let total_size = size_ref.inline_const_bits().unwrap_or_else(|| {
            self.constants
                .get(&size_ref.raw())
                .map(|c| c.as_raw_i64())
                .unwrap_or(size_ref.raw() as i64)
        });
        let gc_header_size = majit_gc::header::GcHeader::SIZE as i64;
        // gc.py:525-531 — read nursery slot addresses from the active GC
        // descriptor (cpu.gc_ll_descr.get_nursery_free_addr() parity), not
        // from a process-global singleton.
        let (nf_addr, nt_addr) = crate::runner::dynasm_nursery_addrs();

        let nf = nf_addr as i64;
        let nt = nt_addr as i64;
        // assembler.py:2556 `malloc_cond` clobbers only ECX/EDX (the pair
        // regalloc spilled via MALLOC_NURSERY_CLOBBER) because PyPy's
        // encoder supports `MOV [imm64], reg` directly.  dynasm-rs has no
        // such encoding so we need a third register to stage the absolute
        // nursery slot addresses; use R11 (X86_64_SCRATCH_REG, outside
        // ALL_CORE_REGS) instead of RAX — RAX is in the regalloc pool and
        // clobbering it would silently destroy any live Box the regalloc
        // bound to it.  The slow path preserves RAX via push_all_regs.

        // ecx = nursery_free, edx = new nursery_free
        let (sr, so) = self.addr_as_reg_offset(nf);
        rx86::mov_rm(&mut self.mc, rx86::ECX, (sr, so));
        rx86::lea_rm(&mut self.mc, rx86::EDX, (rx86::ECX, total_size as i32));
        let (sr, so) = self.addr_as_reg_offset(nt);
        rx86::cmp_rm(&mut self.mc, rx86::EDX, (sr, so));

        let slow_path = self.mc.new_dynamic_label();
        let done = self.mc.new_dynamic_label();
        dynasm!(self.mc ; .arch x64 ; ja =>slow_path);

        // Fast path: update nursery_free, compute obj ptr.
        // `gen_initialize_tid` writes the whole header word.
        // Stage the `*nf = new_free` store through R11; materialise the
        // payload pointer directly into `result_reg` (regalloc forces it
        // to ECX, MALLOC_NURSERY_RESULT) so both paths converge with the
        // payload in the same register.
        let (sr, so) = self.addr_as_reg_offset(nf);
        rx86::mov_mr(&mut self.mc, (sr, so), rx86::EDX);
        let result_reg_for_payload = match result_loc {
            Some(Loc::Reg(r)) => r.value,
            _ => crate::regloc::ECX.value,
        };
        self.forget_if_scratch_written(result_reg_for_payload);
        rx86::lea_rm(
            &mut self.mc,
            result_reg_for_payload,
            (rx86::ECX, gc_header_size as i32),
        );
        dynasm!(self.mc ; .arch x64 ; jmp =>done);
        self.forget_after_call_or_jmp();

        // Slow path: helper extraction (PyPy assembler.py:295 `mc.CALL`).
        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>slow_path);
        let gcmap_ofs = crate::jitframe::JF_GCMAP_OFS;
        if let Some(gcmap) = self.pending_malloc_nursery_gcmap {
            self.push_gcmap(gcmap as *mut usize);
        } else {
            rx86::mov_bi(&mut self.mc, gcmap_ofs, 0);
        }
        // Stage the trampoline address through R11 so RAX still holds
        // the caller's pre-call value at the trampoline entry — its
        // `push_all_regs_to_frame([ECX, EDX])` then saves the real RAX,
        // and the matching pop restores it after the helper call.
        // Loading `helper_addr` into RAX here (the previous shape) would
        // clobber the caller's RAX, and the trampoline would save+restore
        // that already-clobbered value, silently dropping any live Box
        // the regalloc kept in RAX across this op.
        let helper_addr = self.malloc_slowpath_fixed as i64;
        let call_scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        self.forget_if_scratch_written(call_scratch);
        rx86::mov_ri(&mut self.mc, call_scratch, helper_addr);
        dynasm!(self.mc ; .arch x64
                    ; call Rq(call_scratch)

        );
        self.forget_after_call_or_jmp();
        // assembler.py:304 — helper returns the payload in ECX
        // (`MOV_rr(ecx, eax)` inside the trampoline) so the value
        // survives the trampoline's `pop_all_regs([ECX, EDX])`.  The
        // regalloc forces `result_reg = MALLOC_NURSERY_RESULT = ECX`
        // (regalloc.rs), so the value already lives in the right
        // register and no caller-side copy is needed.  If a future
        // regalloc change picks a different `result_reg`, copy it
        // from RCX (not RAX, which is now the caller's preserved
        // pre-call value, not the helper return).
        //
        // OOM propagation: assembler.py:300-322 emits the `TEST/JZ
        // propagate_exception_path` *inside* the slowpath itself, and
        // pyre's `build_malloc_slowpath_fixed` now mirrors that —
        // when the underlying `dynasm_nursery_slowpath` returns NULL
        // the trampoline does the `_store_and_reset_exception`,
        // writes `jf_descr = propagate_exception_descr` and runs
        // `_call_footer` to exit the trace.  No call-site OOM check is
        // needed; if the trampoline ever returns here it succeeded.
        if let Some(Loc::Reg(r)) = result_loc {
            if r.value != crate::regloc::ECX.value {
                let rv = r.value;
                self.forget_if_scratch_written(rv);
                dynasm!(self.mc ; .arch x64 ; mov Rq(rv), rcx);
            }
        }
        // gcmap was cleared by `pop_gcmap(mc)` inside the trampoline
        // before RET (PyPy assembler.py:308); no caller-side clear is
        // needed here.  Matches the PyPy contract where the trampoline
        // owns the `JF_GCMAP_OFS` reset.
        let _ = gcmap_ofs;

        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>done);
        // x86/regalloc.py `consider_call_malloc_nursery` binds the result with
        // `force_allocate_reg(op, selected_reg=ecx)`, so the register IS the
        // delivery contract; FrameManager emits a spill only where a later
        // lifetime boundary needs one.  Storing it here as well grew
        // `frame_depth` by one slot for every allocation.
    }

    /// Headerless fixed-size nursery allocation.  `size` excludes any GC
    /// header; result is the old nursery base.
    ///
    /// The fast path raw-bumps `dynasm_nursery_addrs()`, so it is correct only
    /// when the active dynasm GC is headerless-aware — its nursery must yield a
    /// raw base carrying no `GcHeader` — what an interpreter that runs its own
    /// collector over its own object arena supplies.  A headered collector such
    /// as MiniMarkGC must never back this op:
    /// its nursery walk reads a `GcHeader` at `base - GcHeader::SIZE`, which a
    /// raw base lacks.  The overflow slowpath enforces this via
    /// `alloc_nursery_headerless`'s panicking default; the fast path relies on
    /// the same invariant being upheld by whoever declares `headerless_structs`.
    fn genop_call_malloc_nursery_headerless(&mut self, op: &Op, result_loc: Option<&Loc>) {
        let size_ref = op.arg(0).to_opref();
        let size = size_ref.inline_const_bits().unwrap_or_else(|| {
            self.constants
                .get(&size_ref.raw())
                .map(|c| c.as_raw_i64())
                .unwrap_or(size_ref.raw() as i64)
        });
        let (nf_addr, nt_addr) = crate::runner::dynasm_nursery_addrs();
        let nf = nf_addr as i64;
        let nt = nt_addr as i64;

        let slow_path = self.mc.new_dynamic_label();
        let done = self.mc.new_dynamic_label();

        if nf_addr == 0 || nt_addr == 0 {
            // Mirror the headered inactive-nursery path without touching
            // `[nf]`: seed the slowpath's `rdx - rcx` size contract directly.
            dynasm!(self.mc ; .arch x64
            ; xor ecx, ecx
            );
            rx86::mov_ri(&mut self.mc, rx86::EDX, size);
            dynasm!(self.mc ; .arch x64
                            ; jmp =>slow_path

            );
            self.forget_after_call_or_jmp();
        } else {
            let (sr, so) = self.addr_as_reg_offset(nf);
            rx86::mov_rm(&mut self.mc, rx86::ECX, (sr, so));
            rx86::lea_rm(&mut self.mc, rx86::EDX, (rx86::ECX, size as i32));
            let (sr, so) = self.addr_as_reg_offset(nt);
            rx86::cmp_rm(&mut self.mc, rx86::EDX, (sr, so));

            dynasm!(self.mc ; .arch x64 ; ja =>slow_path);
        }

        let result_reg = match result_loc {
            Some(Loc::Reg(r)) => r.value,
            _ => crate::regloc::ECX.value,
        };
        let (sr, so) = self.addr_as_reg_offset(nf);
        rx86::mov_mr(&mut self.mc, (sr, so), rx86::EDX);
        if result_reg != crate::regloc::ECX.value {
            self.forget_if_scratch_written(result_reg);
            dynasm!(self.mc ; .arch x64 ; mov Rq(result_reg), rcx);
        }
        dynasm!(self.mc ; .arch x64 ; jmp =>done);
        self.forget_after_call_or_jmp();

        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>slow_path);
        let gcmap_ofs = crate::jitframe::JF_GCMAP_OFS;
        if let Some(gcmap) = self.pending_malloc_nursery_gcmap {
            self.push_gcmap(gcmap as *mut usize);
        } else {
            rx86::mov_bi(&mut self.mc, gcmap_ofs, 0);
        }
        let helper_addr = self.malloc_slowpath_headerless as i64;
        let call_scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        self.forget_if_scratch_written(call_scratch);
        rx86::mov_ri(&mut self.mc, call_scratch, helper_addr);
        dynasm!(self.mc ; .arch x64
                    ; call Rq(call_scratch)

        );
        self.forget_after_call_or_jmp();
        if let Some(Loc::Reg(r)) = result_loc {
            if r.value != crate::regloc::ECX.value {
                let rv = r.value;
                self.forget_if_scratch_written(rv);
                dynasm!(self.mc ; .arch x64 ; mov Rq(rv), rcx);
            }
        }
        let _ = gcmap_ofs;

        self.forget_scratch_register();
        dynasm!(self.mc ; .arch x64 ; =>done);
        // The result register is the delivery contract (see
        // `genop_call_malloc_nursery`); an extra store here grew `frame_depth`
        // by one slot per allocation.
    }

    /// NEW: allocate a fixed-size object. Requires GC runtime.
    /// Emits a trap (UD2/BRK) until GC nursery allocation is wired.
    /// Address of the `New` allocation helper: the active-GC trampoline
    /// (`dynasm_new_alloc`) when `set_new_via_gc(true)`, else `libc::malloc`.
    fn new_alloc_fn_addr() -> i64 {
        if crate::runner::new_via_gc_enabled() {
            crate::runner::dynasm_new_alloc as *const () as i64
        } else {
            libc::malloc as *const () as i64
        }
    }

    fn genop_new(&mut self, op: &Op) {
        // Simple allocation: call the New alloc helper(obj_size).
        let obj_size = op.with_size_descr(|sd| sd.size()).unwrap_or(16) as i64;
        let malloc_ptr = Self::new_alloc_fn_addr();
        // Call alloc_fn(obj_size)
        self.emit_abi_int_arg_from_imm(0, obj_size);
        rx86::mov_ri(&mut self.mc, rx86::EAX, malloc_ptr);
        self.emit_abi_call_rax();
        // rax/x0 = pointer to allocated memory
        // Zero-initialize
        self.emit_abi_int_arg_from_reg(0, 0);
        self.emit_abi_int_arg_from_imm(1, 0);
        self.emit_abi_int_arg_from_imm(2, obj_size);
        dynasm!(self.mc ; .arch x64
        ; push rax           // save ptr
        );
        rx86::mov_ri(&mut self.mc, rx86::EAX, libc::memset as *const () as i64);
        self.emit_abi_call_rax_after_one_push();
        dynasm!(self.mc ; .arch x64 ; pop rax); // restore ptr
        if !op.pos().get().is_none() {
            self.store_rax_to_result(op.pos().get());
        }
    }

    /// NEW_WITH_VTABLE: allocate and set vtable pointer.
    fn genop_new_with_vtable(&mut self, op: &Op) {
        // Same as New, but also write vtable at offset 0.
        let obj_size = op.with_size_descr(|sd| sd.size()).unwrap_or(16) as i64;
        let (vtable, w_class_init) = op
            .with_size_descr(|sd| {
                let w_class_init = sd.w_class_obj().and_then(|w_class| {
                    sd.class_word_field()
                        .map(|fd| (fd.offset() as i32, w_class))
                });
                (sd.vtable() as i64, w_class_init)
            })
            .unwrap_or((0, None));
        // `rewrite.py gen_malloc_fixedsize` (Boehm arm): CALL malloc_fixedsize(size).
        // One read of the published hook picks both the call target and
        // whether the raw fallback still needs to be cleared.
        let fallback = Self::new_alloc_fn_addr();
        let malloc_ptr = crate::runner::malloc_fixedsize_or(fallback);
        self.emit_abi_int_arg_from_imm(0, obj_size);
        rx86::mov_ri(&mut self.mc, rx86::EAX, malloc_ptr);
        self.emit_abi_call_rax();
        // `GcLLDescr_boehm.malloc_fixedsize` is `GC_malloc`
        // (`malloc_zero_filled`). A raw `malloc` is not, so only that
        // fallback is cleared here — never both.
        if malloc_ptr == fallback {
            self.emit_abi_int_arg_from_reg(0, 0);
            self.emit_abi_int_arg_from_imm(1, 0);
            self.emit_abi_int_arg_from_imm(2, obj_size);
            dynasm!(self.mc ; .arch x64
            ; push rax
            );
            rx86::mov_ri(&mut self.mc, rx86::EAX, libc::memset as *const () as i64);
            self.emit_abi_call_rax_after_one_push();
            dynasm!(self.mc ; .arch x64 ; pop rax);
        }
        // Write vtable at offset 0 (`GcLLDescr_boehm`, fielddescr_vtable at 0).
        if vtable != 0 {
            rx86::mov_ri(&mut self.mc, rx86::ECX, vtable);
            dynasm!(self.mc ; .arch x64
                            ; mov [rax], rcx

            );
        }
        if let Some((w_class_offset, w_class)) = w_class_init {
            if w_class != 0 {
                rx86::mov_ri(&mut self.mc, rx86::ECX, w_class);
                rx86::mov_mr(&mut self.mc, (rx86::EAX, w_class_offset), rx86::ECX);
            }
        }
        if !op.pos().get().is_none() {
            self.store_rax_to_result(op.pos().get());
        }
    }

    /// NEW_ARRAY / NEW_ARRAY_CLEAR: allocate a typed GC array.
    ///
    /// Rewrite normally replaces these with `CALL_MALLOC_NURSERY_VARSIZE` /
    /// `malloc_array`. This leftover path must still stamp the collector
    /// type id and write length at the descr's `lendescr` offset — not
    /// libc malloc with a string-header store at +8.
    fn genop_new_array(&mut self, op: &Op, arglocs: &[Loc]) {
        let [len_loc, ..] = arglocs else {
            panic!("varsize allocation expects a length location, got {arglocs:?}");
        };
        let (base_size, item_size, type_id, len_ofs) = op
            .with_array_descr(|ad| {
                (
                    ad.base_size() as i64,
                    ad.item_size() as i64,
                    ad.type_id() as i64,
                    ad.len_descr().map_or(0, |fd| fd.offset() as i64),
                )
            })
            .unwrap_or((8, 8, 0, 0));
        let clear = matches!(op.opcode, OpCode::NewArrayClear) as i64;
        self.emit_load_to_rax(*len_loc);
        // Six integer args: on Win64 args 4/5 live at [rsp+32]/[rsp+40], so
        // the call area (shadow + two stack slots) must exist before those
        // stores. `emit_abi_call_rax` would reserve after the stores and
        // overwrite them. SysV keeps args 4/5 in registers.
        #[cfg(target_os = "windows")]
        let call_area_adjust = self.emit_reserve_abi_call_area(0, 2);
        self.emit_abi_int_arg_from_reg(4, 0);
        self.emit_abi_int_arg_from_imm(0, base_size);
        self.emit_abi_int_arg_from_imm(1, item_size);
        self.emit_abi_int_arg_from_imm(2, len_ofs);
        self.emit_abi_int_arg_from_imm(3, type_id);
        self.emit_abi_int_arg_from_imm(5, clear);
        rx86::mov_ri(
            &mut self.mc,
            rx86::EAX,
            crate::runner::dynasm_malloc_new_array as *const () as i64,
        );
        #[cfg(target_os = "windows")]
        {
            dynasm!(self.mc ; .arch x64 ; call rax);
            self.forget_after_call_or_jmp();
            self.emit_release_abi_call_area(call_area_adjust);
        }
        #[cfg(not(target_os = "windows"))]
        self.emit_abi_call_rax();
        if !op.pos().get().is_none() {
            self.store_rax_to_result(op.pos().get());
        }
    }

    // genop_* — misc

    // assembler.py genop_save_exc_class / genop_save_exception

    /// assembler.py genop_save_exc_class:
    /// `MOV resloc, [pos_exception]`.  The regalloc always assigns the
    /// result a register (`consider_no_arg_result`).
    fn genop_save_exc_class(&mut self, result_loc: Option<&Loc>) {
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        let exc_type_addr = crate::jit_exc_type_addr() as i64;
        let (sr, so) = self.addr_as_reg_offset(exc_type_addr);
        match result_loc {
            Some(Loc::Reg(dst)) => {
                self.forget_if_scratch_written(dst.value);
                rx86::mov_rm(&mut self.mc, dst.value, (sr, so));
            }
            Some(Loc::Frame(frame)) => {
                let ofs = frame.ebp_loc.value;
                self.forget_if_scratch_written(scratch);
                rx86::mov_rm(&mut self.mc, scratch, (sr, so));
                rx86::mov_br(&mut self.mc, ofs, scratch);
            }
            None => {}
            Some(other) => {
                panic!("genop_save_exc_class: unhandled result location {other:?}")
            }
        }
    }

    /// assembler.py:1845-1850 `_restore_exception`:
    /// `MOV [pos_exc_value], excvalloc; MOV [pos_exception], exctploc`.
    /// arglocs = [class, value]; the regalloc brings both into registers
    /// (`consider_restore_exception`), so only the Reg arm is hot — the
    /// non-Reg fallback round-trips through rax with a push/pop save.
    fn genop_restore_exception(&mut self, arglocs: &[Loc]) {
        if arglocs.len() < 2 {
            return;
        }
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        let mut store_loc_to = |this: &mut Self, cell_addr: i64, loc: &Loc| {
            this.forget_if_scratch_written(scratch);
            rx86::mov_ri(&mut this.mc, scratch, cell_addr);
            match loc {
                Loc::Reg(src) => {
                    rx86::mov_mr(&mut this.mc, (scratch, 0), src.value);
                }
                Loc::Frame(frame) => {
                    let ofs = frame.ebp_loc.value;
                    dynasm!(this.mc ; .arch x64
                    ; push rax
                    );
                    rx86::mov_rb(&mut this.mc, rx86::EAX, ofs);
                    rx86::mov_mr(&mut this.mc, (scratch, 0), rx86::EAX);
                    dynasm!(this.mc ; .arch x64
                                            ; pop rax

                    );
                }
                Loc::Immed(imm) | Loc::ImmedFloat(imm) => {
                    dynasm!(this.mc ; .arch x64
                    ; push rax
                    );
                    rx86::mov_ri(&mut this.mc, rx86::EAX, imm.value);
                    rx86::mov_mr(&mut this.mc, (scratch, 0), rx86::EAX);
                    dynasm!(this.mc ; .arch x64
                                            ; pop rax

                    );
                }
                other => panic!(
                    "genop_restore_exception: unhandled operand {other:?} — the store is \
                skipped and the exception cell keeps its previous contents"
                ),
            }
        };
        store_loc_to(self, crate::jit_exc_value_addr() as i64, &arglocs[1]);
        store_loc_to(self, crate::jit_exc_type_addr() as i64, &arglocs[0]);
    }

    // genop_* — extended integer arithmetic

    /// UINT_MUL_HIGH: upper 64 bits of unsigned multiply
    #[allow(dead_code)]
    fn genop_uint_mul_high(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc ; .arch x64
        ; mul rcx
        );
        dynasm!(self.mc ; .arch x64
            ; mov rax, rdx
        );
        self.store_rax_to_result(op.pos().get());
    }

    // genop_* — extended float operations

    /// FLOAT_ABS: result = |arg0|
    #[allow(dead_code)]
    fn genop_float_abs(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        let mask: i64 = i64::MAX; // 0x7FFF_FFFF_FFFF_FFFF
        rx86::mov_ri(&mut self.mc, rx86::EAX, mask);
        dynasm!(self.mc ; .arch x64
        ; movq xmm1, rax
        );
        dynasm!(self.mc ; .arch x64
                    ; andpd xmm0, xmm1

        );
        self.store_d0_to_result(op.pos().get());
    }

    /// CAST_FLOAT_TO_SINGLEFLOAT: f64 → f32 (bits in lower 32 of i64)
    #[allow(dead_code)]
    fn genop_cast_float_to_singlefloat(&mut self, op: &Op) {
        self.load_float_arg_to_d0(op.arg(0).to_opref());
        dynasm!(self.mc ; .arch x64
        ; cvtsd2ss xmm0, xmm0
        );
        dynasm!(self.mc ; .arch x64
            ; movd eax, xmm0
        );
        self.store_rax_to_result(op.pos().get());
    }

    /// CAST_SINGLEFLOAT_TO_FLOAT: f32 (bits in lower 32) → f64
    #[allow(dead_code)]
    fn genop_cast_singlefloat_to_float(&mut self, op: &Op) {
        self.load_arg_to_rax(op.arg(0).to_opref());
        dynasm!(self.mc ; .arch x64
        ; movd xmm0, eax
        );
        dynasm!(self.mc ; .arch x64
            ; cvtss2sd xmm0, xmm0
        );
        self.store_d0_to_result(op.pos().get());
    }

    // genop_* — GC memory operations

    /// Emit a sized store of rcx/x1 to [rax]/[x0].
    #[allow(dead_code)]
    fn emit_store_to_rax_sized(&mut self, size: usize) {
        match size {
            1 => dynasm!(self.mc ; .arch x64 ; mov [rax], cl),
            2 => dynasm!(self.mc ; .arch x64 ; mov [rax], cx),
            4 => dynasm!(self.mc ; .arch x64 ; mov [rax], ecx),
            _ => dynasm!(self.mc ; .arch x64 ; mov [rax], rcx),
        }
    }

    /// Resolve an OpRef that is expected to be a compile-time constant.
    fn resolve_const_or(&self, opref: OpRef, default: i64) -> i64 {
        match self.resolve_opref(opref) {
            ResolvedArg::Const(v) => v,
            _ => default,
        }
    }

    /// GC_STORE: store value to base + offset.
    /// 4-arg form: arg(0)=base, arg(1)=offset, arg(2)=value, arg(3)=itemsize.
    #[allow(dead_code)]
    fn genop_discard_gc_store(&mut self, op: &Op) {
        if op.num_args() < 4 {
            return; // 3-arg GC rewrite form — skip for now
        }
        let itemsize = self
            .resolve_const_or(op.arg(3).to_opref(), 8)
            .unsigned_abs() as usize;

        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        dynasm!(self.mc ; .arch x64 ; add rax, rcx);
        dynasm!(self.mc ; .arch x64 ; push rax);
        self.load_arg_to_rcx(op.arg(2).to_opref());
        dynasm!(self.mc ; .arch x64 ; pop rax);
        self.emit_store_to_rax_sized(itemsize);
    }

    /// GC_STORE_INDEXED: store to base + base_offset + index * scale.
    /// arg(0)=base, arg(1)=index, arg(2)=value, arg(3)=scale,
    /// arg(4)=base_offset, arg(5)=itemsize.
    #[allow(dead_code)]
    fn genop_discard_gc_store_indexed(&mut self, op: &Op) {
        let scale = self.resolve_const_or(op.arg(3).to_opref(), 1) as i32;
        let base_offset = self.resolve_const_or(op.arg(4).to_opref(), 0) as i32;
        let itemsize = self
            .resolve_const_or(op.arg(5).to_opref(), 8)
            .unsigned_abs() as usize;

        self.load_arg_to_rax(op.arg(0).to_opref());
        self.load_arg_to_rcx(op.arg(1).to_opref());
        if scale != 1 {
            rx86::imul_ri(&mut self.mc, rx86::ECX, scale);
        }
        dynasm!(self.mc ; .arch x64 ; add rax, rcx);
        if base_offset != 0 {
            rx86::add_ri(&mut self.mc, rx86::EAX, base_offset);
        }
        dynasm!(self.mc ; .arch x64 ; push rax);
        self.load_arg_to_rcx(op.arg(2).to_opref());
        dynasm!(self.mc ; .arch x64 ; pop rax);
        self.emit_store_to_rax_sized(itemsize);
    }

    // genop_* — interior field operations

    // genop_* — call variants

    /// COND_CALL_N: if arg(0) != 0, call function at arg(1).
    ///
    /// `x86/assembler.py cond_call` parity: the regalloc may fuse
    /// a preceding CompOp's result into `guard_success_cc` rather than
    /// materialising the boolean (see `next_op_can_accept_cc`). When
    /// that's the case, `op.arg(0)` lives in the condition flags, not
    /// a register/slot — so we must branch off the CC directly instead
    /// of issuing `load_arg_to_rax; test rax, rax`, which would read
    /// `rbp` (the frame_reg sentinel) and miss the comparison result.
    fn genop_discard_cond_call(&mut self, op: &Op, arglocs: &[Loc], op_index: usize) {
        let skip_label = self.mc.new_dynamic_label();
        if let Some(cc) = self.guard_success_cc.take() {
            self.emit_jcc_to_label(invert_cc(cc), skip_label);
        } else {
            // Read the predicate from its regalloc location, not via
            // `resolve_opref`: `consider_discard_nargs_j2` emits no
            // `before_call`, so a predicate the regalloc left register-resident
            // has no slot mapping and would panic there.  Test it in the
            // scratch (R11) rather than rax, which IS allocatable here and may
            // still hold one of the call's own arglocs.
            self.emit_load_loc_to_scratch(arglocs[0]);
            let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
            dynasm!(self.mc ; .arch x64
            ; test Rq(scratch), Rq(scratch)
            );
            dynasm!(self.mc ; .arch x64
                ; jz =>skip_label
            );
        }

        // `consider_discard_nargs` emits no `before_call`, so the regalloc
        // does NOT spill caller-saved registers across a cond_call. The
        // regalloc already treats the assembler's condition scratch (rax)
        // as clobbered, but on the taken path the call also clobbers
        // ecx/edx/esi/edi/r8..r10 + the XMM regs, destroying any value live
        // across the cond_call. Save and restore all managed registers
        // around the call — `_build_cond_call_slowpath(callee_only=False)`
        // parity, plus `push_gcmap` / `pop_gcmap` from
        // `aarch64/opassembler.py _emit_op_cond_call`. `clear_vable_token`
        // → `force_now` allocates; a leftover null `jf_gcmap` leaves every
        // spilled Ref slot unforwarded.
        //
        // Load the callee (func_index 1) and its args from their regalloc
        // locations via `emit_call_from_arglocs`, not by re-resolving the op
        // operands (`emit_call`): an arg the regalloc left register-resident
        // has no slot mapping and would panic in `resolve_opref` (or read a
        // stale slot).  Mirrors the AArch64 `genop_discard_cond_call`.
        push_all_regs_to_jitframe_raw(&mut self.mc, &[], true, false);
        let pushed_gcmap = self.push_pending_call_gcmap();
        self.emit_call_from_arglocs(op, arglocs, 1, 0);
        self.pop_pending_call_gcmap_after_collect(pushed_gcmap);
        pop_all_regs_from_jitframe_raw(&mut self.mc, &[], true, false);

        self.finish_cond_call_fast_path(op_index, skip_label);
    }

    /// COND_CALL_VALUE_I/R: if arg(0) == 0, call function; else result = arg(0).
    ///
    /// x86/regalloc.py `consider_cond_call` / `consider_cond_call_value_i`
    /// (`_r` is the same) and assembler.py `cond_call` / `CondCallSlowPath`.
    /// Arglocs are `[argloc, resloc]`; extra args already sit in
    /// `cond_call_register_arguments`. Test `argloc`, skip when nonzero; on
    /// miss the helper returns a plain word moved into `resloc`. No Option
    /// rewrite and no `store_rax_to_result`.
    fn genop_cond_call_value(&mut self, op: &Op, arglocs: &[Loc], op_index: usize) {
        let (argloc, resloc) = match arglocs {
            [argloc, resloc, ..] => (*argloc, *resloc),
            other => panic!(
                "COND_CALL_VALUE arglocs are [argloc, resloc] (x86/regalloc.py consider_cond_call), got {other:?}"
            ),
        };
        let skip_label = self.mc.new_dynamic_label();
        // Test in the scratch so a miss-path extra arg is not clobbered.
        self.emit_load_loc_to_scratch(argloc);
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        dynasm!(self.mc ; .arch x64
            ; test Rq(scratch), Rq(scratch)
            ; jnz =>skip_label
        );

        push_all_regs_to_jitframe_raw(&mut self.mc, &[], true, false);
        let pushed_gcmap = self.push_pending_call_gcmap();
        self.emit_cond_call_value_helper(op);
        // `_build_cond_call_slowpath` leaves the helper word in eax; stash
        // to the scratch (outside `ALL_CORE_REGS`) after reload so the
        // restore can put every managed register back, then `MOV resloc, scratch`.
        self.pop_pending_call_gcmap_after_collect(pushed_gcmap);
        dynasm!(self.mc ; .arch x64 ; mov Rq(scratch), rax);
        pop_all_regs_from_jitframe_raw(&mut self.mc, &[], true, false);
        self.regalloc_mov(&Loc::Reg(crate::regloc::X86_64_SCRATCH_REG), &resloc);

        self.finish_cond_call_fast_path(op_index, skip_label);
    }

    /// `genop_guard_guard_no_exception`: when the next op is
    /// `GUARD_NO_EXCEPTION`, leave the fast-path continue label for that
    /// guard. `generate_guard_no_exception` is emitted on this call path
    /// (`CondCallSlowPath.generate_body`) and then binds the label, so the
    /// don't-call edge skips both the call and the exception check.
    fn finish_cond_call_fast_path(&mut self, op_index: usize, skip_label: DynamicLabel) {
        self.forget_scratch_register();
        if self
            .operations
            .get(op_index + 1)
            .is_some_and(|next| next.opcode == OpCode::GuardNoException)
        {
            self.pending_cond_call_skip = Some(skip_label);
        } else {
            dynasm!(self.mc ; .arch x64 ; =>skip_label);
        }
    }

    /// Inline `cond_call_slowpath` body: extra args already in
    /// `cond_call_register_arguments`, func is `op.getarg(1)` Const.
    fn emit_cond_call_value_helper(&mut self, op: &Op) {
        let func = match self.resolve_opref(op.arg(1).to_opref()) {
            ResolvedArg::Const(val) => val,
            ResolvedArg::Slot(_) => {
                panic!("COND_CALL_VALUE func is Const (x86/regalloc.py consider_cond_call)")
            }
        };
        rx86::mov_ri(&mut self.mc, rx86::EAX, func);
        self.emit_abi_call_rax();
    }

    // genop_* — string/array operations

    /// assembler.py `load_effective_addr`:
    /// `result = base + (index << shift) + baseofs`.
    /// `resoperation.py` args `[v_gcptr, v_index, c_baseofs, c_shift]`.
    fn genop_load_effective_address(&mut self, arglocs: &[Loc], result_loc: Option<&Loc>) {
        let Some(Loc::Reg(dst)) = result_loc else {
            panic!("LoadEffectiveAddress result_loc must be Loc::Reg, got {result_loc:?}");
        };
        let [base, index, baseofs, shift] = match arglocs {
            [a, b, c, d, ..] => [a, b, c, d],
            other => panic!("LoadEffectiveAddress expects 4 arglocs, got {other:?}"),
        };
        let shift_amt = match shift {
            Loc::Immed(i) | Loc::ImmedFloat(i) => i.value,
            other => panic!(
                "LoadEffectiveAddress shift must be Immed (rewrite.py ConstInt), got {other:?}"
            ),
        };
        let ofs = match baseofs {
            Loc::Immed(i) | Loc::ImmedFloat(i) => i.value,
            other => panic!(
                "LoadEffectiveAddress baseofs must be Immed (rewrite.py ConstInt), got {other:?}"
            ),
        };
        if let Loc::Immed(i) | Loc::ImmedFloat(i) = index {
            let total = ofs.wrapping_add(i.value.wrapping_shl(shift_amt as u32));
            self.emit_lea_base_plus_disp(dst.value, base, total);
            return;
        }
        let index_reg = match index {
            Loc::Reg(r) if !r.is_xmm => r.value,
            other => panic!(
                "LoadEffectiveAddress index must be Loc::Reg after \
                 consider_load_effective_address, got {other:?}"
            ),
        };
        // `make_sure_var_in_reg` hands a constant back as an immediate, and
        // `addr_add` takes an `ImmedLoc` base; the scratch register is never
        // allocated, so it cannot alias `dst` or the index.
        let base_reg = match base {
            Loc::Reg(r) if !r.is_xmm => r.value,
            Loc::Immed(i) => {
                let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                let imm = i.value;
                self.load_scratch(imm);
                scratch
            }
            other => panic!(
                "LoadEffectiveAddress base must be Loc::Reg or Loc::Immed after \
                 consider_load_effective_address, got {other:?}"
            ),
        };
        let scale = match shift_amt {
            0 => 1,
            1 => 2,
            2 => 4,
            3 => 8,
            other => panic!(
                "LoadEffectiveAddress shift must be 0..=3 (rewrite.py itemscale), got {other}"
            ),
        };
        let disp = i32::try_from(ofs).expect(
            "LoadEffectiveAddress baseofs must fit signed disp32 (rewrite.py str/unicode basesize)",
        );
        self.emit_lea_sib(dst.value, base_reg, index_reg, scale, disp);
    }

    fn emit_lea_base_plus_disp(&mut self, dst: u8, base: &Loc, disp: i64) {
        match base {
            Loc::Reg(r) if !r.is_xmm => {
                if let Ok(d) = i32::try_from(disp) {
                    self.forget_if_scratch_written(dst);
                    rx86::lea_rm(&mut self.mc, dst, (r.value, d));
                } else {
                    let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                    self.load_scratch(disp);
                    self.forget_if_scratch_written(dst);
                    rx86::lea_ra(&mut self.mc, dst, (i16::from(r.value), scratch, 0, 0));
                }
            }
            _ => {
                self.regalloc_mov(
                    base,
                    &Loc::Reg(crate::regloc::RegLoc {
                        value: dst,
                        is_xmm: false,
                    }),
                );
                if disp != 0 {
                    if let Ok(d) = i32::try_from(disp) {
                        self.forget_if_scratch_written(dst);
                        rx86::add_ri(&mut self.mc, dst, d);
                    } else {
                        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
                        self.load_scratch(disp);
                        self.forget_if_scratch_written(dst);
                        dynasm!(self.mc ; .arch x64 ; add Rq(dst), Rq(scratch));
                    }
                }
            }
        }
    }

    fn emit_lea_sib(&mut self, dst: u8, base: u8, index: u8, scale: i64, disp: i32) {
        let shift = match scale {
            1 => 0,
            2 => 1,
            4 => 2,
            8 => 3,
            other => panic!("emit_lea_sib scale must be 1/2/4/8, got {other}"),
        };
        self.forget_if_scratch_written(dst);
        rx86::lea_ra(&mut self.mc, dst, (i16::from(base), index, shift, disp));
    }

    /// NEWSTR: allocate a byte string of given length.
    /// `base_size` / `item_size` come from the injected ArrayDescr
    /// (`builtin_string_array_descr` in `runner.rs`), which encodes
    /// `get_array_token(rstr.STR, ...)` — basesize includes the +1
    /// extra_item_after_alloc null terminator.
    fn genop_newstr(&mut self, op: &Op, arglocs: &[Loc]) {
        let (base_size, item_size, type_id) = Self::array_token_from_descr(op, 16, 1);
        self.genop_alloc_lowlevel_string(op, arglocs, type_id, base_size, item_size);
    }

    /// NEWUNICODE: allocate a unicode string (4-byte chars).
    /// Basesize = 16 (no extra_item_after_alloc), itemsize = 4.
    fn genop_newunicode(&mut self, op: &Op, arglocs: &[Loc]) {
        let (base_size, item_size, type_id) = Self::array_token_from_descr(op, 16, 4);
        self.genop_alloc_lowlevel_string(op, arglocs, type_id, base_size, item_size);
    }

    /// Read `(base_size, item_size)` from the injected ArrayDescr.
    /// Fallback used only when the descr is missing (should never happen
    /// for NEWSTR/NEWUNICODE after `inject_builtin_string_descrs`).
    fn array_token_from_descr(op: &Op, fallback_base: i64, fallback_item: i64) -> (i64, i64, i64) {
        op.with_array_descr(|ad| {
            (
                ad.base_size() as i64,
                ad.item_size() as i64,
                ad.type_id() as i64,
            )
        })
        .unwrap_or((fallback_base, fallback_item, 0))
    }

    fn genop_alloc_lowlevel_string(
        &mut self,
        op: &Op,
        arglocs: &[Loc],
        type_id: i64,
        base_size: i64,
        item_size: i64,
    ) {
        // The length comes from its regalloc location, for the reason
        // `genop_alloc_varsize` states below: `consider_raw_call_like` plans
        // these opcodes, and `before_call` leaves a value bound to a
        // callee-saved member of the allocation pool in its register, where
        // `resolve_opref` cannot see it.
        let [len_loc, ..] = arglocs else {
            panic!("lowlevel string allocation expects a length location, got {arglocs:?}");
        };
        self.emit_load_to_rax(*len_loc);
        self.emit_abi_int_arg_from_reg(3, 0);
        self.emit_abi_int_arg_from_imm(0, type_id);
        self.emit_abi_int_arg_from_imm(1, base_size);
        self.emit_abi_int_arg_from_imm(2, item_size);
        rx86::mov_ri(
            &mut self.mc,
            rx86::EAX,
            crate::runner::dynasm_malloc_lowlevel_string as *const () as i64,
        );
        self.emit_abi_call_rax();
        if !op.pos().get().is_none() {
            self.store_rax_to_result(op.pos().get());
        }
    }

    /// Shared implementation for NEW_ARRAY.
    /// Allocates base_size + length * item_size bytes, zero-fills,
    /// and writes length to the header.
    fn genop_alloc_varsize(&mut self, op: &Op, arglocs: &[Loc], base_size: i64, item_size: i64) {
        // The length comes from its regalloc location.  `consider_raw_call_like_j2`
        // plans these opcodes, and `before_call` leaves a value bound to a
        // callee-saved member of the allocation pool in its register, where
        // `resolve_opref` cannot see it.  The load is consumed by the very next
        // instruction, so rax/x0 doubling as ABI arg0 is safe here.
        let [len_loc, ..] = arglocs else {
            panic!("varsize allocation expects a length location, got {arglocs:?}");
        };
        self.emit_load_to_rax(*len_loc);
        let malloc_ptr = libc::malloc as *const () as i64;
        let memset_ptr = libc::memset as *const () as i64;

        // Save length, compute total_size = base_size + length * item_size
        dynasm!(self.mc ; .arch x64
            ; push rax                           // save length
        );
        rx86::imul_ri(&mut self.mc, rx86::EAX, item_size as i32);
        rx86::add_ri(&mut self.mc, rx86::EAX, base_size as i32);
        dynasm!(self.mc ; .arch x64
            ; push rax                           // save total_size
        );
        self.emit_abi_int_arg_from_reg(0, 0);
        rx86::mov_ri(&mut self.mc, rx86::EAX, malloc_ptr);
        self.emit_abi_call_rax();
        dynasm!(self.mc ; .arch x64
        ; pop rcx                            // rcx = total_size
        );
        dynasm!(self.mc ; .arch x64
            ; push rax                           // save ptr
        );
        self.emit_abi_int_arg_from_reg(2, 1);
        self.emit_abi_int_arg_from_imm(1, 0);
        self.emit_abi_int_arg_from_reg(0, 0);
        rx86::mov_ri(&mut self.mc, rx86::EAX, memset_ptr);
        self.emit_abi_call_rax();
        dynasm!(self.mc ; .arch x64
        ; pop rax                            // rax = ptr
        );
        dynasm!(self.mc ; .arch x64
        ; pop rcx                            // rcx = length
        );
        dynasm!(self.mc ; .arch x64
            // Store length at offset 8 (RPython string header)
            ; mov [rax + 8], rcx
        );

        if !op.pos().get().is_none() {
            self.store_rax_to_result(op.pos().get());
        }
    }

    /// ZERO_ARRAY: zero a range in an array.
    /// arg(0)=base, arg(1)=start, arg(2)=size, arg(3)=scale_start, arg(4)=scale_size.
    fn genop_discard_zero_array(&mut self, op: &Op, arglocs: &[Loc]) {
        let [
            base_loc,
            start_loc,
            size_loc,
            scale_start_loc,
            scale_size_loc,
        ] = arglocs
        else {
            panic!("ZERO_ARRAY expects five regalloc locations, got {arglocs:?}");
        };
        if matches!(size_loc, Loc::Immed(i) | Loc::ImmedFloat(i) if i.value == 0) {
            return;
        }
        let (base_size, _) = op
            .with_array_descr(|ad| (ad.base_size() as i64, ad.item_size() as i64))
            .unwrap_or((8, 8));

        // The scale operands are the `st.const_int(scale)` pair that
        // `rewrite.rs` emits for every ZERO_ARRAY, so `make_sure_var_in_reg`
        // hands them back as bare immediates (`return_constant` with no
        // selected_reg).  Read them from there rather than re-resolving the
        // op: a non-constant scale is an invariant break the emitter cannot
        // encode, and failing loud declines the trace instead of silently
        // scaling by one.
        let (Loc::Immed(scale_start) | Loc::ImmedFloat(scale_start)) = scale_start_loc else {
            panic!("ZERO_ARRAY scale_start must be an immediate, got {scale_start_loc:?}");
        };
        let (Loc::Immed(scale_size) | Loc::ImmedFloat(scale_size)) = scale_size_loc else {
            panic!("ZERO_ARRAY scale_size must be an immediate, got {scale_size_loc:?}");
        };
        let (scale_start, scale_size) = (scale_start.value, scale_size.value);

        // x86/regalloc.py consider_zero_array + assembler.py:2694-2725.  Materialize  allow-line-citation
        // the effective address in r11, PyPy's reserved x86-64 scratch GPR.
        let scratch = crate::regloc::X86_64_SCRATCH_REG.value;
        self.regalloc_mov(base_loc, &Loc::Reg(crate::regloc::X86_64_SCRATCH_REG));
        match start_loc {
            Loc::Reg(start) => {
                let shift = match scale_start {
                    1 => 0,
                    2 => 1,
                    4 => 2,
                    8 => 3,
                    _ => panic!("ZERO_ARRAY invalid start scale {scale_start}"),
                };
                self.forget_if_scratch_written(scratch);
                rx86::lea_ra(
                    &mut self.mc,
                    scratch,
                    (i16::from(scratch), start.value, shift, base_size as i32),
                );
            }
            Loc::Immed(start) | Loc::ImmedFloat(start) => {
                let offset = base_size + start.value * scale_start;
                self.forget_if_scratch_written(scratch);
                rx86::add_ri(&mut self.mc, scratch, offset as i32);
            }
            Loc::Frame(start) => {
                let offset = start.ebp_loc.value;
                rx86::imul_rmi(
                    &mut self.mc,
                    rx86::EAX,
                    (rx86::EBP, offset),
                    scale_start as i32,
                );
                self.forget_if_scratch_written(scratch);
                dynasm!(self.mc ; .arch x64 ; add Rq(scratch), rax);
                self.forget_if_scratch_written(scratch);
                rx86::add_ri(&mut self.mc, scratch, base_size as i32);
            }
            other => panic!("ZERO_ARRAY expected GPR/frame/immediate start, got {other:?}"),
        }

        if let Loc::Immed(bytes) | Loc::ImmedFloat(bytes) = size_loc {
            let nbytes = bytes.value * scale_size;
            if (0..=16 * 8).contains(&nbytes) {
                let xmm = crate::regloc::X86_64_XMM_SCRATCH_REG.value;
                let mut cleared = false;
                let mut offset = 0;
                while offset < nbytes {
                    let remaining = nbytes - offset;
                    let current = if remaining >= 16 {
                        if !cleared {
                            rx86::xorps_xx(&mut self.mc, xmm, xmm);
                            cleared = true;
                        }
                        rx86::movups_mx(&mut self.mc, (scratch, offset as i32), xmm);
                        16
                    } else if remaining >= 8 {
                        rx86::mov_mi(&mut self.mc, (scratch, offset as i32), 0);
                        8
                    } else if remaining >= 4 {
                        rx86::mov32_mi(&mut self.mc, (scratch, offset as i32), 0);
                        4
                    } else if remaining >= 2 {
                        rx86::mov16_mi(&mut self.mc, (scratch, offset as i32), 0);
                        2
                    } else {
                        rx86::mov8_mi(&mut self.mc, (scratch, offset as i32), 0);
                        1
                    };
                    offset += current;
                }
                return;
            }
        }

        // Large/non-constant residual call.  Regalloc has already run the
        // backend's ordinary non-collecting `before_call` preservation.
        let memset_ptr = libc::memset as *const () as i64;
        self.regalloc_mov(size_loc, &Loc::Reg(crate::regloc::EDX));
        if scale_size != 1 {
            rx86::imul_ri(&mut self.mc, rx86::EDX, scale_size as i32);
        }
        // memset(dest, 0, byte_length)
        self.emit_abi_int_arg_from_reg(2, 2);
        self.emit_abi_int_arg_from_imm(1, 0);
        self.emit_abi_int_arg_from_reg(0, scratch);
        rx86::mov_ri(&mut self.mc, rx86::EAX, memset_ptr);
        self.emit_abi_call_rax();
    }

    // genop_* — address computation
}

/// `jump.py`'s three primitives. The parallel-move algorithm that drives
/// them is one shared implementation in `crate::jump`; only these differ per
/// backend, which is what makes them the trait and it the free function.
impl<'a> crate::jump::RegallocMoves for Assembler386<'a> {
    fn regalloc_mov(&mut self, src: &Loc, dst: &Loc) {
        let scratch_reg = crate::regloc::X86_64_SCRATCH_REG.value;
        match (src, dst) {
            (Loc::Reg(s), Loc::Reg(d)) if s == d => {}
            (Loc::Reg(s), Loc::Reg(d)) => {
                if s.is_xmm && d.is_xmm {
                    // copy 128-bit from -> to
                    rx86::movapd_xx(&mut self.mc, d.value, s.value);
                } else if !s.is_xmm && !d.is_xmm {
                    // `LocationCodeBuilder._binaryop` INSN forgets the scratch
                    // register only when the destination (`loc1`) is
                    // `X86_64_SCRATCH_REG`, and only for a `MOV`.
                    self.forget_if_scratch_written(d.value);
                    dynasm!(self.mc ; .arch x64 ; mov Rq(d.value), Rq(s.value));
                } else if s.is_xmm && !d.is_xmm {
                    if d.value == scratch_reg {
                        self.forget_scratch_register();
                    }
                    self.forget_if_scratch_written(d.value);
                    rx86::movdq_rx(&mut self.mc, d.value, s.value);
                } else {
                    rx86::movdq_xr(&mut self.mc, d.value, s.value);
                }
            }
            (Loc::Reg(s), ebp_loc_pat!(e)) => {
                let ofs = e.value;
                if s.is_xmm {
                    rx86::movsd_bx(&mut self.mc, ofs, s.value);
                } else {
                    rx86::mov_br(&mut self.mc, ofs, s.value);
                }
            }
            (ebp_loc_pat!(e), Loc::Reg(d)) => {
                let ofs = e.value;
                if d.is_xmm {
                    rx86::movsd_xb(&mut self.mc, d.value, ofs);
                } else {
                    if d.value == scratch_reg {
                        self.forget_scratch_register();
                    }
                    self.forget_if_scratch_written(d.value);
                    rx86::mov_rb(&mut self.mc, d.value, ofs);
                }
            }
            (Loc::ConstFloat(loc), Loc::Reg(d)) if d.is_xmm => {
                self.emit_movsd_const_float(d.value, *loc);
            }
            (Loc::Immed(i), Loc::Reg(d)) if d.is_xmm => {
                self.forget_scratch_register();
                self.forget_if_scratch_written(scratch_reg);
                rx86::mov_ri(&mut self.mc, scratch_reg, i.value);
                rx86::movdq_xr(&mut self.mc, d.value, scratch_reg);
            }
            // GPR `mov r, imm`. A float constant is `ConstFloatLoc` from
            // `X86XMMRegisterManager.convert_to_imm`, matched above; an
            // `ImmedFloat` into an xmm register is not this `mov`.
            (Loc::Immed(i) | Loc::ImmedFloat(i), Loc::Reg(d)) if !d.is_xmm => {
                if d.value == scratch_reg {
                    self.forget_scratch_register();
                }
                self.forget_if_scratch_written(d.value);
                rx86::mov_ri(&mut self.mc, d.value, i.value);
            }
            (Loc::ConstFloat(from), ebp_loc_pat!(e)) => {
                self.regalloc_immedmem2mem(*from, e.value);
            }
            (Loc::Immed(i), ebp_loc_pat!(e)) if rx86::fits_in_32bits(i.value) => {
                // regloc.py `MOV` with location codes 'b','i': `MOV_bi`.
                rx86::mov_bi(&mut self.mc, e.value, i.value as i32);
            }
            (Loc::Immed(i), ebp_loc_pat!(e)) => {
                // regloc.py `insn_with_64_bit_immediate`: `_load_scratch`
                // then `MOV_br`.
                self.forget_scratch_register();
                let ofs = e.value;
                self.forget_if_scratch_written(scratch_reg);
                rx86::mov_ri(&mut self.mc, scratch_reg, i.value);
                rx86::mov_br(&mut self.mc, ofs, scratch_reg);
            }
            (ebp_loc_pat!(e1), ebp_loc_pat!(e2)) if e1.value == e2.value => {}
            (ebp_loc_pat!(e1), ebp_loc_pat!(e2)) => {
                self.forget_scratch_register();
                let o1 = e1.value;
                let o2 = e2.value;
                self.forget_if_scratch_written(scratch_reg);
                rx86::mov_rb(&mut self.mc, scratch_reg, o1);
                rx86::mov_br(&mut self.mc, o2, scratch_reg);
            }
            _ => panic!(
                "parallel move {src:?} -> {dst:?} is outside the RegallocMoves \
                 operand contract; emitting nothing here would leave the \
                 destination stale",
            ),
        }
    }

    fn regalloc_push(&mut self, loc: &Loc) {
        match loc {
            Loc::Reg(r) if r.is_xmm => {
                dynasm!(self.mc ; .arch x64 ; sub rsp, 8 ; movsd [rsp], Rx(r.value));
            }
            Loc::Reg(r) => {
                dynasm!(self.mc ; .arch x64 ; push Rq(r.value));
            }
            ebp_loc_pat!(e) if e.is_float => {
                dynasm!(self.mc ; .arch x64 ; sub rsp, 8);
                rx86::movsd_xb(&mut self.mc, 15, e.value);
                dynasm!(self.mc ; .arch x64 ; movsd [rsp], xmm15);
            }
            ebp_loc_pat!(e) => {
                rx86::push_b(&mut self.mc, e.value);
            }
            _ => panic!(
                "parallel move cannot park {loc:?} on the stack; emitting nothing \
                 here would leave the matching pop unbalanced",
            ),
        }
    }

    fn regalloc_pop(&mut self, loc: &Loc) {
        match loc {
            Loc::Reg(r) if r.is_xmm => {
                dynasm!(self.mc ; .arch x64 ; movsd Rx(r.value), [rsp] ; add rsp, 8);
            }
            Loc::Reg(r) => {
                self.forget_if_scratch_written(r.value);
                dynasm!(self.mc ; .arch x64 ; pop Rq(r.value));
            }
            ebp_loc_pat!(e) if e.is_float => {
                dynasm!(self.mc ; .arch x64 ; movsd xmm15, [rsp] ; add rsp, 8);
                rx86::movsd_bx(&mut self.mc, e.value, 15);
            }
            ebp_loc_pat!(e) => {
                rx86::pop_b(&mut self.mc, e.value);
            }
            _ => panic!(
                "parallel move cannot restore {loc:?} from the stack; emitting \
                 nothing here would leave the stack pointer shifted",
            ),
        }
    }
}
