
*** Running vivado
    with args -log AxiBurst_AxiBurst_0_10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AxiBurst_AxiBurst_0_10.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AxiBurst_AxiBurst_0_10.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivadoHLS/AxiBurst'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
Command: synth_design -top AxiBurst_AxiBurst_0_10 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_AxiBurst_0_10' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ip/AxiBurst_AxiBurst_0_10/synth/AxiBurst_AxiBurst_0_10.v:59]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst.v:12]
	Parameter ap_ST_fsm_state1 bound to: 26'b00000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 26'b00000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 26'b00000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 26'b00000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 26'b00000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 26'b00000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 26'b00000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 26'b00000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 26'b00000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 26'b00000000000000001000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 26'b00000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 26'b00000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 26'b00000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 26'b00000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 26'b00000000000100000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 26'b00000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 26'b00000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 26'b00000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 26'b00000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 26'b00000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 26'b00000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 26'b00001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 26'b00010000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 26'b00100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 26'b01000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 26'b10000000000000000000000000 
	Parameter C_S_AXI_SQRT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SQRT_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SQRT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_sqrt_s_axi' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_sqrt_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter ADDR_ARRAY_R_DATA_0 bound to: 5'b11000 
	Parameter ADDR_ARRAY_R_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_sqrt_s_axi.v:196]
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_sqrt_s_axi' (1#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_sqrt_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_throttl' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_throttl' (2#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_write' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_fifo' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_fifo' (3#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_reg_slice' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_reg_slice' (4#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_fifo__parameterized0' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_fifo__parameterized0' (4#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_buffer' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_buffer' (5#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_fifo__parameterized1' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_fifo__parameterized1' (5#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_fifo__parameterized2' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_fifo__parameterized2' (5#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_write' (6#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_read' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_buffer__parameterized0' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_buffer__parameterized0' (6#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_output_r_m_axi_reg_slice__parameterized0' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_reg_slice__parameterized0' (6#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi_read' (7#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_output_r_m_axi' (8#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_output_r_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_buff' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_buff.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AxiBurst_buff_ram' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_buff.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_buff_ram' (9#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_buff.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_buff' (10#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst_buff.v:48]
INFO: [Synth 8-6157] synthesizing module 'CheckPartition' [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 13'b1000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'CheckPartition' (11#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/CheckPartition.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst' (12#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ipshared/2637/hdl/verilog/AxiBurst.v:12]
INFO: [Synth 8-6155] done synthesizing module 'AxiBurst_AxiBurst_0_10' (13#1) [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ip/AxiBurst_AxiBurst_0_10/synth/AxiBurst_AxiBurst_0_10.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1030.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ip/AxiBurst_AxiBurst_0_10/constraints/AxiBurst_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado/AxiBurst/AxiBurst.srcs/sources_1/bd/AxiBurst/ip/AxiBurst_AxiBurst_0_10/constraints/AxiBurst_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Vivado/AxiBurst/AxiBurst.runs/AxiBurst_AxiBurst_0_10_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/AxiBurst/AxiBurst.runs/AxiBurst_AxiBurst_0_10_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1103.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1117.086 ; gain = 13.195
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1117.086 ; gain = 86.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1117.086 ; gain = 86.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Vivado/AxiBurst/AxiBurst.runs/AxiBurst_AxiBurst_0_10_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1117.086 ; gain = 86.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'AxiBurst_sqrt_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'AxiBurst_sqrt_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AxiBurst_output_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AxiBurst_output_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'AxiBurst_sqrt_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'AxiBurst_sqrt_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AxiBurst_output_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AxiBurst_output_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1117.086 ; gain = 86.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 23    
	   2 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 44    
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 90    
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	               3K Bit	(100 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 55    
	   3 Input   26 Bit        Muxes := 1     
	  27 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	  14 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	  13 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 40    
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 67    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM AxiBurst_output_r_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1117.086 ; gain = 86.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | AxiBurst_output_r_m_axi_U/bus_read/buff_rdata/mem_reg | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | buff_U/AxiBurst_buff_ram_U/ram_reg                    | 100 x 32(READ_FIRST)   | W | R | 100 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1117.086 ; gain = 86.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1221.344 ; gain = 191.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | AxiBurst_output_r_m_axi_U/bus_read/buff_rdata/mem_reg | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | buff_U/AxiBurst_buff_ram_U/ram_reg                    | 100 x 32(READ_FIRST)   | W | R | 100 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/AxiBurst_output_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_U/AxiBurst_buff_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buff_U/AxiBurst_buff_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   230|
|2     |LUT1     |    13|
|3     |LUT2     |   131|
|4     |LUT3     |   206|
|5     |LUT4     |   171|
|6     |LUT5     |   744|
|7     |LUT6     |   849|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     1|
|10    |SRL16E   |    33|
|11    |FDRE     |  1589|
|12    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1230.367 ; gain = 113.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1230.367 ; gain = 200.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1233.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1233.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1233.219 ; gain = 203.078
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/AxiBurst/AxiBurst.runs/AxiBurst_AxiBurst_0_10_synth_1/AxiBurst_AxiBurst_0_10.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AxiBurst_AxiBurst_0_10, cache-ID = 42cd06088b632da7
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/AxiBurst/AxiBurst.runs/AxiBurst_AxiBurst_0_10_synth_1/AxiBurst_AxiBurst_0_10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AxiBurst_AxiBurst_0_10_utilization_synth.rpt -pb AxiBurst_AxiBurst_0_10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 19:34:47 2020...
