// Seed: 2439457373
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2 = id_1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  input id_12;
  inout id_11;
  output id_10;
  inout id_9;
  output id_8;
  input id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  type_13(
      1'b0, id_2, id_13
  );
  always @(posedge 1) begin
    SystemTFIdentifier(id_7);
    id_1 <= 1 - id_9;
    id_4 <= id_13;
    id_1 <= id_9;
    if (id_5 + id_5) id_6 <= 1 | (id_9);
    #1 SystemTFIdentifier;
  end
  assign id_9 = id_4;
endmodule
