Analysis & Synthesis report for Memoria
Thu Mar 31 07:11:53 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: lpm_rom2:inst|lpm_rom:lpm_rom_component
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Mar 31 07:11:52 2016        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; Memoria                                      ;
; Top-level Entity Name       ; pbl2                                         ;
; Family                      ; ACEX1K                                       ;
; Total logic elements        ; 153                                          ;
; Total pins                  ; 8                                            ;
; Total memory bits           ; 448                                          ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EP1K100QC208-3 ;               ;
; Top-level entity name                                        ; pbl2           ; Memoria       ;
; Family name                                                  ; ACEX1K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off            ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Redundant Logic Cells                                 ; Off            ; Off           ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Off            ; Off           ;
; Ignore SOFT Buffers                                          ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Auto Implement in ROM                                        ; Off            ; Off           ;
; Optimization Technique                                       ; Area           ; Area          ;
; Carry Chain Length                                           ; 32             ; 32            ;
; Cascade Chain Length                                         ; 2              ; 2             ;
; Auto Carry Chains                                            ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto ROM Replacement                                         ; On             ; On            ;
; Auto RAM Replacement                                         ; On             ; On            ;
; Auto Clock Enable Replacement                                ; On             ; On            ;
; Strict RAM Replacement                                       ; Off            ; Off           ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; DivisorFrequencia.bdf            ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/DivisorFrequencia.bdf           ;
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block1.bdf                      ;
; Block2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block2.bdf                      ;
; Block3.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block3.bdf                      ;
; Block4.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block4.bdf                      ;
; Block5.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block5.bdf                      ;
; Block6.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block6.bdf                      ;
; Block7.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block7.bdf                      ;
; Block8.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block8.bdf                      ;
; Block9.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block9.bdf                      ;
; Block10.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block10.bdf                     ;
; Block11.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block11.bdf                     ;
; Block12.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block12.bdf                     ;
; Block13.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block13.bdf                     ;
; Block14.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block14.bdf                     ;
; Block15.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Block15.bdf                     ;
; lpm_rom2.vhd                     ; yes             ; User Wizard-Generated File         ; D:/Backup/Dropbox/UEFS/CD/PBL2/lpm_rom2.vhd                    ;
; contador.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/contador.bdf                    ;
; juntar.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/juntar.bdf                      ;
; pbl2.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/pbl2.bdf                        ;
; separador.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/separador.bdf                   ;
; SomadorFA.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/SomadorFA.bdf                   ;
; Somar.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Somar.bdf                       ;
; tipoMaiuscula.bdf                ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/tipoMaiuscula.bdf               ;
; tipoNumero.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/tipoNumero.bdf                  ;
; ValorSoma.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/ValorSoma.bdf                   ;
; posicao6.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/posicao6.bdf                    ;
; posicao3.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/posicao3.bdf                    ;
; posicao4.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/posicao4.bdf                    ;
; posicao5.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/posicao5.bdf                    ;
; posicao2.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/posicao2.bdf                    ;
; Decodificador.bdf                ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/Decodificador.bdf               ;
; posicao1.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/posicao1.bdf                    ;
; comparador1bit.bdf               ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/comparador1bit.bdf              ;
; comparador7bits.bdf              ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/comparador7bits.bdf             ;
; DivisorFrequencia0.bdf           ; yes             ; User Block Diagram/Schematic File  ; D:/Backup/Dropbox/UEFS/CD/PBL2/DivisorFrequencia0.bdf          ;
; lpm_rom.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf    ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc     ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc  ;
; altrom.tdf                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf     ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc    ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc   ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 153        ;
; Total combinational functions  ; 153        ;
;     -- Total 4-input functions ; 65         ;
;     -- Total 3-input functions ; 20         ;
;     -- Total 2-input functions ; 7          ;
;     -- Total 1-input functions ; 61         ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 65         ;
; I/O pins                       ; 8          ;
; Total memory bits              ; 448        ;
; Maximum fan-out node           ; escolher   ;
; Maximum fan-out                ; 53         ;
; Total fan-out                  ; 576        ;
; Average fan-out                ; 3.43       ;
+--------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                            ; Library Name ;
+-------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------+--------------+
; |pbl2                               ; 153 (2)     ; 65           ; 448         ; 8    ; 88 (2)       ; 0 (0)             ; 65 (0)           ; 0 (0)           ; 0 (0)      ; |pbl2                                                                          ; work         ;
;    |Decodificador:inst4|            ; 64 (0)      ; 0            ; 0           ; 0    ; 64 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4                                                      ; work         ;
;       |posicao1:inst|               ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4|posicao1:inst                                        ; work         ;
;          |Block15:inst1|            ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4|posicao1:inst|Block15:inst1                          ; work         ;
;       |posicao2:inst5|              ; 10 (10)     ; 0            ; 0           ; 0    ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4|posicao2:inst5                                       ; work         ;
;       |posicao3:inst4|              ; 13 (13)     ; 0            ; 0           ; 0    ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4|posicao3:inst4                                       ; work         ;
;       |posicao4:inst6|              ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4|posicao4:inst6                                       ; work         ;
;       |posicao5:inst7|              ; 18 (18)     ; 0            ; 0           ; 0    ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4|posicao5:inst7                                       ; work         ;
;       |posicao6:inst3|              ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Decodificador:inst4|posicao6:inst3                                       ; work         ;
;    |DivisorFrequencia0:inst16|      ; 27 (27)     ; 27           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 27 (27)          ; 0 (0)           ; 0 (0)      ; |pbl2|DivisorFrequencia0:inst16                                                ; work         ;
;    |DivisorFrequencia:inst15|       ; 28 (28)     ; 28           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 28 (28)          ; 0 (0)           ; 0 (0)      ; |pbl2|DivisorFrequencia:inst15                                                 ; work         ;
;    |Somar:inst7|                    ; 22 (6)      ; 4            ; 0           ; 0    ; 18 (2)       ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7                                                              ; work         ;
;       |SomadorFA:inst10|            ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|SomadorFA:inst10                                             ; work         ;
;       |SomadorFA:inst11|            ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|SomadorFA:inst11                                             ; work         ;
;       |SomadorFA:inst12|            ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|SomadorFA:inst12                                             ; work         ;
;       |SomadorFA:inst13|            ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|SomadorFA:inst13                                             ; work         ;
;       |SomadorFA:inst8|             ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|SomadorFA:inst8                                              ; work         ;
;       |SomadorFA:inst9|             ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|SomadorFA:inst9                                              ; work         ;
;       |ValorSoma:inst1|             ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|ValorSoma:inst1                                              ; work         ;
;       |tipoMaiuscula:inst7|         ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|tipoMaiuscula:inst7                                          ; work         ;
;       |tipoNumero:inst5|            ; 4 (2)       ; 0            ; 0           ; 0    ; 4 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|tipoNumero:inst5                                             ; work         ;
;          |comparador7bits:inst2|    ; 2 (0)       ; 0            ; 0           ; 0    ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|tipoNumero:inst5|comparador7bits:inst2                       ; work         ;
;             |comparador1bit:inst15| ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|Somar:inst7|tipoNumero:inst5|comparador7bits:inst2|comparador1bit:inst15 ; work         ;
;    |contador:inst2|                 ; 10 (10)     ; 6            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |pbl2|contador:inst2                                                           ; work         ;
;    |lpm_rom2:inst|                  ; 0 (0)       ; 0            ; 448         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|lpm_rom2:inst                                                            ; work         ;
;       |lpm_rom:lpm_rom_component|   ; 0 (0)       ; 0            ; 448         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|lpm_rom2:inst|lpm_rom:lpm_rom_component                                  ; work         ;
;          |altrom:srom|              ; 0 (0)       ; 0            ; 448         ; 0    ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pbl2|lpm_rom2:inst|lpm_rom:lpm_rom_component|altrom:srom                      ; work         ;
+-------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                       ;
+-------------------------------------------------------------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                        ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-------------------------------------------------------------+------+--------------+--------------+--------------+--------------+------+----------------+
; lpm_rom2:inst|lpm_rom:lpm_rom_component|altrom:srom|content ; ROM  ; 64           ; 7            ; --           ; --           ; 448  ; MemoriaROM.mif ;
+-------------------------------------------------------------+------+--------------+--------------+--------------+--------------+------+----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; inst1                                              ; Somar:inst7|inst47  ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Somar:inst7|inst15                    ; Stuck at GND due to stuck port data_in ;
; Somar:inst7|inst21                    ; Stuck at GND due to stuck port data_in ;
; Somar:inst7|inst24                    ; Stuck at GND due to stuck port data_in ;
; Somar:inst7|inst20                    ; Merged with Somar:inst7|inst22         ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 65    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom2:inst|lpm_rom:lpm_rom_component ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTH              ; 7              ; Signed Integer                             ;
; LPM_WIDTHAD            ; 6              ; Signed Integer                             ;
; LPM_NUMWORDS           ; 64             ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; UNREGISTERED   ; Untyped                                    ;
; LPM_OUTDATA            ; UNREGISTERED   ; Untyped                                    ;
; LPM_FILE               ; MemoriaROM.mif ; Untyped                                    ;
; DEVICE_FAMILY          ; ACEX1K         ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 31 07:11:49 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Memoria -c Memoria
Info: Found 1 design units, including 1 entities, in source file LED2.bdf
    Info: Found entity 1: LED2
Info: Found 1 design units, including 1 entities, in source file LED3.bdf
    Info: Found entity 1: LED3
Info: Found 1 design units, including 1 entities, in source file LED4.bdf
    Info: Found entity 1: LED4
Info: Found 1 design units, including 1 entities, in source file LED5.bdf
    Info: Found entity 1: LED5
Info: Found 1 design units, including 1 entities, in source file LED6.bdf
    Info: Found entity 1: LED6
Info: Found 1 design units, including 1 entities, in source file DivisorFrequencia.bdf
    Info: Found entity 1: DivisorFrequencia
Info: Found 1 design units, including 1 entities, in source file ProjetoLed6.bdf
    Info: Found entity 1: ProjetoLed6
Info: Found 1 design units, including 1 entities, in source file Block1.bdf
    Info: Found entity 1: Block1
Info: Found 1 design units, including 1 entities, in source file Block2.bdf
    Info: Found entity 1: Block2
Info: Found 1 design units, including 1 entities, in source file Block3.bdf
    Info: Found entity 1: Block3
Info: Found 1 design units, including 1 entities, in source file Block4.bdf
    Info: Found entity 1: Block4
Info: Found 1 design units, including 1 entities, in source file Block5.bdf
    Info: Found entity 1: Block5
Info: Found 1 design units, including 1 entities, in source file Block6.bdf
    Info: Found entity 1: Block6
Info: Found 1 design units, including 1 entities, in source file Block7.bdf
    Info: Found entity 1: Block7
Info: Found 1 design units, including 1 entities, in source file Block8.bdf
    Info: Found entity 1: Block8
Info: Found 1 design units, including 1 entities, in source file Block9.bdf
    Info: Found entity 1: Block9
Info: Found 1 design units, including 1 entities, in source file Block10.bdf
    Info: Found entity 1: Block10
Info: Found 1 design units, including 1 entities, in source file Block11.bdf
    Info: Found entity 1: Block11
Info: Found 1 design units, including 1 entities, in source file Block12.bdf
    Info: Found entity 1: Block12
Info: Found 1 design units, including 1 entities, in source file Block13.bdf
    Info: Found entity 1: Block13
Info: Found 1 design units, including 1 entities, in source file Block14.bdf
    Info: Found entity 1: Block14
Info: Found 1 design units, including 1 entities, in source file Block15.bdf
    Info: Found entity 1: Block15
Warning: Can't analyze file -- file D:/Backup/Dropbox/UEFS/CD/PBL2/altclklock0.vhd is missing
Warning: Can't analyze file -- file D:/Backup/Dropbox/UEFS/CD/PBL2/lpm_rom0.vhd is missing
Warning: Can't analyze file -- file D:/Backup/Dropbox/UEFS/CD/PBL2/lpm_rom1.vhd is missing
Info: Found 2 design units, including 1 entities, in source file lpm_rom2.vhd
    Info: Found design unit 1: lpm_rom2-SYN
    Info: Found entity 1: lpm_rom2
Info: Found 1 design units, including 1 entities, in source file comparador8Bits.bdf
    Info: Found entity 1: comparador8Bits
Info: Found 1 design units, including 1 entities, in source file contador.bdf
    Info: Found entity 1: contador
Info: Found 1 design units, including 1 entities, in source file juntar.bdf
    Info: Found entity 1: juntar
Info: Found 1 design units, including 1 entities, in source file pbl2.bdf
    Info: Found entity 1: pbl2
Info: Found 1 design units, including 1 entities, in source file separador.bdf
    Info: Found entity 1: separador
Info: Found 1 design units, including 1 entities, in source file SomadorFA.bdf
    Info: Found entity 1: SomadorFA
Info: Found 1 design units, including 1 entities, in source file Somar.bdf
    Info: Found entity 1: Somar
Info: Found 1 design units, including 1 entities, in source file tipoMaiuscula.bdf
    Info: Found entity 1: tipoMaiuscula
Info: Found 1 design units, including 1 entities, in source file tipoNumero.bdf
    Info: Found entity 1: tipoNumero
Info: Found 1 design units, including 1 entities, in source file ValorSoma.bdf
    Info: Found entity 1: ValorSoma
Info: Found 1 design units, including 1 entities, in source file LED1.bdf
    Info: Found entity 1: LED1
Info: Found 1 design units, including 1 entities, in source file led12.bdf
    Info: Found entity 1: led12
Info: Found 1 design units, including 1 entities, in source file posicao6.bdf
    Info: Found entity 1: posicao6
Info: Found 1 design units, including 1 entities, in source file posicao3.bdf
    Info: Found entity 1: posicao3
Info: Found 1 design units, including 1 entities, in source file posicao4.bdf
    Info: Found entity 1: posicao4
Info: Found 1 design units, including 1 entities, in source file posicao5.bdf
    Info: Found entity 1: posicao5
Info: Found 1 design units, including 1 entities, in source file posicao2.bdf
    Info: Found entity 1: posicao2
Info: Found 1 design units, including 1 entities, in source file Decodificador.bdf
    Info: Found entity 1: Decodificador
Info: Found 1 design units, including 1 entities, in source file posicao1.bdf
    Info: Found entity 1: posicao1
Info: Found 1 design units, including 1 entities, in source file divisor.bdf
    Info: Found entity 1: divisor
Info: Found 1 design units, including 1 entities, in source file comparador1bit.bdf
    Info: Found entity 1: comparador1bit
Info: Found 1 design units, including 1 entities, in source file comparador7bits.bdf
    Info: Found entity 1: comparador7bits
Info: Found 1 design units, including 1 entities, in source file divisor2.bdf
    Info: Found entity 1: divisor2
Info: Found 1 design units, including 1 entities, in source file DivisorFrequencia0.bdf
    Info: Found entity 1: DivisorFrequencia0
Info: Elaborating entity "pbl2" for the top level hierarchy
Info: Elaborating entity "Decodificador" for hierarchy "Decodificador:inst4"
Info: Elaborating entity "posicao4" for hierarchy "Decodificador:inst4|posicao4:inst6"
Info: Elaborating entity "separador" for hierarchy "Decodificador:inst4|separador:inst8"
Info: Elaborating entity "posicao5" for hierarchy "Decodificador:inst4|posicao5:inst7"
Info: Elaborating entity "posicao6" for hierarchy "Decodificador:inst4|posicao6:inst3"
Info: Elaborating entity "posicao3" for hierarchy "Decodificador:inst4|posicao3:inst4"
Info: Elaborating entity "posicao2" for hierarchy "Decodificador:inst4|posicao2:inst5"
Info: Elaborating entity "posicao1" for hierarchy "Decodificador:inst4|posicao1:inst"
Info: Elaborating entity "Block15" for hierarchy "Decodificador:inst4|posicao1:inst|Block15:inst1"
Info: Elaborating entity "Block1" for hierarchy "Decodificador:inst4|posicao1:inst|Block1:inst14"
Info: Elaborating entity "Block2" for hierarchy "Decodificador:inst4|posicao1:inst|Block2:inst"
Info: Elaborating entity "Block3" for hierarchy "Decodificador:inst4|posicao1:inst|Block3:inst15"
Info: Elaborating entity "Block4" for hierarchy "Decodificador:inst4|posicao1:inst|Block4:inst16"
Info: Elaborating entity "Block5" for hierarchy "Decodificador:inst4|posicao1:inst|Block5:inst17"
Info: Elaborating entity "Block6" for hierarchy "Decodificador:inst4|posicao1:inst|Block6:inst18"
Info: Elaborating entity "Block7" for hierarchy "Decodificador:inst4|posicao1:inst|Block7:inst20"
Info: Elaborating entity "Block9" for hierarchy "Decodificador:inst4|posicao1:inst|Block9:inst22"
Info: Elaborating entity "Block8" for hierarchy "Decodificador:inst4|posicao1:inst|Block8:inst21"
Info: Elaborating entity "Block10" for hierarchy "Decodificador:inst4|posicao1:inst|Block10:inst23"
Info: Elaborating entity "Block11" for hierarchy "Decodificador:inst4|posicao1:inst|Block11:inst24"
Info: Elaborating entity "Block12" for hierarchy "Decodificador:inst4|posicao1:inst|Block12:inst25"
Info: Elaborating entity "Block13" for hierarchy "Decodificador:inst4|posicao1:inst|Block13:inst26"
Info: Elaborating entity "Block14" for hierarchy "Decodificador:inst4|posicao1:inst|Block14:inst27"
Info: Elaborating entity "Somar" for hierarchy "Somar:inst7"
Warning: Block or symbol "separador" of instance "inst14" overlaps another block or symbol
Info: Elaborating entity "SomadorFA" for hierarchy "Somar:inst7|SomadorFA:inst11"
Info: Elaborating entity "ValorSoma" for hierarchy "Somar:inst7|ValorSoma:inst1"
Info: Elaborating entity "juntar" for hierarchy "Somar:inst7|ValorSoma:inst1|juntar:inst"
Info: Elaborating entity "tipoNumero" for hierarchy "Somar:inst7|tipoNumero:inst5"
Info: Elaborating entity "comparador7bits" for hierarchy "Somar:inst7|tipoNumero:inst5|comparador7bits:inst2"
Info: Elaborating entity "comparador1bit" for hierarchy "Somar:inst7|tipoNumero:inst5|comparador7bits:inst2|comparador1bit:inst6"
Info: Elaborating entity "tipoMaiuscula" for hierarchy "Somar:inst7|tipoMaiuscula:inst7"
Info: Elaborating entity "DivisorFrequencia" for hierarchy "DivisorFrequencia:inst15"
Info: Elaborating entity "DivisorFrequencia0" for hierarchy "DivisorFrequencia0:inst16"
Info: Elaborating entity "lpm_rom2" for hierarchy "lpm_rom2:inst"
Info: Elaborating entity "lpm_rom" for hierarchy "lpm_rom2:inst|lpm_rom:lpm_rom_component"
Info: Elaborated megafunction instantiation "lpm_rom2:inst|lpm_rom:lpm_rom_component"
Info: Instantiated megafunction "lpm_rom2:inst|lpm_rom:lpm_rom_component" with the following parameter:
    Info: Parameter "intended_device_family" = "ACEX1K"
    Info: Parameter "lpm_address_control" = "UNREGISTERED"
    Info: Parameter "lpm_file" = "MemoriaROM.mif"
    Info: Parameter "lpm_outdata" = "UNREGISTERED"
    Info: Parameter "lpm_type" = "LPM_ROM"
    Info: Parameter "lpm_width" = "7"
    Info: Parameter "lpm_widthad" = "6"
Info: Elaborating entity "altrom" for hierarchy "lpm_rom2:inst|lpm_rom:lpm_rom_component|altrom:srom"
Info: Elaborated megafunction instantiation "lpm_rom2:inst|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "lpm_rom2:inst|lpm_rom:lpm_rom_component"
Info: Elaborating entity "contador" for hierarchy "contador:inst2"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom2:inst|lpm_rom:lpm_rom_component|otri[0]" to the node "Decodificador:inst4|posicao1:inst|Block2:inst|inst1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom2:inst|lpm_rom:lpm_rom_component|otri[1]" to the node "Somar:inst7|SomadorFA:inst12|inst3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom2:inst|lpm_rom:lpm_rom_component|otri[6]" to the node "Somar:inst7|tipoMaiuscula:inst7|comparador7bits:inst1|inst18" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom2:inst|lpm_rom:lpm_rom_component|otri[5]" to the node "Somar:inst7|SomadorFA:inst10|inst3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom2:inst|lpm_rom:lpm_rom_component|otri[4]" to the node "Somar:inst7|SomadorFA:inst8|inst3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom2:inst|lpm_rom:lpm_rom_component|otri[3]" to the node "Somar:inst7|SomadorFA:inst13|inst3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_rom2:inst|lpm_rom:lpm_rom_component|otri[2]" to the node "Somar:inst7|SomadorFA:inst9|inst" into an OR gate
Info: Implemented 168 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 6 output pins
    Info: Implemented 153 logic cells
    Info: Implemented 7 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Thu Mar 31 07:11:53 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


