
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117916                       # Number of seconds simulated
sim_ticks                                117916402065                       # Number of ticks simulated
final_tick                               1170585420130                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62968                       # Simulator instruction rate (inst/s)
host_op_rate                                    79442                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3383826                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891052                       # Number of bytes of host memory used
host_seconds                                 34847.07                       # Real time elapsed on the host
sim_insts                                  2194260591                       # Number of instructions simulated
sim_ops                                    2768337916                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2561792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1189248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3754368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1241600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1241600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20014                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9291                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29331                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9700                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9700                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21725493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10085518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31839235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14112                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14112                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10529494                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10529494                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10529494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21725493                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10085518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42368728                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141556306                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23426398                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18984488                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030349                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9398953                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8990529                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504428                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90135                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102142375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128953890                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23426398                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11494957                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28176914                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6599047                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3089269                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11920603                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137932362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109755448     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649134      1.92%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2018849      1.46%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4960606      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1118972      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603093      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1208658      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762625      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13854977     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137932362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165492                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.910972                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100948608                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4647807                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27742186                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111687                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4482072                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043133                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41738                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155603880                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77729                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4482072                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101803638                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1297988                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1895801                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26989290                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1463571                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154005412                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19145                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        268983                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602290                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       161500                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216349714                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717309911                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717309911                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45654204                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37254                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20720                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4978213                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14878757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7248619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       125309                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611334                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151268485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37237                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140468035                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189033                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27656757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60024955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4169                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137932362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018383                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79114903     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24704002     17.91%     75.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11547780      8.37%     83.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8474106      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7534505      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990164      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959473      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458955      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148474      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137932362                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564083     68.60%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116171     14.13%     82.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142004     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117901147     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111442      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259765      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7179147      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140468035                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.992312                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822258                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005854                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419879723                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178962928                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136937604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141290293                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345357                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3644789                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1028                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       222846                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4482072                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         791831                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91182                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151305722                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        51193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14878757                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7248619                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20703                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          449                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1159870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263359                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137940561                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741616                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2527474                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19919045                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19592035                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177429                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.974457                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137117895                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136937604                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82139474                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227598355                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.967372                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360897                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28497643                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033216                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133450290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920264                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83085588     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563901     17.66%     79.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10382404      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5440176      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4338093      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1557945      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324875      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989613      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767695      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133450290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767695                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281989673                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307096465                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3623944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.415563                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.415563                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.706433                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.706433                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621987468                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190736028                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145525311                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141556306                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21870094                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18027575                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1945892                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8940664                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8388557                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2292820                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86092                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106455818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120107169                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21870094                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10681377                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25101090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5758579                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3436180                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12347891                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138773257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113672167     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1300154      0.94%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1847760      1.33%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2424819      1.75%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2719618      1.96%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2026538      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1170569      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1713024      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11898608      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138773257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154497                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.848476                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105281163                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5002169                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24651977                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58015                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3779931                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3494619                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144939451                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3779931                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106007717                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1045819                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2646456                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23986166                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1307161                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143986374                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          820                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        263307                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       540621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          630                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200774730                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    672655042                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    672655042                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164113785                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36660937                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38031                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22010                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3929572                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13686490                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7111534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117772                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1548025                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139987139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37986                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130998524                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25386                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20149767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47561780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5942                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138773257                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.943975                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504673                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83347279     60.06%     60.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22315491     16.08%     76.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12361114      8.91%     85.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7979885      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7327999      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2930379      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1762277      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       507067      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       241766      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138773257                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62815     22.56%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94071     33.79%     56.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121546     43.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109981279     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1999850      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16021      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11943043      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7058331      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130998524                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.925416                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             278432                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002125                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401074123                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160175221                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128513316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131276956                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       322072                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2856462                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169781                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3779931                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         794070                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107195                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140025125                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1283632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13686490                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7111534                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21964                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1103199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2244203                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129241494                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11781508                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1757030                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18838533                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18111689                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7057025                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.913004                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128513594                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128513316                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75284596                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204522757                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.907860                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96113929                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118128067                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21905212                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1977813                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134993326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875066                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682684                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87113083     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23022724     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9040172      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4650208      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4061930      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1946311      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1690518      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       795048      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2673332      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134993326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96113929                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118128067                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17771778                       # Number of memory references committed
system.switch_cpus1.commit.loads             10830025                       # Number of loads committed
system.switch_cpus1.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16942156                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106476628                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2410323                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2673332                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272353273                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283846540                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2783049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96113929                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118128067                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96113929                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472797                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472797                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.678980                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.678980                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582348364                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178301813                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135770763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32044                       # number of misc regfile writes
system.l20.replacements                         20028                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737748                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28220                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.142736                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.651866                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.394129                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3504.726987                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4475.227018                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000903                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.427823                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.546292                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        52963                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  52963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19731                       # number of Writeback hits
system.l20.Writeback_hits::total                19731                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        52963                       # number of demand (read+write) hits
system.l20.demand_hits::total                   52963                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        52963                       # number of overall hits
system.l20.overall_hits::total                  52963                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20014                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20027                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20014                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20027                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20014                       # number of overall misses
system.l20.overall_misses::total                20027                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2659351                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4554834817                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4557494168                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2659351                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4554834817                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4557494168                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2659351                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4554834817                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4557494168                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72977                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72990                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19731                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19731                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72977                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72990                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72977                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72990                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.274251                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.274380                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.274251                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.274380                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.274251                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.274380                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 204565.461538                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 227582.433147                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 227567.492285                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 204565.461538                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 227582.433147                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 227567.492285                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 204565.461538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 227582.433147                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 227567.492285                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3607                       # number of writebacks
system.l20.writebacks::total                     3607                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20014                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20027                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20014                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20027                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20014                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20027                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1880512                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3354429192                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3356309704                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1880512                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3354429192                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3356309704                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1880512                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3354429192                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3356309704                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274251                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.274380                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.274251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.274380                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.274251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.274380                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144654.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167604.136704                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 167589.239726                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 144654.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 167604.136704                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 167589.239726                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 144654.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 167604.136704                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 167589.239726                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9305                       # number of replacements
system.l21.tagsinuse                      8191.975440                       # Cycle average of tags in use
system.l21.total_refs                          553894                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17497                       # Sample count of references to valid blocks.
system.l21.avg_refs                         31.656513                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          368.277149                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.924691                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3946.113583                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3869.660016                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.044956                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000967                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.481703                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.472371                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41074                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41074                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24277                       # number of Writeback hits
system.l21.Writeback_hits::total                24277                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41074                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41074                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41074                       # number of overall hits
system.l21.overall_hits::total                  41074                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9285                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9298                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9291                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9304                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9291                       # number of overall misses
system.l21.overall_misses::total                 9304                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3158067                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2507282874                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2510440941                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1570801                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1570801                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3158067                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2508853675                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2512011742                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3158067                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2508853675                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2512011742                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50359                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50372                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24277                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24277                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50365                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50378                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50365                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50378                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.184376                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.184587                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.184473                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.184684                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.184473                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.184684                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 242928.230769                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 270035.850727                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 269997.950204                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 261800.166667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 261800.166667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 242928.230769                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 270030.532235                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 269992.663586                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 242928.230769                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 270030.532235                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 269992.663586                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6093                       # number of writebacks
system.l21.writebacks::total                     6093                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9285                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9298                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9291                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9304                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9291                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9304                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2379424                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1949344292                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1951723716                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1211815                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1211815                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2379424                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1950556107                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1952935531                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2379424                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1950556107                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1952935531                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.184376                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.184587                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.184473                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.184684                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.184473                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.184684                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183032.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 209945.534949                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 209907.906647                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 201969.166667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 201969.166667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 183032.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 209940.383920                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 209902.787081                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 183032.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 209940.383920                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 209902.787081                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996317                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011928204                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040177.830645                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11920587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11920587                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11920587                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11920587                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11920587                       # number of overall hits
system.cpu0.icache.overall_hits::total       11920587                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3405839                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3405839                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3405839                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3405839                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3405839                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3405839                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11920603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11920603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11920603                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11920603                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11920603                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11920603                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212864.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212864.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212864.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212864.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212864.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212864.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2767451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2767451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2767451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2767451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2767451                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2767451                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 212880.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 212880.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72977                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582997                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73233                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2452.214125                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513197                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486803                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900442                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099558                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592803                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592803                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20471                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20471                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585508                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585508                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585508                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585508                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175868                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175868                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175868                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175868                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175868                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21727640261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21727640261                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21727640261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21727640261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21727640261                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21727640261                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9768671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9768671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16761376                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16761376                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16761376                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16761376                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018003                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018003                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010492                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010492                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010492                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010492                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123545.160353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123545.160353                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123545.160353                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123545.160353                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123545.160353                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123545.160353                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19731                       # number of writebacks
system.cpu0.dcache.writebacks::total            19731                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102891                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102891                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102891                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102891                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102891                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102891                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72977                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72977                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72977                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72977                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72977                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72977                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8185369046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8185369046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8185369046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8185369046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8185369046                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8185369046                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004354                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004354                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112163.682338                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112163.682338                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112163.682338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112163.682338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112163.682338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112163.682338                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996657                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010502147                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037302.715726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996657                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12347871                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12347871                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12347871                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12347871                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12347871                       # number of overall hits
system.cpu1.icache.overall_hits::total       12347871                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4470375                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4470375                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4470375                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4470375                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4470375                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4470375                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12347891                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12347891                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12347891                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12347891                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12347891                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12347891                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 223518.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 223518.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 223518.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 223518.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 223518.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 223518.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3265967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3265967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3265967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3265967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3265967                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3265967                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 251228.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 251228.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 251228.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 251228.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 251228.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 251228.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50365                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171394957                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50621                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3385.846921                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.172035                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.827965                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910828                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089172                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8769714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8769714                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6905699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6905699                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16920                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16920                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16022                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15675413                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15675413                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15675413                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15675413                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146080                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3034                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149114                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149114                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149114                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149114                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18590049628                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18590049628                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    659028469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    659028469                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19249078097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19249078097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19249078097                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19249078097                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8915794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8915794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6908733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6908733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15824527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15824527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15824527                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15824527                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016384                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016384                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000439                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009423                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009423                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009423                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009423                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127259.375876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127259.375876                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 217214.393210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 217214.393210                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129089.677006                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129089.677006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129089.677006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129089.677006                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1387367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 198195.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24277                       # number of writebacks
system.cpu1.dcache.writebacks::total            24277                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95721                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95721                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3028                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3028                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98749                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50359                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50359                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50365                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50365                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5273920130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5273920130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1620601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1620601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5275540731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5275540731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5275540731                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5275540731                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104726.466570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104726.466570                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 270100.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 270100.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104746.167597                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104746.167597                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104746.167597                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104746.167597                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
