WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2501917 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5009154 heartbeat IPC: 3.988 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6264186 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6264186 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9962566 heartbeat IPC: 2.019 cumulative IPC: 1.352 (Simulation time: 00 hr 01 min 01 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 16132935 heartbeat IPC: 1.621 cumulative IPC: 1.52 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 21898186 heartbeat IPC: 1.735 cumulative IPC: 1.599 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 28534234 heartbeat IPC: 1.507 cumulative IPC: 1.572 (Simulation time: 00 hr 02 min 33 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 34995054 heartbeat IPC: 1.548 cumulative IPC: 1.566 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 40675162 heartbeat IPC: 1.761 cumulative IPC: 1.598 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 46840907 heartbeat IPC: 1.622 cumulative IPC: 1.602 (Simulation time: 00 hr 04 min 03 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 53860114 heartbeat IPC: 1.425 cumulative IPC: 1.576 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 59700964 heartbeat IPC: 1.712 cumulative IPC: 1.591 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 65388624 heartbeat IPC: 1.758 cumulative IPC: 1.607 (Simulation time: 00 hr 05 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 62805988 cumulative IPC: 1.592 (Simulation time: 00 hr 05 min 52 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 62805988 cumulative IPC: 1.592 (Simulation time: 00 hr 05 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.592 instructions: 100000000 cycles: 62805988
CPU 0 Branch Prediction Accuracy: 89.51% MPKI: 22.12 Average ROB Occupancy at Mispredict: 22.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 10.3
BRANCH_CONDITIONAL: 11.9
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00033
BRANCH_RETURN: 6e-05

LLC TOTAL        ACCESS:     573217 HIT:     255819 MISS:     317398
LLC LOAD         ACCESS:     137709 HIT:      38173 MISS:      99536
LLC RFO          ACCESS:     218061 HIT:        296 MISS:     217765
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     217329 HIT:     217329 MISS:          0
LLC TRANSLATION  ACCESS:        118 HIT:         21 MISS:         97
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 333.4 cycles
cpu0_DTLB TOTAL        ACCESS:   17290092 HIT:   17262359 MISS:      27733
cpu0_DTLB LOAD         ACCESS:   17290092 HIT:   17262359 MISS:      27733
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.341 cycles
cpu0_ITLB TOTAL        ACCESS:       9130 HIT:       8537 MISS:        593
cpu0_ITLB LOAD         ACCESS:       9130 HIT:       8537 MISS:        593
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.029 cycles
cpu0_L1D TOTAL        ACCESS:   20812266 HIT:   15689362 MISS:    5122904
cpu0_L1D LOAD         ACCESS:   11612412 HIT:   11123316 MISS:     489096
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9196493 HIT:    4562901 MISS:    4633592
cpu0_L1D TRANSLATION  ACCESS:       3361 HIT:       3145 MISS:        216
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.75 cycles
cpu0_L1I TOTAL        ACCESS:      10352 HIT:       9599 MISS:        753
cpu0_L1I LOAD         ACCESS:      10352 HIT:       9599 MISS:        753
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 105.9 cycles
cpu0_L2C TOTAL        ACCESS:     628793 HIT:     272905 MISS:     355888
cpu0_L2C LOAD         ACCESS:     194111 HIT:      56402 MISS:     137709
cpu0_L2C RFO          ACCESS:     218894 HIT:        833 MISS:     218061
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     215572 HIT:     215572 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        216 HIT:         98 MISS:        118
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 318.2 cycles
cpu0_STLB TOTAL        ACCESS:       7328 HIT:       3971 MISS:       3357
cpu0_STLB LOAD         ACCESS:       7328 HIT:       3971 MISS:       3357
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 87.59 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     116211
  ROW_BUFFER_MISS:     201187
 AVG DBUS CONGESTED CYCLE: 3.956
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      64785
  FULL:     152349
