
Tolsma-GrisnichCurrent.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a74  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08007b34  08007b34  00008b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c10  08007c10  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007c10  08007c10  00008c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c18  08007c18  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c18  08007c18  00008c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c1c  08007c1c  00008c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007c20  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f98  20000014  08007c34  00009014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fac  08007c34  00009fac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b78f  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dbb  00000000  00000000  000247cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019f8  00000000  00000000  00028588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001457  00000000  00000000  00029f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004038  00000000  00000000  0002b3d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f08b  00000000  00000000  0002f40f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a88b8  00000000  00000000  0004e49a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6d52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ebc  00000000  00000000  000f6d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000fcc54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007b1c 	.word	0x08007b1c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08007b1c 	.word	0x08007b1c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	@ (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	@ (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	4657      	mov	r7, sl
 8000438:	464e      	mov	r6, r9
 800043a:	4645      	mov	r5, r8
 800043c:	46de      	mov	lr, fp
 800043e:	b5e0      	push	{r5, r6, r7, lr}
 8000440:	0004      	movs	r4, r0
 8000442:	000d      	movs	r5, r1
 8000444:	4692      	mov	sl, r2
 8000446:	4699      	mov	r9, r3
 8000448:	b083      	sub	sp, #12
 800044a:	428b      	cmp	r3, r1
 800044c:	d830      	bhi.n	80004b0 <__udivmoddi4+0x7c>
 800044e:	d02d      	beq.n	80004ac <__udivmoddi4+0x78>
 8000450:	4649      	mov	r1, r9
 8000452:	4650      	mov	r0, sl
 8000454:	f000 f8ba 	bl	80005cc <__clzdi2>
 8000458:	0029      	movs	r1, r5
 800045a:	0006      	movs	r6, r0
 800045c:	0020      	movs	r0, r4
 800045e:	f000 f8b5 	bl	80005cc <__clzdi2>
 8000462:	1a33      	subs	r3, r6, r0
 8000464:	4698      	mov	r8, r3
 8000466:	3b20      	subs	r3, #32
 8000468:	d434      	bmi.n	80004d4 <__udivmoddi4+0xa0>
 800046a:	469b      	mov	fp, r3
 800046c:	4653      	mov	r3, sl
 800046e:	465a      	mov	r2, fp
 8000470:	4093      	lsls	r3, r2
 8000472:	4642      	mov	r2, r8
 8000474:	001f      	movs	r7, r3
 8000476:	4653      	mov	r3, sl
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d83b      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 8000480:	42af      	cmp	r7, r5
 8000482:	d100      	bne.n	8000486 <__udivmoddi4+0x52>
 8000484:	e079      	b.n	800057a <__udivmoddi4+0x146>
 8000486:	465b      	mov	r3, fp
 8000488:	1ba4      	subs	r4, r4, r6
 800048a:	41bd      	sbcs	r5, r7
 800048c:	2b00      	cmp	r3, #0
 800048e:	da00      	bge.n	8000492 <__udivmoddi4+0x5e>
 8000490:	e076      	b.n	8000580 <__udivmoddi4+0x14c>
 8000492:	2200      	movs	r2, #0
 8000494:	2300      	movs	r3, #0
 8000496:	9200      	str	r2, [sp, #0]
 8000498:	9301      	str	r3, [sp, #4]
 800049a:	2301      	movs	r3, #1
 800049c:	465a      	mov	r2, fp
 800049e:	4093      	lsls	r3, r2
 80004a0:	9301      	str	r3, [sp, #4]
 80004a2:	2301      	movs	r3, #1
 80004a4:	4642      	mov	r2, r8
 80004a6:	4093      	lsls	r3, r2
 80004a8:	9300      	str	r3, [sp, #0]
 80004aa:	e029      	b.n	8000500 <__udivmoddi4+0xcc>
 80004ac:	4282      	cmp	r2, r0
 80004ae:	d9cf      	bls.n	8000450 <__udivmoddi4+0x1c>
 80004b0:	2200      	movs	r2, #0
 80004b2:	2300      	movs	r3, #0
 80004b4:	9200      	str	r2, [sp, #0]
 80004b6:	9301      	str	r3, [sp, #4]
 80004b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <__udivmoddi4+0x8e>
 80004be:	601c      	str	r4, [r3, #0]
 80004c0:	605d      	str	r5, [r3, #4]
 80004c2:	9800      	ldr	r0, [sp, #0]
 80004c4:	9901      	ldr	r1, [sp, #4]
 80004c6:	b003      	add	sp, #12
 80004c8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ca:	46bb      	mov	fp, r7
 80004cc:	46b2      	mov	sl, r6
 80004ce:	46a9      	mov	r9, r5
 80004d0:	46a0      	mov	r8, r4
 80004d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d4:	4642      	mov	r2, r8
 80004d6:	469b      	mov	fp, r3
 80004d8:	2320      	movs	r3, #32
 80004da:	1a9b      	subs	r3, r3, r2
 80004dc:	4652      	mov	r2, sl
 80004de:	40da      	lsrs	r2, r3
 80004e0:	4641      	mov	r1, r8
 80004e2:	0013      	movs	r3, r2
 80004e4:	464a      	mov	r2, r9
 80004e6:	408a      	lsls	r2, r1
 80004e8:	0017      	movs	r7, r2
 80004ea:	4642      	mov	r2, r8
 80004ec:	431f      	orrs	r7, r3
 80004ee:	4653      	mov	r3, sl
 80004f0:	4093      	lsls	r3, r2
 80004f2:	001e      	movs	r6, r3
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d9c3      	bls.n	8000480 <__udivmoddi4+0x4c>
 80004f8:	2200      	movs	r2, #0
 80004fa:	2300      	movs	r3, #0
 80004fc:	9200      	str	r2, [sp, #0]
 80004fe:	9301      	str	r3, [sp, #4]
 8000500:	4643      	mov	r3, r8
 8000502:	2b00      	cmp	r3, #0
 8000504:	d0d8      	beq.n	80004b8 <__udivmoddi4+0x84>
 8000506:	07fb      	lsls	r3, r7, #31
 8000508:	0872      	lsrs	r2, r6, #1
 800050a:	431a      	orrs	r2, r3
 800050c:	4646      	mov	r6, r8
 800050e:	087b      	lsrs	r3, r7, #1
 8000510:	e00e      	b.n	8000530 <__udivmoddi4+0xfc>
 8000512:	42ab      	cmp	r3, r5
 8000514:	d101      	bne.n	800051a <__udivmoddi4+0xe6>
 8000516:	42a2      	cmp	r2, r4
 8000518:	d80c      	bhi.n	8000534 <__udivmoddi4+0x100>
 800051a:	1aa4      	subs	r4, r4, r2
 800051c:	419d      	sbcs	r5, r3
 800051e:	2001      	movs	r0, #1
 8000520:	1924      	adds	r4, r4, r4
 8000522:	416d      	adcs	r5, r5
 8000524:	2100      	movs	r1, #0
 8000526:	3e01      	subs	r6, #1
 8000528:	1824      	adds	r4, r4, r0
 800052a:	414d      	adcs	r5, r1
 800052c:	2e00      	cmp	r6, #0
 800052e:	d006      	beq.n	800053e <__udivmoddi4+0x10a>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d9ee      	bls.n	8000512 <__udivmoddi4+0xde>
 8000534:	3e01      	subs	r6, #1
 8000536:	1924      	adds	r4, r4, r4
 8000538:	416d      	adcs	r5, r5
 800053a:	2e00      	cmp	r6, #0
 800053c:	d1f8      	bne.n	8000530 <__udivmoddi4+0xfc>
 800053e:	9800      	ldr	r0, [sp, #0]
 8000540:	9901      	ldr	r1, [sp, #4]
 8000542:	465b      	mov	r3, fp
 8000544:	1900      	adds	r0, r0, r4
 8000546:	4169      	adcs	r1, r5
 8000548:	2b00      	cmp	r3, #0
 800054a:	db24      	blt.n	8000596 <__udivmoddi4+0x162>
 800054c:	002b      	movs	r3, r5
 800054e:	465a      	mov	r2, fp
 8000550:	4644      	mov	r4, r8
 8000552:	40d3      	lsrs	r3, r2
 8000554:	002a      	movs	r2, r5
 8000556:	40e2      	lsrs	r2, r4
 8000558:	001c      	movs	r4, r3
 800055a:	465b      	mov	r3, fp
 800055c:	0015      	movs	r5, r2
 800055e:	2b00      	cmp	r3, #0
 8000560:	db2a      	blt.n	80005b8 <__udivmoddi4+0x184>
 8000562:	0026      	movs	r6, r4
 8000564:	409e      	lsls	r6, r3
 8000566:	0033      	movs	r3, r6
 8000568:	0026      	movs	r6, r4
 800056a:	4647      	mov	r7, r8
 800056c:	40be      	lsls	r6, r7
 800056e:	0032      	movs	r2, r6
 8000570:	1a80      	subs	r0, r0, r2
 8000572:	4199      	sbcs	r1, r3
 8000574:	9000      	str	r0, [sp, #0]
 8000576:	9101      	str	r1, [sp, #4]
 8000578:	e79e      	b.n	80004b8 <__udivmoddi4+0x84>
 800057a:	42a3      	cmp	r3, r4
 800057c:	d8bc      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 800057e:	e782      	b.n	8000486 <__udivmoddi4+0x52>
 8000580:	4642      	mov	r2, r8
 8000582:	2320      	movs	r3, #32
 8000584:	2100      	movs	r1, #0
 8000586:	1a9b      	subs	r3, r3, r2
 8000588:	2200      	movs	r2, #0
 800058a:	9100      	str	r1, [sp, #0]
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	2201      	movs	r2, #1
 8000590:	40da      	lsrs	r2, r3
 8000592:	9201      	str	r2, [sp, #4]
 8000594:	e785      	b.n	80004a2 <__udivmoddi4+0x6e>
 8000596:	4642      	mov	r2, r8
 8000598:	2320      	movs	r3, #32
 800059a:	1a9b      	subs	r3, r3, r2
 800059c:	002a      	movs	r2, r5
 800059e:	4646      	mov	r6, r8
 80005a0:	409a      	lsls	r2, r3
 80005a2:	0023      	movs	r3, r4
 80005a4:	40f3      	lsrs	r3, r6
 80005a6:	4644      	mov	r4, r8
 80005a8:	4313      	orrs	r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	40e2      	lsrs	r2, r4
 80005ae:	001c      	movs	r4, r3
 80005b0:	465b      	mov	r3, fp
 80005b2:	0015      	movs	r5, r2
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	dad4      	bge.n	8000562 <__udivmoddi4+0x12e>
 80005b8:	4642      	mov	r2, r8
 80005ba:	002f      	movs	r7, r5
 80005bc:	2320      	movs	r3, #32
 80005be:	0026      	movs	r6, r4
 80005c0:	4097      	lsls	r7, r2
 80005c2:	1a9b      	subs	r3, r3, r2
 80005c4:	40de      	lsrs	r6, r3
 80005c6:	003b      	movs	r3, r7
 80005c8:	4333      	orrs	r3, r6
 80005ca:	e7cd      	b.n	8000568 <__udivmoddi4+0x134>

080005cc <__clzdi2>:
 80005cc:	b510      	push	{r4, lr}
 80005ce:	2900      	cmp	r1, #0
 80005d0:	d103      	bne.n	80005da <__clzdi2+0xe>
 80005d2:	f000 f807 	bl	80005e4 <__clzsi2>
 80005d6:	3020      	adds	r0, #32
 80005d8:	e002      	b.n	80005e0 <__clzdi2+0x14>
 80005da:	0008      	movs	r0, r1
 80005dc:	f000 f802 	bl	80005e4 <__clzsi2>
 80005e0:	bd10      	pop	{r4, pc}
 80005e2:	46c0      	nop			@ (mov r8, r8)

080005e4 <__clzsi2>:
 80005e4:	211c      	movs	r1, #28
 80005e6:	2301      	movs	r3, #1
 80005e8:	041b      	lsls	r3, r3, #16
 80005ea:	4298      	cmp	r0, r3
 80005ec:	d301      	bcc.n	80005f2 <__clzsi2+0xe>
 80005ee:	0c00      	lsrs	r0, r0, #16
 80005f0:	3910      	subs	r1, #16
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	4298      	cmp	r0, r3
 80005f6:	d301      	bcc.n	80005fc <__clzsi2+0x18>
 80005f8:	0a00      	lsrs	r0, r0, #8
 80005fa:	3908      	subs	r1, #8
 80005fc:	091b      	lsrs	r3, r3, #4
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0x22>
 8000602:	0900      	lsrs	r0, r0, #4
 8000604:	3904      	subs	r1, #4
 8000606:	a202      	add	r2, pc, #8	@ (adr r2, 8000610 <__clzsi2+0x2c>)
 8000608:	5c10      	ldrb	r0, [r2, r0]
 800060a:	1840      	adds	r0, r0, r1
 800060c:	4770      	bx	lr
 800060e:	46c0      	nop			@ (mov r8, r8)
 8000610:	02020304 	.word	0x02020304
 8000614:	01010101 	.word	0x01010101
	...

08000620 <calculateMessage>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//check of werkt
void calculateMessage(uint16_t data, uint8_t adress, uint8_t* TXData)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	603a      	str	r2, [r7, #0]
 8000628:	1dbb      	adds	r3, r7, #6
 800062a:	1c02      	adds	r2, r0, #0
 800062c:	801a      	strh	r2, [r3, #0]
 800062e:	1d7b      	adds	r3, r7, #5
 8000630:	1c0a      	adds	r2, r1, #0
 8000632:	701a      	strb	r2, [r3, #0]
    // Vul het frame
    TXData[0] = adress;
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	1d7a      	adds	r2, r7, #5
 8000638:	7812      	ldrb	r2, [r2, #0]
 800063a:	701a      	strb	r2, [r3, #0]
    TXData[1] = (data >> 8) & 0x0F;   // bovenste 4 bits van 12-bit data
 800063c:	1dbb      	adds	r3, r7, #6
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	b29b      	uxth	r3, r3
 8000644:	b2da      	uxtb	r2, r3
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	3301      	adds	r3, #1
 800064a:	210f      	movs	r1, #15
 800064c:	400a      	ands	r2, r1
 800064e:	b2d2      	uxtb	r2, r2
 8000650:	701a      	strb	r2, [r3, #0]
    TXData[2] = data & 0xFF;          // onderste 8 bits
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	3302      	adds	r3, #2
 8000656:	1dba      	adds	r2, r7, #6
 8000658:	8812      	ldrh	r2, [r2, #0]
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	701a      	strb	r2, [r3, #0]

    osMutexWait(CRCMutexHandle, osWaitForever);  // Mutex CRC aan
 800065e:	4b19      	ldr	r3, [pc, #100]	@ (80006c4 <calculateMessage+0xa4>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2201      	movs	r2, #1
 8000664:	4252      	negs	r2, r2
 8000666:	0011      	movs	r1, r2
 8000668:	0018      	movs	r0, r3
 800066a:	f005 f9d3 	bl	8005a14 <osMutexWait>

    //3 bytes array naar een uint32_t
    uint32_t crc_input =	((uint32_t)TXData[0] << 24) |
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	061a      	lsls	r2, r3, #24
    						((uint32_t)TXData[1] << 16) |
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	3301      	adds	r3, #1
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	041b      	lsls	r3, r3, #16
    uint32_t crc_input =	((uint32_t)TXData[0] << 24) |
 800067c:	431a      	orrs	r2, r3
							((uint32_t)TXData[2] << 8);
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	3302      	adds	r3, #2
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	021b      	lsls	r3, r3, #8
    						((uint32_t)TXData[1] << 16) |
 8000686:	4313      	orrs	r3, r2
    uint32_t crc_input =	((uint32_t)TXData[0] << 24) |
 8000688:	60fb      	str	r3, [r7, #12]

    TXData[3] = (uint8_t)HAL_CRC_Calculate(&hcrc, &crc_input, 1);
 800068a:	230c      	movs	r3, #12
 800068c:	18f9      	adds	r1, r7, r3
 800068e:	4b0e      	ldr	r3, [pc, #56]	@ (80006c8 <calculateMessage+0xa8>)
 8000690:	2201      	movs	r2, #1
 8000692:	0018      	movs	r0, r3
 8000694:	f001 fc08 	bl	8001ea8 <HAL_CRC_Calculate>
 8000698:	0002      	movs	r2, r0
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	3303      	adds	r3, #3
 800069e:	b2d2      	uxtb	r2, r2
 80006a0:	701a      	strb	r2, [r3, #0]
    __HAL_CRC_DR_RESET(&hcrc);	// Reset CRC
 80006a2:	4b09      	ldr	r3, [pc, #36]	@ (80006c8 <calculateMessage+0xa8>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	689a      	ldr	r2, [r3, #8]
 80006a8:	4b07      	ldr	r3, [pc, #28]	@ (80006c8 <calculateMessage+0xa8>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2101      	movs	r1, #1
 80006ae:	430a      	orrs	r2, r1
 80006b0:	609a      	str	r2, [r3, #8]
    osMutexRelease(CRCMutexHandle);     // Geef mutex terug
 80006b2:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <calculateMessage+0xa4>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	0018      	movs	r0, r3
 80006b8:	f005 f9f6 	bl	8005aa8 <osMutexRelease>
}
 80006bc:	46c0      	nop			@ (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	b004      	add	sp, #16
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000208 	.word	0x20000208
 80006c8:	20000094 	.word	0x20000094

080006cc <checkCRCMessage>:


bool checkCRCMessage(uint8_t *RXData)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	osMutexWait(CRCMutexHandle, osWaitForever);
 80006d4:	4b1d      	ldr	r3, [pc, #116]	@ (800074c <checkCRCMessage+0x80>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2201      	movs	r2, #1
 80006da:	4252      	negs	r2, r2
 80006dc:	0011      	movs	r1, r2
 80006de:	0018      	movs	r0, r3
 80006e0:	f005 f998 	bl	8005a14 <osMutexWait>

    uint32_t crc_input =	((uint32_t)RXData[0] << 24) |
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	061a      	lsls	r2, r3, #24
    						((uint32_t)RXData[1] << 16) |
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	3301      	adds	r3, #1
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	041b      	lsls	r3, r3, #16
    uint32_t crc_input =	((uint32_t)RXData[0] << 24) |
 80006f2:	431a      	orrs	r2, r3
							((uint32_t)RXData[2] << 8);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	3302      	adds	r3, #2
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	021b      	lsls	r3, r3, #8
    						((uint32_t)RXData[1] << 16) |
 80006fc:	4313      	orrs	r3, r2
    uint32_t crc_input =	((uint32_t)RXData[0] << 24) |
 80006fe:	60bb      	str	r3, [r7, #8]

    uint8_t crc = (uint8_t)HAL_CRC_Calculate(&hcrc, &crc_input, 1);
 8000700:	2308      	movs	r3, #8
 8000702:	18f9      	adds	r1, r7, r3
 8000704:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <checkCRCMessage+0x84>)
 8000706:	2201      	movs	r2, #1
 8000708:	0018      	movs	r0, r3
 800070a:	f001 fbcd 	bl	8001ea8 <HAL_CRC_Calculate>
 800070e:	0002      	movs	r2, r0
 8000710:	240f      	movs	r4, #15
 8000712:	193b      	adds	r3, r7, r4
 8000714:	701a      	strb	r2, [r3, #0]

    __HAL_CRC_DR_RESET(&hcrc);
 8000716:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <checkCRCMessage+0x84>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	689a      	ldr	r2, [r3, #8]
 800071c:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <checkCRCMessage+0x84>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2101      	movs	r1, #1
 8000722:	430a      	orrs	r2, r1
 8000724:	609a      	str	r2, [r3, #8]

    osMutexRelease(CRCMutexHandle);
 8000726:	4b09      	ldr	r3, [pc, #36]	@ (800074c <checkCRCMessage+0x80>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	0018      	movs	r0, r3
 800072c:	f005 f9bc 	bl	8005aa8 <osMutexRelease>

    return (crc == RXData[3]);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3303      	adds	r3, #3
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	193a      	adds	r2, r7, r4
 8000738:	7812      	ldrb	r2, [r2, #0]
 800073a:	1ad3      	subs	r3, r2, r3
 800073c:	425a      	negs	r2, r3
 800073e:	4153      	adcs	r3, r2
 8000740:	b2db      	uxtb	r3, r3
}
 8000742:	0018      	movs	r0, r3
 8000744:	46bd      	mov	sp, r7
 8000746:	b005      	add	sp, #20
 8000748:	bd90      	pop	{r4, r7, pc}
 800074a:	46c0      	nop			@ (mov r8, r8)
 800074c:	20000208 	.word	0x20000208
 8000750:	20000094 	.word	0x20000094

08000754 <isAdresCorrect>:

bool isAdresCorrect(uint8_t *RXData, uint8_t adres){
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	000a      	movs	r2, r1
 800075e:	1cfb      	adds	r3, r7, #3
 8000760:	701a      	strb	r2, [r3, #0]
	return (adres == RXData[0]);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	1cfa      	adds	r2, r7, #3
 8000768:	7812      	ldrb	r2, [r2, #0]
 800076a:	1ad3      	subs	r3, r2, r3
 800076c:	425a      	negs	r2, r3
 800076e:	4153      	adcs	r3, r2
 8000770:	b2db      	uxtb	r3, r3
}
 8000772:	0018      	movs	r0, r3
 8000774:	46bd      	mov	sp, r7
 8000776:	b002      	add	sp, #8
 8000778:	bd80      	pop	{r7, pc}
	...

0800077c <HAL_UART_RxCpltCallback>:

//Called bij een uart interrupt klaar
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a1a      	ldr	r2, [pc, #104]	@ (80007f4 <HAL_UART_RxCpltCallback+0x78>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d12d      	bne.n	80007ea <HAL_UART_RxCpltCallback+0x6e>
        return;

    //Combineert de 4 byte array en stuurt naar task
    uint32_t RXData32 = ((uint32_t)RXData[0] << 24) |
 800078e:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <HAL_UART_RxCpltCallback+0x7c>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	061a      	lsls	r2, r3, #24
                		((uint32_t)RXData[1] << 16) |
 8000794:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <HAL_UART_RxCpltCallback+0x7c>)
 8000796:	785b      	ldrb	r3, [r3, #1]
 8000798:	041b      	lsls	r3, r3, #16
    uint32_t RXData32 = ((uint32_t)RXData[0] << 24) |
 800079a:	431a      	orrs	r2, r3
						((uint32_t)RXData[2] << 8)  |
 800079c:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <HAL_UART_RxCpltCallback+0x7c>)
 800079e:	789b      	ldrb	r3, [r3, #2]
 80007a0:	021b      	lsls	r3, r3, #8
                		((uint32_t)RXData[1] << 16) |
 80007a2:	4313      	orrs	r3, r2
						((uint32_t)RXData[3]);
 80007a4:	4a14      	ldr	r2, [pc, #80]	@ (80007f8 <HAL_UART_RxCpltCallback+0x7c>)
 80007a6:	78d2      	ldrb	r2, [r2, #3]
						((uint32_t)RXData[2] << 8)  |
 80007a8:	4313      	orrs	r3, r2
    uint32_t RXData32 = ((uint32_t)RXData[0] << 24) |
 80007aa:	60fb      	str	r3, [r7, #12]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60bb      	str	r3, [r7, #8]
	xQueueSendFromISR(uartDataQueueHandle, &RXData32, &xHigherPriorityTaskWoken);
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <HAL_UART_RxCpltCallback+0x80>)
 80007b2:	6818      	ldr	r0, [r3, #0]
 80007b4:	2308      	movs	r3, #8
 80007b6:	18fa      	adds	r2, r7, r3
 80007b8:	230c      	movs	r3, #12
 80007ba:	18f9      	adds	r1, r7, r3
 80007bc:	2300      	movs	r3, #0
 80007be:	f005 fc04 	bl	8005fca <xQueueGenericSendFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d003      	beq.n	80007d0 <HAL_UART_RxCpltCallback+0x54>
 80007c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000800 <HAL_UART_RxCpltCallback+0x84>)
 80007ca:	2280      	movs	r2, #128	@ 0x80
 80007cc:	0552      	lsls	r2, r2, #21
 80007ce:	601a      	str	r2, [r3, #0]

    //klaar voor volgend bericht
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Receive mode
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <HAL_UART_RxCpltCallback+0x88>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	2120      	movs	r1, #32
 80007d6:	0018      	movs	r0, r3
 80007d8:	f002 f976 	bl	8002ac8 <HAL_GPIO_WritePin>
    HAL_UART_Receive_DMA(huart, RXData, 4);
 80007dc:	4906      	ldr	r1, [pc, #24]	@ (80007f8 <HAL_UART_RxCpltCallback+0x7c>)
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2204      	movs	r2, #4
 80007e2:	0018      	movs	r0, r3
 80007e4:	f003 fcf2 	bl	80041cc <HAL_UART_Receive_DMA>
 80007e8:	e000      	b.n	80007ec <HAL_UART_RxCpltCallback+0x70>
        return;
 80007ea:	46c0      	nop			@ (mov r8, r8)
}
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b004      	add	sp, #16
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	40013800 	.word	0x40013800
 80007f8:	2000020c 	.word	0x2000020c
 80007fc:	20000204 	.word	0x20000204
 8000800:	e000ed04 	.word	0xe000ed04
 8000804:	50000400 	.word	0x50000400

08000808 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000808:	b5b0      	push	{r4, r5, r7, lr}
 800080a:	b08e      	sub	sp, #56	@ 0x38
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800080e:	f000 fd7d 	bl	800130c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000812:	f000 f853 	bl	80008bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000816:	f000 f9db 	bl	8000bd0 <MX_GPIO_Init>
  MX_DMA_Init();
 800081a:	f000 f9bb 	bl	8000b94 <MX_DMA_Init>
  MX_ADC1_Init();
 800081e:	f000 f895 	bl	800094c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000822:	f000 f929 	bl	8000a78 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000826:	f000 f967 	bl	8000af8 <MX_USART1_UART_Init>
  MX_CRC_Init();
 800082a:	f000 f8fb 	bl	8000a24 <MX_CRC_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of CRCMutex */
  osMutexDef(CRCMutex);
 800082e:	2300      	movs	r3, #0
 8000830:	637b      	str	r3, [r7, #52]	@ 0x34
  CRCMutexHandle = osMutexCreate(osMutex(CRCMutex));
 8000832:	2334      	movs	r3, #52	@ 0x34
 8000834:	18fb      	adds	r3, r7, r3
 8000836:	0018      	movs	r0, r3
 8000838:	f005 f8df 	bl	80059fa <osMutexCreate>
 800083c:	0002      	movs	r2, r0
 800083e:	4b18      	ldr	r3, [pc, #96]	@ (80008a0 <main+0x98>)
 8000840:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of uartDataQueue */
  osMessageQDef(uartDataQueue, 4, uint8_t);
 8000842:	242c      	movs	r4, #44	@ 0x2c
 8000844:	193b      	adds	r3, r7, r4
 8000846:	4a17      	ldr	r2, [pc, #92]	@ (80008a4 <main+0x9c>)
 8000848:	ca03      	ldmia	r2!, {r0, r1}
 800084a:	c303      	stmia	r3!, {r0, r1}
  uartDataQueueHandle = osMessageCreate(osMessageQ(uartDataQueue), NULL);
 800084c:	193b      	adds	r3, r7, r4
 800084e:	2100      	movs	r1, #0
 8000850:	0018      	movs	r0, r3
 8000852:	f005 f95b 	bl	8005b0c <osMessageCreate>
 8000856:	0002      	movs	r2, r0
 8000858:	4b13      	ldr	r3, [pc, #76]	@ (80008a8 <main+0xa0>)
 800085a:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800085c:	2518      	movs	r5, #24
 800085e:	197b      	adds	r3, r7, r5
 8000860:	4a12      	ldr	r2, [pc, #72]	@ (80008ac <main+0xa4>)
 8000862:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000864:	c313      	stmia	r3!, {r0, r1, r4}
 8000866:	ca03      	ldmia	r2!, {r0, r1}
 8000868:	c303      	stmia	r3!, {r0, r1}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800086a:	197b      	adds	r3, r7, r5
 800086c:	2100      	movs	r1, #0
 800086e:	0018      	movs	r0, r3
 8000870:	f005 f887 	bl	8005982 <osThreadCreate>
 8000874:	0002      	movs	r2, r0
 8000876:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <main+0xa8>)
 8000878:	601a      	str	r2, [r3, #0]

  /* definition and creation of UartRegeling */
  osThreadDef(UartRegeling, StartUartRegeling, osPriorityLow, 0, 128);
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	4a0d      	ldr	r2, [pc, #52]	@ (80008b4 <main+0xac>)
 800087e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000880:	c313      	stmia	r3!, {r0, r1, r4}
 8000882:	ca03      	ldmia	r2!, {r0, r1}
 8000884:	c303      	stmia	r3!, {r0, r1}
  UartRegelingHandle = osThreadCreate(osThread(UartRegeling), NULL);
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	2100      	movs	r1, #0
 800088a:	0018      	movs	r0, r3
 800088c:	f005 f879 	bl	8005982 <osThreadCreate>
 8000890:	0002      	movs	r2, r0
 8000892:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <main+0xb0>)
 8000894:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000896:	f005 f86c 	bl	8005972 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800089a:	46c0      	nop			@ (mov r8, r8)
 800089c:	e7fd      	b.n	800089a <main+0x92>
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	20000208 	.word	0x20000208
 80008a4:	08007b34 	.word	0x08007b34
 80008a8:	20000204 	.word	0x20000204
 80008ac:	08007b48 	.word	0x08007b48
 80008b0:	200001fc 	.word	0x200001fc
 80008b4:	08007b6c 	.word	0x08007b6c
 80008b8:	20000200 	.word	0x20000200

080008bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008bc:	b590      	push	{r4, r7, lr}
 80008be:	b093      	sub	sp, #76	@ 0x4c
 80008c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008c2:	2410      	movs	r4, #16
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	0018      	movs	r0, r3
 80008c8:	2338      	movs	r3, #56	@ 0x38
 80008ca:	001a      	movs	r2, r3
 80008cc:	2100      	movs	r1, #0
 80008ce:	f007 f8ef 	bl	8007ab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d2:	003b      	movs	r3, r7
 80008d4:	0018      	movs	r0, r3
 80008d6:	2310      	movs	r3, #16
 80008d8:	001a      	movs	r2, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	f007 f8e8 	bl	8007ab0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008e0:	2380      	movs	r3, #128	@ 0x80
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	0018      	movs	r0, r3
 80008e6:	f002 fa4b 	bl	8002d80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2202      	movs	r2, #2
 80008ee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	2280      	movs	r2, #128	@ 0x80
 80008f4:	0052      	lsls	r2, r2, #1
 80008f6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	2240      	movs	r2, #64	@ 0x40
 8000902:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000904:	193b      	adds	r3, r7, r4
 8000906:	2200      	movs	r2, #0
 8000908:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090a:	193b      	adds	r3, r7, r4
 800090c:	0018      	movs	r0, r3
 800090e:	f002 fa83 	bl	8002e18 <HAL_RCC_OscConfig>
 8000912:	1e03      	subs	r3, r0, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000916:	f000 fa6d 	bl	8000df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800091a:	003b      	movs	r3, r7
 800091c:	2207      	movs	r2, #7
 800091e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000920:	003b      	movs	r3, r7
 8000922:	2200      	movs	r2, #0
 8000924:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000926:	003b      	movs	r3, r7
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800092c:	003b      	movs	r3, r7
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000932:	003b      	movs	r3, r7
 8000934:	2100      	movs	r1, #0
 8000936:	0018      	movs	r0, r3
 8000938:	f002 fd88 	bl	800344c <HAL_RCC_ClockConfig>
 800093c:	1e03      	subs	r3, r0, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000940:	f000 fa58 	bl	8000df4 <Error_Handler>
  }
}
 8000944:	46c0      	nop			@ (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b013      	add	sp, #76	@ 0x4c
 800094a:	bd90      	pop	{r4, r7, pc}

0800094c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	0018      	movs	r0, r3
 8000956:	230c      	movs	r3, #12
 8000958:	001a      	movs	r2, r3
 800095a:	2100      	movs	r1, #0
 800095c:	f007 f8a8 	bl	8007ab0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000960:	4b2d      	ldr	r3, [pc, #180]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000962:	4a2e      	ldr	r2, [pc, #184]	@ (8000a1c <MX_ADC1_Init+0xd0>)
 8000964:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000966:	4b2c      	ldr	r3, [pc, #176]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000968:	2280      	movs	r2, #128	@ 0x80
 800096a:	05d2      	lsls	r2, r2, #23
 800096c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800096e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000974:	4b28      	ldr	r3, [pc, #160]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800097a:	4b27      	ldr	r3, [pc, #156]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 800097c:	2200      	movs	r2, #0
 800097e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000980:	4b25      	ldr	r3, [pc, #148]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000982:	2204      	movs	r2, #4
 8000984:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000986:	4b24      	ldr	r3, [pc, #144]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000988:	2200      	movs	r2, #0
 800098a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800098c:	4b22      	ldr	r3, [pc, #136]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 800098e:	2200      	movs	r2, #0
 8000990:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000992:	4b21      	ldr	r3, [pc, #132]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000994:	2200      	movs	r2, #0
 8000996:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000998:	4b1f      	ldr	r3, [pc, #124]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 800099a:	2201      	movs	r2, #1
 800099c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800099e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009a0:	2220      	movs	r2, #32
 80009a2:	2100      	movs	r1, #0
 80009a4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009b2:	4b19      	ldr	r3, [pc, #100]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009b4:	222c      	movs	r2, #44	@ 0x2c
 80009b6:	2100      	movs	r1, #0
 80009b8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009ba:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009bc:	2200      	movs	r2, #0
 80009be:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80009c0:	4b15      	ldr	r3, [pc, #84]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80009c6:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80009cc:	4b12      	ldr	r3, [pc, #72]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009ce:	223c      	movs	r2, #60	@ 0x3c
 80009d0:	2100      	movs	r1, #0
 80009d2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80009d4:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009da:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 80009dc:	0018      	movs	r0, r3
 80009de:	f000 fdcf 	bl	8001580 <HAL_ADC_Init>
 80009e2:	1e03      	subs	r3, r0, #0
 80009e4:	d001      	beq.n	80009ea <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80009e6:	f000 fa05 	bl	8000df4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	4a0c      	ldr	r2, [pc, #48]	@ (8000a20 <MX_ADC1_Init+0xd4>)
 80009ee:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2200      	movs	r2, #0
 80009f4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fc:	1d3a      	adds	r2, r7, #4
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_ADC1_Init+0xcc>)
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f000 ff64 	bl	80018d0 <HAL_ADC_ConfigChannel>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000a0c:	f000 f9f2 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b004      	add	sp, #16
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000030 	.word	0x20000030
 8000a1c:	40012400 	.word	0x40012400
 8000a20:	18000040 	.word	0x18000040

08000a24 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000a28:	4b11      	ldr	r3, [pc, #68]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a2a:	4a12      	ldr	r2, [pc, #72]	@ (8000a74 <MX_CRC_Init+0x50>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 8000a2e:	4b10      	ldr	r3, [pc, #64]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000a34:	4b0e      	ldr	r3, [pc, #56]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 7;
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a3c:	2207      	movs	r2, #7
 8000a3e:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_8B;
 8000a40:	4b0b      	ldr	r3, [pc, #44]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a42:	2210      	movs	r2, #16
 8000a44:	60da      	str	r2, [r3, #12]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000a46:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000a4c:	4b08      	ldr	r3, [pc, #32]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000a52:	4b07      	ldr	r3, [pc, #28]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000a58:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <MX_CRC_Init+0x4c>)
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f001 f9be 	bl	8001ddc <HAL_CRC_Init>
 8000a60:	1e03      	subs	r3, r0, #0
 8000a62:	d001      	beq.n	8000a68 <MX_CRC_Init+0x44>
  {
    Error_Handler();
 8000a64:	f000 f9c6 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000a68:	46c0      	nop			@ (mov r8, r8)
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	20000094 	.word	0x20000094
 8000a74:	40023000 	.word	0x40023000

08000a78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000af0 <MX_I2C1_Init+0x78>)
 8000a80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8000a82:	4b1a      	ldr	r3, [pc, #104]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000a84:	4a1b      	ldr	r2, [pc, #108]	@ (8000af4 <MX_I2C1_Init+0x7c>)
 8000a86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a88:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a8e:	4b17      	ldr	r3, [pc, #92]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a94:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a9a:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000aa0:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aac:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f002 f825 	bl	8002b04 <HAL_I2C_Init>
 8000aba:	1e03      	subs	r3, r0, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000abe:	f000 f999 	bl	8000df4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f002 f8c2 	bl	8002c50 <HAL_I2CEx_ConfigAnalogFilter>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ad0:	f000 f990 	bl	8000df4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ad4:	4b05      	ldr	r3, [pc, #20]	@ (8000aec <MX_I2C1_Init+0x74>)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f002 f905 	bl	8002ce8 <HAL_I2CEx_ConfigDigitalFilter>
 8000ade:	1e03      	subs	r3, r0, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ae2:	f000 f987 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	200000b8 	.word	0x200000b8
 8000af0:	40005400 	.word	0x40005400
 8000af4:	00503d58 	.word	0x00503d58

08000af8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000afc:	4b23      	ldr	r3, [pc, #140]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000afe:	4a24      	ldr	r2, [pc, #144]	@ (8000b90 <MX_USART1_UART_Init+0x98>)
 8000b00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b02:	4b22      	ldr	r3, [pc, #136]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b04:	22e1      	movs	r2, #225	@ 0xe1
 8000b06:	0252      	lsls	r2, r2, #9
 8000b08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b0a:	4b20      	ldr	r3, [pc, #128]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b10:	4b1e      	ldr	r3, [pc, #120]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b16:	4b1d      	ldr	r3, [pc, #116]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b1e:	220c      	movs	r2, #12
 8000b20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b22:	4b1a      	ldr	r3, [pc, #104]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b28:	4b18      	ldr	r3, [pc, #96]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b2e:	4b17      	ldr	r3, [pc, #92]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b34:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b3a:	4b14      	ldr	r3, [pc, #80]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b40:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b42:	0018      	movs	r0, r3
 8000b44:	f003 fa48 	bl	8003fd8 <HAL_UART_Init>
 8000b48:	1e03      	subs	r3, r0, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b4c:	f000 f952 	bl	8000df4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b50:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b52:	2100      	movs	r1, #0
 8000b54:	0018      	movs	r0, r3
 8000b56:	f004 fe05 	bl	8005764 <HAL_UARTEx_SetTxFifoThreshold>
 8000b5a:	1e03      	subs	r3, r0, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b5e:	f000 f949 	bl	8000df4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b62:	4b0a      	ldr	r3, [pc, #40]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b64:	2100      	movs	r1, #0
 8000b66:	0018      	movs	r0, r3
 8000b68:	f004 fe3c 	bl	80057e4 <HAL_UARTEx_SetRxFifoThreshold>
 8000b6c:	1e03      	subs	r3, r0, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b70:	f000 f940 	bl	8000df4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b74:	4b05      	ldr	r3, [pc, #20]	@ (8000b8c <MX_USART1_UART_Init+0x94>)
 8000b76:	0018      	movs	r0, r3
 8000b78:	f004 fdba 	bl	80056f0 <HAL_UARTEx_DisableFifoMode>
 8000b7c:	1e03      	subs	r3, r0, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b80:	f000 f938 	bl	8000df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b84:	46c0      	nop			@ (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	46c0      	nop			@ (mov r8, r8)
 8000b8c:	2000010c 	.word	0x2000010c
 8000b90:	40013800 	.word	0x40013800

08000b94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <MX_DMA_Init+0x38>)
 8000b9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <MX_DMA_Init+0x38>)
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ba6:	4b09      	ldr	r3, [pc, #36]	@ (8000bcc <MX_DMA_Init+0x38>)
 8000ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000baa:	2201      	movs	r2, #1
 8000bac:	4013      	ands	r3, r2
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2103      	movs	r1, #3
 8000bb6:	2009      	movs	r0, #9
 8000bb8:	f001 f8ea 	bl	8001d90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bbc:	2009      	movs	r0, #9
 8000bbe:	f001 f8fc 	bl	8001dba <HAL_NVIC_EnableIRQ>

}
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b002      	add	sp, #8
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd0:	b590      	push	{r4, r7, lr}
 8000bd2:	b089      	sub	sp, #36	@ 0x24
 8000bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd6:	240c      	movs	r4, #12
 8000bd8:	193b      	adds	r3, r7, r4
 8000bda:	0018      	movs	r0, r3
 8000bdc:	2314      	movs	r3, #20
 8000bde:	001a      	movs	r2, r3
 8000be0:	2100      	movs	r1, #0
 8000be2:	f006 ff65 	bl	8007ab0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be6:	4b37      	ldr	r3, [pc, #220]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000be8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bea:	4b36      	ldr	r3, [pc, #216]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000bec:	2102      	movs	r1, #2
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bf2:	4b34      	ldr	r3, [pc, #208]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfe:	4b31      	ldr	r3, [pc, #196]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c02:	4b30      	ldr	r3, [pc, #192]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c04:	2104      	movs	r1, #4
 8000c06:	430a      	orrs	r2, r1
 8000c08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c0e:	2204      	movs	r2, #4
 8000c10:	4013      	ands	r3, r2
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	4b2b      	ldr	r3, [pc, #172]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c22:	4b28      	ldr	r3, [pc, #160]	@ (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c26:	2201      	movs	r2, #1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|DE__RE_Pin, GPIO_PIN_RESET);
 8000c2e:	2388      	movs	r3, #136	@ 0x88
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	4825      	ldr	r0, [pc, #148]	@ (8000cc8 <MX_GPIO_Init+0xf8>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	0019      	movs	r1, r3
 8000c38:	f001 ff46 	bl	8002ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c3c:	2380      	movs	r3, #128	@ 0x80
 8000c3e:	01db      	lsls	r3, r3, #7
 8000c40:	4822      	ldr	r0, [pc, #136]	@ (8000ccc <MX_GPIO_Init+0xfc>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	0019      	movs	r1, r3
 8000c46:	f001 ff3f 	bl	8002ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB9 DE__RE_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|DE__RE_Pin;
 8000c4a:	193b      	adds	r3, r7, r4
 8000c4c:	2288      	movs	r2, #136	@ 0x88
 8000c4e:	0092      	lsls	r2, r2, #2
 8000c50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c52:	193b      	adds	r3, r7, r4
 8000c54:	2201      	movs	r2, #1
 8000c56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	193b      	adds	r3, r7, r4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	2200      	movs	r2, #0
 8000c62:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c64:	193b      	adds	r3, r7, r4
 8000c66:	4a18      	ldr	r2, [pc, #96]	@ (8000cc8 <MX_GPIO_Init+0xf8>)
 8000c68:	0019      	movs	r1, r3
 8000c6a:	0010      	movs	r0, r2
 8000c6c:	f001 fdc8 	bl	8002800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c70:	0021      	movs	r1, r4
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	2280      	movs	r2, #128	@ 0x80
 8000c76:	01d2      	lsls	r2, r2, #7
 8000c78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7a:	000c      	movs	r4, r1
 8000c7c:	193b      	adds	r3, r7, r4
 8000c7e:	2201      	movs	r2, #1
 8000c80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	193b      	adds	r3, r7, r4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c8e:	193b      	adds	r3, r7, r4
 8000c90:	4a0e      	ldr	r2, [pc, #56]	@ (8000ccc <MX_GPIO_Init+0xfc>)
 8000c92:	0019      	movs	r1, r3
 8000c94:	0010      	movs	r0, r2
 8000c96:	f001 fdb3 	bl	8002800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c9a:	0021      	movs	r1, r4
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cae:	187a      	adds	r2, r7, r1
 8000cb0:	23a0      	movs	r3, #160	@ 0xa0
 8000cb2:	05db      	lsls	r3, r3, #23
 8000cb4:	0011      	movs	r1, r2
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f001 fda2 	bl	8002800 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cbc:	46c0      	nop			@ (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b009      	add	sp, #36	@ 0x24
 8000cc2:	bd90      	pop	{r4, r7, pc}
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	50000400 	.word	0x50000400
 8000ccc:	50000800 	.word	0x50000800

08000cd0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b087      	sub	sp, #28
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint32_t receivedRXData32;

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Receive mode
 8000cd8:	4b34      	ldr	r3, [pc, #208]	@ (8000dac <StartDefaultTask+0xdc>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2120      	movs	r1, #32
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f001 fef2 	bl	8002ac8 <HAL_GPIO_WritePin>
	HAL_UART_Receive_DMA(&huart1, RXData, 4);
 8000ce4:	4932      	ldr	r1, [pc, #200]	@ (8000db0 <StartDefaultTask+0xe0>)
 8000ce6:	4b33      	ldr	r3, [pc, #204]	@ (8000db4 <StartDefaultTask+0xe4>)
 8000ce8:	2204      	movs	r2, #4
 8000cea:	0018      	movs	r0, r3
 8000cec:	f003 fa6e 	bl	80041cc <HAL_UART_Receive_DMA>
  /* Infinite loop */
  for(;;)
  {
	  if(xQueueReceive(uartDataQueueHandle, &receivedRXData32, pdMS_TO_TICKS(50)) == pdTRUE){
 8000cf0:	4b31      	ldr	r3, [pc, #196]	@ (8000db8 <StartDefaultTask+0xe8>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2210      	movs	r2, #16
 8000cf6:	18b9      	adds	r1, r7, r2
 8000cf8:	2232      	movs	r2, #50	@ 0x32
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f005 fa44 	bl	8006188 <xQueueReceive>
 8000d00:	0003      	movs	r3, r0
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d14d      	bne.n	8000da2 <StartDefaultTask+0xd2>
		  //Stuurt zelfde data naar controller (adres 0)
		  uint8_t receivedRXData[4];
		  receivedRXData[0] = (receivedRXData32 >> 24) & 0xFF;
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	0e1b      	lsrs	r3, r3, #24
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	210c      	movs	r1, #12
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	701a      	strb	r2, [r3, #0]
		  receivedRXData[1] = (receivedRXData32 >> 16) & 0xFF;
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	0c1b      	lsrs	r3, r3, #16
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	705a      	strb	r2, [r3, #1]
		  receivedRXData[2] = (receivedRXData32 >> 8)  & 0xFF;
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	0a1b      	lsrs	r3, r3, #8
 8000d20:	b2da      	uxtb	r2, r3
 8000d22:	000c      	movs	r4, r1
 8000d24:	193b      	adds	r3, r7, r4
 8000d26:	709a      	strb	r2, [r3, #2]
		  receivedRXData[3] =  receivedRXData32        & 0xFF;
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	b2da      	uxtb	r2, r3
 8000d2c:	193b      	adds	r3, r7, r4
 8000d2e:	70da      	strb	r2, [r3, #3]

		  if(isAdresCorrect(receivedRXData, adres) && checkCRCMessage(receivedRXData)){
 8000d30:	4b22      	ldr	r3, [pc, #136]	@ (8000dbc <StartDefaultTask+0xec>)
 8000d32:	781a      	ldrb	r2, [r3, #0]
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	0011      	movs	r1, r2
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f7ff fd0b 	bl	8000754 <isAdresCorrect>
 8000d3e:	1e03      	subs	r3, r0, #0
 8000d40:	d02f      	beq.n	8000da2 <StartDefaultTask+0xd2>
 8000d42:	193b      	adds	r3, r7, r4
 8000d44:	0018      	movs	r0, r3
 8000d46:	f7ff fcc1 	bl	80006cc <checkCRCMessage>
 8000d4a:	1e03      	subs	r3, r0, #0
 8000d4c:	d029      	beq.n	8000da2 <StartDefaultTask+0xd2>
			  uint16_t receiveStroomData = 	((uint16_t)receivedRXData[1] << 8) | receivedRXData[2];
 8000d4e:	0021      	movs	r1, r4
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	785b      	ldrb	r3, [r3, #1]
 8000d54:	b21b      	sxth	r3, r3
 8000d56:	021b      	lsls	r3, r3, #8
 8000d58:	b21a      	sxth	r2, r3
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	789b      	ldrb	r3, [r3, #2]
 8000d5e:	b21b      	sxth	r3, r3
 8000d60:	4313      	orrs	r3, r2
 8000d62:	b21a      	sxth	r2, r3
 8000d64:	2016      	movs	r0, #22
 8000d66:	183b      	adds	r3, r7, r0
 8000d68:	801a      	strh	r2, [r3, #0]
			  uint8_t ack[4];
			  calculateMessage(receiveStroomData, adres, ack);
 8000d6a:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <StartDefaultTask+0xec>)
 8000d6c:	7819      	ldrb	r1, [r3, #0]
 8000d6e:	2408      	movs	r4, #8
 8000d70:	193a      	adds	r2, r7, r4
 8000d72:	183b      	adds	r3, r7, r0
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff fc52 	bl	8000620 <calculateMessage>
			  //Stuur de ack
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET); // Send mode
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <StartDefaultTask+0xdc>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	2120      	movs	r1, #32
 8000d82:	0018      	movs	r0, r3
 8000d84:	f001 fea0 	bl	8002ac8 <HAL_GPIO_WritePin>
			  HAL_UART_Transmit(&huart1, ack, 4, HAL_MAX_DELAY);
 8000d88:	2301      	movs	r3, #1
 8000d8a:	425b      	negs	r3, r3
 8000d8c:	1939      	adds	r1, r7, r4
 8000d8e:	4809      	ldr	r0, [pc, #36]	@ (8000db4 <StartDefaultTask+0xe4>)
 8000d90:	2204      	movs	r2, #4
 8000d92:	f003 f977 	bl	8004084 <HAL_UART_Transmit>

			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Receive mode
 8000d96:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <StartDefaultTask+0xdc>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2120      	movs	r1, #32
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f001 fe93 	bl	8002ac8 <HAL_GPIO_WritePin>
			  //Iets doen?
		  }

		  //data gebruiken om regeling
	  }
    osDelay(1);
 8000da2:	2001      	movs	r0, #1
 8000da4:	f004 fe15 	bl	80059d2 <osDelay>
	  if(xQueueReceive(uartDataQueueHandle, &receivedRXData32, pdMS_TO_TICKS(50)) == pdTRUE){
 8000da8:	e7a2      	b.n	8000cf0 <StartDefaultTask+0x20>
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	50000400 	.word	0x50000400
 8000db0:	2000020c 	.word	0x2000020c
 8000db4:	2000010c 	.word	0x2000010c
 8000db8:	20000204 	.word	0x20000204
 8000dbc:	20000000 	.word	0x20000000

08000dc0 <StartUartRegeling>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartRegeling */
void StartUartRegeling(void const * argument)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartRegeling */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dc8:	2001      	movs	r0, #1
 8000dca:	f004 fe02 	bl	80059d2 <osDelay>
 8000dce:	e7fb      	b.n	8000dc8 <StartUartRegeling+0x8>

08000dd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d101      	bne.n	8000de6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000de2:	f000 fab3 	bl	800134c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000de6:	46c0      	nop			@ (mov r8, r8)
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b002      	add	sp, #8
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	40012c00 	.word	0x40012c00

08000df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000df8:	b672      	cpsid	i
}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	e7fd      	b.n	8000dfc <Error_Handler+0x8>

08000e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e06:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <HAL_MspInit+0x50>)
 8000e08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e0a:	4b11      	ldr	r3, [pc, #68]	@ (8000e50 <HAL_MspInit+0x50>)
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <HAL_MspInit+0x50>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e16:	2201      	movs	r2, #1
 8000e18:	4013      	ands	r3, r2
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <HAL_MspInit+0x50>)
 8000e20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e22:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <HAL_MspInit+0x50>)
 8000e24:	2180      	movs	r1, #128	@ 0x80
 8000e26:	0549      	lsls	r1, r1, #21
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e2c:	4b08      	ldr	r3, [pc, #32]	@ (8000e50 <HAL_MspInit+0x50>)
 8000e2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e30:	2380      	movs	r3, #128	@ 0x80
 8000e32:	055b      	lsls	r3, r3, #21
 8000e34:	4013      	ands	r3, r2
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	425b      	negs	r3, r3
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2103      	movs	r1, #3
 8000e42:	0018      	movs	r0, r3
 8000e44:	f000 ffa4 	bl	8001d90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e48:	46c0      	nop			@ (mov r8, r8)
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	b002      	add	sp, #8
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40021000 	.word	0x40021000

08000e54 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e54:	b590      	push	{r4, r7, lr}
 8000e56:	b08b      	sub	sp, #44	@ 0x2c
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5c:	2414      	movs	r4, #20
 8000e5e:	193b      	adds	r3, r7, r4
 8000e60:	0018      	movs	r0, r3
 8000e62:	2314      	movs	r3, #20
 8000e64:	001a      	movs	r2, r3
 8000e66:	2100      	movs	r1, #0
 8000e68:	f006 fe22 	bl	8007ab0 <memset>
  if(hadc->Instance==ADC1)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a25      	ldr	r2, [pc, #148]	@ (8000f08 <HAL_ADC_MspInit+0xb4>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d144      	bne.n	8000f00 <HAL_ADC_MspInit+0xac>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e76:	4b25      	ldr	r3, [pc, #148]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000e78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e7a:	4b24      	ldr	r3, [pc, #144]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000e7c:	2180      	movs	r1, #128	@ 0x80
 8000e7e:	0349      	lsls	r1, r1, #13
 8000e80:	430a      	orrs	r2, r1
 8000e82:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e84:	4b21      	ldr	r3, [pc, #132]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000e86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e88:	2380      	movs	r3, #128	@ 0x80
 8000e8a:	035b      	lsls	r3, r3, #13
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
 8000e90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e92:	4b1e      	ldr	r3, [pc, #120]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000e94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e96:	4b1d      	ldr	r3, [pc, #116]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000e98:	2101      	movs	r1, #1
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eaa:	4b18      	ldr	r3, [pc, #96]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000eac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000eae:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000eb0:	2102      	movs	r1, #2
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000eb6:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <HAL_ADC_MspInit+0xb8>)
 8000eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000eba:	2202      	movs	r2, #2
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	2240      	movs	r2, #64	@ 0x40
 8000ec6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ec8:	193b      	adds	r3, r7, r4
 8000eca:	2203      	movs	r2, #3
 8000ecc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	193b      	adds	r3, r7, r4
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed4:	193a      	adds	r2, r7, r4
 8000ed6:	23a0      	movs	r3, #160	@ 0xa0
 8000ed8:	05db      	lsls	r3, r3, #23
 8000eda:	0011      	movs	r1, r2
 8000edc:	0018      	movs	r0, r3
 8000ede:	f001 fc8f 	bl	8002800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ee2:	193b      	adds	r3, r7, r4
 8000ee4:	2202      	movs	r2, #2
 8000ee6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ee8:	193b      	adds	r3, r7, r4
 8000eea:	2203      	movs	r2, #3
 8000eec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	193b      	adds	r3, r7, r4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef4:	193b      	adds	r3, r7, r4
 8000ef6:	4a06      	ldr	r2, [pc, #24]	@ (8000f10 <HAL_ADC_MspInit+0xbc>)
 8000ef8:	0019      	movs	r1, r3
 8000efa:	0010      	movs	r0, r2
 8000efc:	f001 fc80 	bl	8002800 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f00:	46c0      	nop			@ (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	b00b      	add	sp, #44	@ 0x2c
 8000f06:	bd90      	pop	{r4, r7, pc}
 8000f08:	40012400 	.word	0x40012400
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	50000400 	.word	0x50000400

08000f14 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <HAL_CRC_MspInit+0x38>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d10d      	bne.n	8000f42 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f26:	4b0a      	ldr	r3, [pc, #40]	@ (8000f50 <HAL_CRC_MspInit+0x3c>)
 8000f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <HAL_CRC_MspInit+0x3c>)
 8000f2c:	2180      	movs	r1, #128	@ 0x80
 8000f2e:	0149      	lsls	r1, r1, #5
 8000f30:	430a      	orrs	r2, r1
 8000f32:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f34:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_CRC_MspInit+0x3c>)
 8000f36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f38:	2380      	movs	r3, #128	@ 0x80
 8000f3a:	015b      	lsls	r3, r3, #5
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b004      	add	sp, #16
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	40023000 	.word	0x40023000
 8000f50:	40021000 	.word	0x40021000

08000f54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b095      	sub	sp, #84	@ 0x54
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	233c      	movs	r3, #60	@ 0x3c
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	0018      	movs	r0, r3
 8000f62:	2314      	movs	r3, #20
 8000f64:	001a      	movs	r2, r3
 8000f66:	2100      	movs	r1, #0
 8000f68:	f006 fda2 	bl	8007ab0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f6c:	2414      	movs	r4, #20
 8000f6e:	193b      	adds	r3, r7, r4
 8000f70:	0018      	movs	r0, r3
 8000f72:	2328      	movs	r3, #40	@ 0x28
 8000f74:	001a      	movs	r2, r3
 8000f76:	2100      	movs	r1, #0
 8000f78:	f006 fd9a 	bl	8007ab0 <memset>
  if(hi2c->Instance==I2C1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a23      	ldr	r2, [pc, #140]	@ (8001010 <HAL_I2C_MspInit+0xbc>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d13f      	bne.n	8001006 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f86:	193b      	adds	r3, r7, r4
 8000f88:	2220      	movs	r2, #32
 8000f8a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f8c:	193b      	adds	r3, r7, r4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f92:	193b      	adds	r3, r7, r4
 8000f94:	0018      	movs	r0, r3
 8000f96:	f002 fc2d 	bl	80037f4 <HAL_RCCEx_PeriphCLKConfig>
 8000f9a:	1e03      	subs	r3, r0, #0
 8000f9c:	d001      	beq.n	8000fa2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000f9e:	f7ff ff29 	bl	8000df4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <HAL_I2C_MspInit+0xc0>)
 8000fa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8001014 <HAL_I2C_MspInit+0xc0>)
 8000fa8:	2101      	movs	r1, #1
 8000faa:	430a      	orrs	r2, r1
 8000fac:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fae:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <HAL_I2C_MspInit+0xc0>)
 8000fb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fba:	213c      	movs	r1, #60	@ 0x3c
 8000fbc:	187b      	adds	r3, r7, r1
 8000fbe:	22c0      	movs	r2, #192	@ 0xc0
 8000fc0:	00d2      	lsls	r2, r2, #3
 8000fc2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fc4:	187b      	adds	r3, r7, r1
 8000fc6:	2212      	movs	r2, #18
 8000fc8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	187b      	adds	r3, r7, r1
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	187b      	adds	r3, r7, r1
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	2206      	movs	r2, #6
 8000fda:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fdc:	187a      	adds	r2, r7, r1
 8000fde:	23a0      	movs	r3, #160	@ 0xa0
 8000fe0:	05db      	lsls	r3, r3, #23
 8000fe2:	0011      	movs	r1, r2
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f001 fc0b 	bl	8002800 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fea:	4b0a      	ldr	r3, [pc, #40]	@ (8001014 <HAL_I2C_MspInit+0xc0>)
 8000fec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fee:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <HAL_I2C_MspInit+0xc0>)
 8000ff0:	2180      	movs	r1, #128	@ 0x80
 8000ff2:	0389      	lsls	r1, r1, #14
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <HAL_I2C_MspInit+0xc0>)
 8000ffa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ffc:	2380      	movs	r3, #128	@ 0x80
 8000ffe:	039b      	lsls	r3, r3, #14
 8001000:	4013      	ands	r3, r2
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001006:	46c0      	nop			@ (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	b015      	add	sp, #84	@ 0x54
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	46c0      	nop			@ (mov r8, r8)
 8001010:	40005400 	.word	0x40005400
 8001014:	40021000 	.word	0x40021000

08001018 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b095      	sub	sp, #84	@ 0x54
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001020:	233c      	movs	r3, #60	@ 0x3c
 8001022:	18fb      	adds	r3, r7, r3
 8001024:	0018      	movs	r0, r3
 8001026:	2314      	movs	r3, #20
 8001028:	001a      	movs	r2, r3
 800102a:	2100      	movs	r1, #0
 800102c:	f006 fd40 	bl	8007ab0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001030:	2414      	movs	r4, #20
 8001032:	193b      	adds	r3, r7, r4
 8001034:	0018      	movs	r0, r3
 8001036:	2328      	movs	r3, #40	@ 0x28
 8001038:	001a      	movs	r2, r3
 800103a:	2100      	movs	r1, #0
 800103c:	f006 fd38 	bl	8007ab0 <memset>
  if(huart->Instance==USART1)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a3b      	ldr	r2, [pc, #236]	@ (8001134 <HAL_UART_MspInit+0x11c>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d170      	bne.n	800112c <HAL_UART_MspInit+0x114>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800104a:	193b      	adds	r3, r7, r4
 800104c:	2201      	movs	r2, #1
 800104e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001050:	193b      	adds	r3, r7, r4
 8001052:	2200      	movs	r2, #0
 8001054:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001056:	193b      	adds	r3, r7, r4
 8001058:	0018      	movs	r0, r3
 800105a:	f002 fbcb 	bl	80037f4 <HAL_RCCEx_PeriphCLKConfig>
 800105e:	1e03      	subs	r3, r0, #0
 8001060:	d001      	beq.n	8001066 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001062:	f7ff fec7 	bl	8000df4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001066:	4b34      	ldr	r3, [pc, #208]	@ (8001138 <HAL_UART_MspInit+0x120>)
 8001068:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800106a:	4b33      	ldr	r3, [pc, #204]	@ (8001138 <HAL_UART_MspInit+0x120>)
 800106c:	2180      	movs	r1, #128	@ 0x80
 800106e:	01c9      	lsls	r1, r1, #7
 8001070:	430a      	orrs	r2, r1
 8001072:	641a      	str	r2, [r3, #64]	@ 0x40
 8001074:	4b30      	ldr	r3, [pc, #192]	@ (8001138 <HAL_UART_MspInit+0x120>)
 8001076:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001078:	2380      	movs	r3, #128	@ 0x80
 800107a:	01db      	lsls	r3, r3, #7
 800107c:	4013      	ands	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	4b2d      	ldr	r3, [pc, #180]	@ (8001138 <HAL_UART_MspInit+0x120>)
 8001084:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001086:	4b2c      	ldr	r3, [pc, #176]	@ (8001138 <HAL_UART_MspInit+0x120>)
 8001088:	2102      	movs	r1, #2
 800108a:	430a      	orrs	r2, r1
 800108c:	635a      	str	r2, [r3, #52]	@ 0x34
 800108e:	4b2a      	ldr	r3, [pc, #168]	@ (8001138 <HAL_UART_MspInit+0x120>)
 8001090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001092:	2202      	movs	r2, #2
 8001094:	4013      	ands	r3, r2
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800109a:	213c      	movs	r1, #60	@ 0x3c
 800109c:	187b      	adds	r3, r7, r1
 800109e:	22c0      	movs	r2, #192	@ 0xc0
 80010a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	187b      	adds	r3, r7, r1
 80010a4:	2202      	movs	r2, #2
 80010a6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	187b      	adds	r3, r7, r1
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	187b      	adds	r3, r7, r1
 80010b0:	2200      	movs	r2, #0
 80010b2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80010b4:	187b      	adds	r3, r7, r1
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	4a1f      	ldr	r2, [pc, #124]	@ (800113c <HAL_UART_MspInit+0x124>)
 80010be:	0019      	movs	r1, r3
 80010c0:	0010      	movs	r0, r2
 80010c2:	f001 fb9d 	bl	8002800 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80010c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001144 <HAL_UART_MspInit+0x12c>)
 80010ca:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80010cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010ce:	2232      	movs	r2, #50	@ 0x32
 80010d0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010d8:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010da:	2200      	movs	r2, #0
 80010dc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010de:	4b18      	ldr	r3, [pc, #96]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010e0:	2280      	movs	r2, #128	@ 0x80
 80010e2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010e4:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010ea:	4b15      	ldr	r3, [pc, #84]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80010f0:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80010f6:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_UART_MspInit+0x128>)
 80010f8:	2280      	movs	r2, #128	@ 0x80
 80010fa:	0192      	lsls	r2, r2, #6
 80010fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80010fe:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <HAL_UART_MspInit+0x128>)
 8001100:	0018      	movs	r0, r3
 8001102:	f001 f85f 	bl	80021c4 <HAL_DMA_Init>
 8001106:	1e03      	subs	r3, r0, #0
 8001108:	d001      	beq.n	800110e <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800110a:	f7ff fe73 	bl	8000df4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2180      	movs	r1, #128	@ 0x80
 8001112:	4a0b      	ldr	r2, [pc, #44]	@ (8001140 <HAL_UART_MspInit+0x128>)
 8001114:	505a      	str	r2, [r3, r1]
 8001116:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <HAL_UART_MspInit+0x128>)
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 800111c:	2200      	movs	r2, #0
 800111e:	2103      	movs	r1, #3
 8001120:	201b      	movs	r0, #27
 8001122:	f000 fe35 	bl	8001d90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001126:	201b      	movs	r0, #27
 8001128:	f000 fe47 	bl	8001dba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800112c:	46c0      	nop			@ (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	b015      	add	sp, #84	@ 0x54
 8001132:	bd90      	pop	{r4, r7, pc}
 8001134:	40013800 	.word	0x40013800
 8001138:	40021000 	.word	0x40021000
 800113c:	50000400 	.word	0x50000400
 8001140:	200001a0 	.word	0x200001a0
 8001144:	40020008 	.word	0x40020008

08001148 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b08c      	sub	sp, #48	@ 0x30
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001150:	232b      	movs	r3, #43	@ 0x2b
 8001152:	18fb      	adds	r3, r7, r3
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001158:	4b38      	ldr	r3, [pc, #224]	@ (800123c <HAL_InitTick+0xf4>)
 800115a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800115c:	4b37      	ldr	r3, [pc, #220]	@ (800123c <HAL_InitTick+0xf4>)
 800115e:	2180      	movs	r1, #128	@ 0x80
 8001160:	0109      	lsls	r1, r1, #4
 8001162:	430a      	orrs	r2, r1
 8001164:	641a      	str	r2, [r3, #64]	@ 0x40
 8001166:	4b35      	ldr	r3, [pc, #212]	@ (800123c <HAL_InitTick+0xf4>)
 8001168:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800116a:	2380      	movs	r3, #128	@ 0x80
 800116c:	011b      	lsls	r3, r3, #4
 800116e:	4013      	ands	r3, r2
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001174:	230c      	movs	r3, #12
 8001176:	18fa      	adds	r2, r7, r3
 8001178:	2410      	movs	r4, #16
 800117a:	193b      	adds	r3, r7, r4
 800117c:	0011      	movs	r1, r2
 800117e:	0018      	movs	r0, r3
 8001180:	f002 fb0e 	bl	80037a0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001184:	193b      	adds	r3, r7, r4
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118c:	2b00      	cmp	r3, #0
 800118e:	d104      	bne.n	800119a <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001190:	f002 faf0 	bl	8003774 <HAL_RCC_GetPCLK1Freq>
 8001194:	0003      	movs	r3, r0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001198:	e004      	b.n	80011a4 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800119a:	f002 faeb 	bl	8003774 <HAL_RCC_GetPCLK1Freq>
 800119e:	0003      	movs	r3, r0
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011a6:	4926      	ldr	r1, [pc, #152]	@ (8001240 <HAL_InitTick+0xf8>)
 80011a8:	0018      	movs	r0, r3
 80011aa:	f7fe ffad 	bl	8000108 <__udivsi3>
 80011ae:	0003      	movs	r3, r0
 80011b0:	3b01      	subs	r3, #1
 80011b2:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011b4:	4b23      	ldr	r3, [pc, #140]	@ (8001244 <HAL_InitTick+0xfc>)
 80011b6:	4a24      	ldr	r2, [pc, #144]	@ (8001248 <HAL_InitTick+0x100>)
 80011b8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011ba:	4b22      	ldr	r3, [pc, #136]	@ (8001244 <HAL_InitTick+0xfc>)
 80011bc:	4a23      	ldr	r2, [pc, #140]	@ (800124c <HAL_InitTick+0x104>)
 80011be:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011c0:	4b20      	ldr	r3, [pc, #128]	@ (8001244 <HAL_InitTick+0xfc>)
 80011c2:	6a3a      	ldr	r2, [r7, #32]
 80011c4:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 80011c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <HAL_InitTick+0xfc>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001244 <HAL_InitTick+0xfc>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001244 <HAL_InitTick+0xfc>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80011d8:	252b      	movs	r5, #43	@ 0x2b
 80011da:	197c      	adds	r4, r7, r5
 80011dc:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <HAL_InitTick+0xfc>)
 80011de:	0018      	movs	r0, r3
 80011e0:	f002 fc82 	bl	8003ae8 <HAL_TIM_Base_Init>
 80011e4:	0003      	movs	r3, r0
 80011e6:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 80011e8:	197b      	adds	r3, r7, r5
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d11e      	bne.n	800122e <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80011f0:	197c      	adds	r4, r7, r5
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <HAL_InitTick+0xfc>)
 80011f4:	0018      	movs	r0, r3
 80011f6:	f002 fcd7 	bl	8003ba8 <HAL_TIM_Base_Start_IT>
 80011fa:	0003      	movs	r3, r0
 80011fc:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80011fe:	197b      	adds	r3, r7, r5
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d113      	bne.n	800122e <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001206:	200d      	movs	r0, #13
 8001208:	f000 fdd7 	bl	8001dba <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b03      	cmp	r3, #3
 8001210:	d809      	bhi.n	8001226 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2200      	movs	r2, #0
 8001216:	0019      	movs	r1, r3
 8001218:	200d      	movs	r0, #13
 800121a:	f000 fdb9 	bl	8001d90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <HAL_InitTick+0x108>)
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	e003      	b.n	800122e <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8001226:	232b      	movs	r3, #43	@ 0x2b
 8001228:	18fb      	adds	r3, r7, r3
 800122a:	2201      	movs	r2, #1
 800122c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800122e:	232b      	movs	r3, #43	@ 0x2b
 8001230:	18fb      	adds	r3, r7, r3
 8001232:	781b      	ldrb	r3, [r3, #0]
}
 8001234:	0018      	movs	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	b00c      	add	sp, #48	@ 0x30
 800123a:	bdb0      	pop	{r4, r5, r7, pc}
 800123c:	40021000 	.word	0x40021000
 8001240:	000f4240 	.word	0x000f4240
 8001244:	20000210 	.word	0x20000210
 8001248:	40012c00 	.word	0x40012c00
 800124c:	000003e7 	.word	0x000003e7
 8001250:	20000008 	.word	0x20000008

08001254 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001258:	46c0      	nop			@ (mov r8, r8)
 800125a:	e7fd      	b.n	8001258 <NMI_Handler+0x4>

0800125c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001260:	46c0      	nop			@ (mov r8, r8)
 8001262:	e7fd      	b.n	8001260 <HardFault_Handler+0x4>

08001264 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001268:	4b03      	ldr	r3, [pc, #12]	@ (8001278 <DMA1_Channel1_IRQHandler+0x14>)
 800126a:	0018      	movs	r0, r3
 800126c:	f001 f986 	bl	800257c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001270:	46c0      	nop			@ (mov r8, r8)
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	46c0      	nop			@ (mov r8, r8)
 8001278:	200001a0 	.word	0x200001a0

0800127c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001280:	4b03      	ldr	r3, [pc, #12]	@ (8001290 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001282:	0018      	movs	r0, r3
 8001284:	f002 fce4 	bl	8003c50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001288:	46c0      	nop			@ (mov r8, r8)
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	46c0      	nop			@ (mov r8, r8)
 8001290:	20000210 	.word	0x20000210

08001294 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001298:	4b03      	ldr	r3, [pc, #12]	@ (80012a8 <USART1_IRQHandler+0x14>)
 800129a:	0018      	movs	r0, r3
 800129c:	f002 fff4 	bl	8004288 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012a0:	46c0      	nop			@ (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	2000010c 	.word	0x2000010c

080012ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012b0:	46c0      	nop			@ (mov r8, r8)
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012b8:	480d      	ldr	r0, [pc, #52]	@ (80012f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012ba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012bc:	f7ff fff6 	bl	80012ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012c0:	480c      	ldr	r0, [pc, #48]	@ (80012f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80012c2:	490d      	ldr	r1, [pc, #52]	@ (80012f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012c4:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <LoopForever+0xe>)
  movs r3, #0
 80012c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c8:	e002      	b.n	80012d0 <LoopCopyDataInit>

080012ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ce:	3304      	adds	r3, #4

080012d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d4:	d3f9      	bcc.n	80012ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001304 <LoopForever+0x16>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012dc:	e001      	b.n	80012e2 <LoopFillZerobss>

080012de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e0:	3204      	adds	r2, #4

080012e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e4:	d3fb      	bcc.n	80012de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012e6:	f006 fbeb 	bl	8007ac0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80012ea:	f7ff fa8d 	bl	8000808 <main>

080012ee <LoopForever>:

LoopForever:
  b LoopForever
 80012ee:	e7fe      	b.n	80012ee <LoopForever>
  ldr   r0, =_estack
 80012f0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80012f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012f8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80012fc:	08007c20 	.word	0x08007c20
  ldr r2, =_sbss
 8001300:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001304:	20000fac 	.word	0x20000fac

08001308 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001308:	e7fe      	b.n	8001308 <ADC1_IRQHandler>
	...

0800130c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001312:	1dfb      	adds	r3, r7, #7
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001318:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <HAL_Init+0x3c>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_Init+0x3c>)
 800131e:	2180      	movs	r1, #128	@ 0x80
 8001320:	0049      	lsls	r1, r1, #1
 8001322:	430a      	orrs	r2, r1
 8001324:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001326:	2003      	movs	r0, #3
 8001328:	f7ff ff0e 	bl	8001148 <HAL_InitTick>
 800132c:	1e03      	subs	r3, r0, #0
 800132e:	d003      	beq.n	8001338 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001330:	1dfb      	adds	r3, r7, #7
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
 8001336:	e001      	b.n	800133c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001338:	f7ff fd62 	bl	8000e00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800133c:	1dfb      	adds	r3, r7, #7
 800133e:	781b      	ldrb	r3, [r3, #0]
}
 8001340:	0018      	movs	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	b002      	add	sp, #8
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40022000 	.word	0x40022000

0800134c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001350:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <HAL_IncTick+0x1c>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	001a      	movs	r2, r3
 8001356:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_IncTick+0x20>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	18d2      	adds	r2, r2, r3
 800135c:	4b03      	ldr	r3, [pc, #12]	@ (800136c <HAL_IncTick+0x20>)
 800135e:	601a      	str	r2, [r3, #0]
}
 8001360:	46c0      	nop			@ (mov r8, r8)
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			@ (mov r8, r8)
 8001368:	2000000c 	.word	0x2000000c
 800136c:	2000025c 	.word	0x2000025c

08001370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  return uwTick;
 8001374:	4b02      	ldr	r3, [pc, #8]	@ (8001380 <HAL_GetTick+0x10>)
 8001376:	681b      	ldr	r3, [r3, #0]
}
 8001378:	0018      	movs	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	2000025c 	.word	0x2000025c

08001384 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a05      	ldr	r2, [pc, #20]	@ (80013a8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001394:	401a      	ands	r2, r3
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	431a      	orrs	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	601a      	str	r2, [r3, #0]
}
 800139e:	46c0      	nop			@ (mov r8, r8)
 80013a0:	46bd      	mov	sp, r7
 80013a2:	b002      	add	sp, #8
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	fe3fffff 	.word	0xfe3fffff

080013ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	23e0      	movs	r3, #224	@ 0xe0
 80013ba:	045b      	lsls	r3, r3, #17
 80013bc:	4013      	ands	r3, r2
}
 80013be:	0018      	movs	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	b002      	add	sp, #8
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b084      	sub	sp, #16
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	60f8      	str	r0, [r7, #12]
 80013ce:	60b9      	str	r1, [r7, #8]
 80013d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	2104      	movs	r1, #4
 80013da:	400a      	ands	r2, r1
 80013dc:	2107      	movs	r1, #7
 80013de:	4091      	lsls	r1, r2
 80013e0:	000a      	movs	r2, r1
 80013e2:	43d2      	mvns	r2, r2
 80013e4:	401a      	ands	r2, r3
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	2104      	movs	r1, #4
 80013ea:	400b      	ands	r3, r1
 80013ec:	6879      	ldr	r1, [r7, #4]
 80013ee:	4099      	lsls	r1, r3
 80013f0:	000b      	movs	r3, r1
 80013f2:	431a      	orrs	r2, r3
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80013f8:	46c0      	nop			@ (mov r8, r8)
 80013fa:	46bd      	mov	sp, r7
 80013fc:	b004      	add	sp, #16
 80013fe:	bd80      	pop	{r7, pc}

08001400 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	2104      	movs	r1, #4
 8001412:	400a      	ands	r2, r1
 8001414:	2107      	movs	r1, #7
 8001416:	4091      	lsls	r1, r2
 8001418:	000a      	movs	r2, r1
 800141a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	2104      	movs	r1, #4
 8001420:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001422:	40da      	lsrs	r2, r3
 8001424:	0013      	movs	r3, r2
}
 8001426:	0018      	movs	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	b002      	add	sp, #8
 800142c:	bd80      	pop	{r7, pc}

0800142e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	60f8      	str	r0, [r7, #12]
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	211f      	movs	r1, #31
 8001442:	400a      	ands	r2, r1
 8001444:	210f      	movs	r1, #15
 8001446:	4091      	lsls	r1, r2
 8001448:	000a      	movs	r2, r1
 800144a:	43d2      	mvns	r2, r2
 800144c:	401a      	ands	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	0e9b      	lsrs	r3, r3, #26
 8001452:	210f      	movs	r1, #15
 8001454:	4019      	ands	r1, r3
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	201f      	movs	r0, #31
 800145a:	4003      	ands	r3, r0
 800145c:	4099      	lsls	r1, r3
 800145e:	000b      	movs	r3, r1
 8001460:	431a      	orrs	r2, r3
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001466:	46c0      	nop			@ (mov r8, r8)
 8001468:	46bd      	mov	sp, r7
 800146a:	b004      	add	sp, #16
 800146c:	bd80      	pop	{r7, pc}

0800146e <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b082      	sub	sp, #8
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	035b      	lsls	r3, r3, #13
 8001480:	0b5b      	lsrs	r3, r3, #13
 8001482:	431a      	orrs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001488:	46c0      	nop			@ (mov r8, r8)
 800148a:	46bd      	mov	sp, r7
 800148c:	b002      	add	sp, #8
 800148e:	bd80      	pop	{r7, pc}

08001490 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149e:	683a      	ldr	r2, [r7, #0]
 80014a0:	0352      	lsls	r2, r2, #13
 80014a2:	0b52      	lsrs	r2, r2, #13
 80014a4:	43d2      	mvns	r2, r2
 80014a6:	401a      	ands	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014ac:	46c0      	nop			@ (mov r8, r8)
 80014ae:	46bd      	mov	sp, r7
 80014b0:	b002      	add	sp, #8
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	695b      	ldr	r3, [r3, #20]
 80014c4:	68ba      	ldr	r2, [r7, #8]
 80014c6:	0212      	lsls	r2, r2, #8
 80014c8:	43d2      	mvns	r2, r2
 80014ca:	401a      	ands	r2, r3
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	021b      	lsls	r3, r3, #8
 80014d0:	6879      	ldr	r1, [r7, #4]
 80014d2:	400b      	ands	r3, r1
 80014d4:	4904      	ldr	r1, [pc, #16]	@ (80014e8 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014d6:	400b      	ands	r3, r1
 80014d8:	431a      	orrs	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014de:	46c0      	nop			@ (mov r8, r8)
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b004      	add	sp, #16
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	07ffff00 	.word	0x07ffff00

080014ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	4a05      	ldr	r2, [pc, #20]	@ (8001510 <LL_ADC_EnableInternalRegulator+0x24>)
 80014fa:	4013      	ands	r3, r2
 80014fc:	2280      	movs	r2, #128	@ 0x80
 80014fe:	0552      	lsls	r2, r2, #21
 8001500:	431a      	orrs	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001506:	46c0      	nop			@ (mov r8, r8)
 8001508:	46bd      	mov	sp, r7
 800150a:	b002      	add	sp, #8
 800150c:	bd80      	pop	{r7, pc}
 800150e:	46c0      	nop			@ (mov r8, r8)
 8001510:	6fffffe8 	.word	0x6fffffe8

08001514 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689a      	ldr	r2, [r3, #8]
 8001520:	2380      	movs	r3, #128	@ 0x80
 8001522:	055b      	lsls	r3, r3, #21
 8001524:	401a      	ands	r2, r3
 8001526:	2380      	movs	r3, #128	@ 0x80
 8001528:	055b      	lsls	r3, r3, #21
 800152a:	429a      	cmp	r2, r3
 800152c:	d101      	bne.n	8001532 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001532:	2300      	movs	r3, #0
}
 8001534:	0018      	movs	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	b002      	add	sp, #8
 800153a:	bd80      	pop	{r7, pc}

0800153c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2201      	movs	r2, #1
 800154a:	4013      	ands	r3, r2
 800154c:	2b01      	cmp	r3, #1
 800154e:	d101      	bne.n	8001554 <LL_ADC_IsEnabled+0x18>
 8001550:	2301      	movs	r3, #1
 8001552:	e000      	b.n	8001556 <LL_ADC_IsEnabled+0x1a>
 8001554:	2300      	movs	r3, #0
}
 8001556:	0018      	movs	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	b002      	add	sp, #8
 800155c:	bd80      	pop	{r7, pc}

0800155e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2204      	movs	r2, #4
 800156c:	4013      	ands	r3, r2
 800156e:	2b04      	cmp	r3, #4
 8001570:	d101      	bne.n	8001576 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001572:	2301      	movs	r3, #1
 8001574:	e000      	b.n	8001578 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001576:	2300      	movs	r3, #0
}
 8001578:	0018      	movs	r0, r3
 800157a:	46bd      	mov	sp, r7
 800157c:	b002      	add	sp, #8
 800157e:	bd80      	pop	{r7, pc}

08001580 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b088      	sub	sp, #32
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001588:	231f      	movs	r3, #31
 800158a:	18fb      	adds	r3, r7, r3
 800158c:	2200      	movs	r2, #0
 800158e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001590:	2300      	movs	r3, #0
 8001592:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e17f      	b.n	80018a6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10a      	bne.n	80015c4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7ff fc4f 	bl	8000e54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2254      	movs	r2, #84	@ 0x54
 80015c0:	2100      	movs	r1, #0
 80015c2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	0018      	movs	r0, r3
 80015ca:	f7ff ffa3 	bl	8001514 <LL_ADC_IsInternalRegulatorEnabled>
 80015ce:	1e03      	subs	r3, r0, #0
 80015d0:	d115      	bne.n	80015fe <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	0018      	movs	r0, r3
 80015d8:	f7ff ff88 	bl	80014ec <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015dc:	4bb4      	ldr	r3, [pc, #720]	@ (80018b0 <HAL_ADC_Init+0x330>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	49b4      	ldr	r1, [pc, #720]	@ (80018b4 <HAL_ADC_Init+0x334>)
 80015e2:	0018      	movs	r0, r3
 80015e4:	f7fe fd90 	bl	8000108 <__udivsi3>
 80015e8:	0003      	movs	r3, r0
 80015ea:	3301      	adds	r3, #1
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015f0:	e002      	b.n	80015f8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	3b01      	subs	r3, #1
 80015f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f9      	bne.n	80015f2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	0018      	movs	r0, r3
 8001604:	f7ff ff86 	bl	8001514 <LL_ADC_IsInternalRegulatorEnabled>
 8001608:	1e03      	subs	r3, r0, #0
 800160a:	d10f      	bne.n	800162c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001610:	2210      	movs	r2, #16
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800161c:	2201      	movs	r2, #1
 800161e:	431a      	orrs	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001624:	231f      	movs	r3, #31
 8001626:	18fb      	adds	r3, r7, r3
 8001628:	2201      	movs	r2, #1
 800162a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	0018      	movs	r0, r3
 8001632:	f7ff ff94 	bl	800155e <LL_ADC_REG_IsConversionOngoing>
 8001636:	0003      	movs	r3, r0
 8001638:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800163e:	2210      	movs	r2, #16
 8001640:	4013      	ands	r3, r2
 8001642:	d000      	beq.n	8001646 <HAL_ADC_Init+0xc6>
 8001644:	e122      	b.n	800188c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d000      	beq.n	800164e <HAL_ADC_Init+0xce>
 800164c:	e11e      	b.n	800188c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001652:	4a99      	ldr	r2, [pc, #612]	@ (80018b8 <HAL_ADC_Init+0x338>)
 8001654:	4013      	ands	r3, r2
 8001656:	2202      	movs	r2, #2
 8001658:	431a      	orrs	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	0018      	movs	r0, r3
 8001664:	f7ff ff6a 	bl	800153c <LL_ADC_IsEnabled>
 8001668:	1e03      	subs	r3, r0, #0
 800166a:	d000      	beq.n	800166e <HAL_ADC_Init+0xee>
 800166c:	e0ad      	b.n	80017ca <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	7e1b      	ldrb	r3, [r3, #24]
 8001676:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001678:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	7e5b      	ldrb	r3, [r3, #25]
 800167e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001680:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	7e9b      	ldrb	r3, [r3, #26]
 8001686:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001688:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	2b00      	cmp	r3, #0
 8001690:	d002      	beq.n	8001698 <HAL_ADC_Init+0x118>
 8001692:	2380      	movs	r3, #128	@ 0x80
 8001694:	015b      	lsls	r3, r3, #5
 8001696:	e000      	b.n	800169a <HAL_ADC_Init+0x11a>
 8001698:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800169a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80016a0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	da04      	bge.n	80016b4 <HAL_ADC_Init+0x134>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	085b      	lsrs	r3, r3, #1
 80016b2:	e001      	b.n	80016b8 <HAL_ADC_Init+0x138>
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80016b8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	212c      	movs	r1, #44	@ 0x2c
 80016be:	5c5b      	ldrb	r3, [r3, r1]
 80016c0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80016c2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2220      	movs	r2, #32
 80016ce:	5c9b      	ldrb	r3, [r3, r2]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d115      	bne.n	8001700 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	7e9b      	ldrb	r3, [r3, #26]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d105      	bne.n	80016e8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	2280      	movs	r2, #128	@ 0x80
 80016e0:	0252      	lsls	r2, r2, #9
 80016e2:	4313      	orrs	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
 80016e6:	e00b      	b.n	8001700 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ec:	2220      	movs	r2, #32
 80016ee:	431a      	orrs	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016f8:	2201      	movs	r2, #1
 80016fa:	431a      	orrs	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001704:	2b00      	cmp	r3, #0
 8001706:	d00a      	beq.n	800171e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800170c:	23e0      	movs	r3, #224	@ 0xe0
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001716:	4313      	orrs	r3, r2
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	4313      	orrs	r3, r2
 800171c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	4a65      	ldr	r2, [pc, #404]	@ (80018bc <HAL_ADC_Init+0x33c>)
 8001726:	4013      	ands	r3, r2
 8001728:	0019      	movs	r1, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	430a      	orrs	r2, r1
 8001732:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	0f9b      	lsrs	r3, r3, #30
 800173a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001740:	4313      	orrs	r3, r2
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	4313      	orrs	r3, r2
 8001746:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	223c      	movs	r2, #60	@ 0x3c
 800174c:	5c9b      	ldrb	r3, [r3, r2]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d111      	bne.n	8001776 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	0f9b      	lsrs	r3, r3, #30
 8001758:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800175e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001764:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800176a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	4313      	orrs	r3, r2
 8001770:	2201      	movs	r2, #1
 8001772:	4313      	orrs	r3, r2
 8001774:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	4a50      	ldr	r2, [pc, #320]	@ (80018c0 <HAL_ADC_Init+0x340>)
 800177e:	4013      	ands	r3, r2
 8001780:	0019      	movs	r1, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	430a      	orrs	r2, r1
 800178a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	23c0      	movs	r3, #192	@ 0xc0
 8001792:	061b      	lsls	r3, r3, #24
 8001794:	429a      	cmp	r2, r3
 8001796:	d018      	beq.n	80017ca <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	05db      	lsls	r3, r3, #23
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d012      	beq.n	80017ca <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80017a8:	2380      	movs	r3, #128	@ 0x80
 80017aa:	061b      	lsls	r3, r3, #24
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d00c      	beq.n	80017ca <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80017b0:	4b44      	ldr	r3, [pc, #272]	@ (80018c4 <HAL_ADC_Init+0x344>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a44      	ldr	r2, [pc, #272]	@ (80018c8 <HAL_ADC_Init+0x348>)
 80017b6:	4013      	ands	r3, r2
 80017b8:	0019      	movs	r1, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685a      	ldr	r2, [r3, #4]
 80017be:	23f0      	movs	r3, #240	@ 0xf0
 80017c0:	039b      	lsls	r3, r3, #14
 80017c2:	401a      	ands	r2, r3
 80017c4:	4b3f      	ldr	r3, [pc, #252]	@ (80018c4 <HAL_ADC_Init+0x344>)
 80017c6:	430a      	orrs	r2, r1
 80017c8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6818      	ldr	r0, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d2:	001a      	movs	r2, r3
 80017d4:	2100      	movs	r1, #0
 80017d6:	f7ff fdf6 	bl	80013c6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6818      	ldr	r0, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017e2:	493a      	ldr	r1, [pc, #232]	@ (80018cc <HAL_ADC_Init+0x34c>)
 80017e4:	001a      	movs	r2, r3
 80017e6:	f7ff fdee 	bl	80013c6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d109      	bne.n	8001806 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2110      	movs	r1, #16
 80017fe:	4249      	negs	r1, r1
 8001800:	430a      	orrs	r2, r1
 8001802:	629a      	str	r2, [r3, #40]	@ 0x28
 8001804:	e018      	b.n	8001838 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691a      	ldr	r2, [r3, #16]
 800180a:	2380      	movs	r3, #128	@ 0x80
 800180c:	039b      	lsls	r3, r3, #14
 800180e:	429a      	cmp	r2, r3
 8001810:	d112      	bne.n	8001838 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	69db      	ldr	r3, [r3, #28]
 800181c:	3b01      	subs	r3, #1
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	221c      	movs	r2, #28
 8001822:	4013      	ands	r3, r2
 8001824:	2210      	movs	r2, #16
 8001826:	4252      	negs	r2, r2
 8001828:	409a      	lsls	r2, r3
 800182a:	0011      	movs	r1, r2
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	430a      	orrs	r2, r1
 8001836:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2100      	movs	r1, #0
 800183e:	0018      	movs	r0, r3
 8001840:	f7ff fdde 	bl	8001400 <LL_ADC_GetSamplingTimeCommonChannels>
 8001844:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800184a:	429a      	cmp	r2, r3
 800184c:	d10b      	bne.n	8001866 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001858:	2203      	movs	r2, #3
 800185a:	4393      	bics	r3, r2
 800185c:	2201      	movs	r2, #1
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001864:	e01c      	b.n	80018a0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800186a:	2212      	movs	r2, #18
 800186c:	4393      	bics	r3, r2
 800186e:	2210      	movs	r2, #16
 8001870:	431a      	orrs	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800187a:	2201      	movs	r2, #1
 800187c:	431a      	orrs	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001882:	231f      	movs	r3, #31
 8001884:	18fb      	adds	r3, r7, r3
 8001886:	2201      	movs	r2, #1
 8001888:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800188a:	e009      	b.n	80018a0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001890:	2210      	movs	r2, #16
 8001892:	431a      	orrs	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001898:	231f      	movs	r3, #31
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	2201      	movs	r2, #1
 800189e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80018a0:	231f      	movs	r3, #31
 80018a2:	18fb      	adds	r3, r7, r3
 80018a4:	781b      	ldrb	r3, [r3, #0]
}
 80018a6:	0018      	movs	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	b008      	add	sp, #32
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	20000004 	.word	0x20000004
 80018b4:	00030d40 	.word	0x00030d40
 80018b8:	fffffefd 	.word	0xfffffefd
 80018bc:	ffde0201 	.word	0xffde0201
 80018c0:	1ffffc02 	.word	0x1ffffc02
 80018c4:	40012708 	.word	0x40012708
 80018c8:	ffc3ffff 	.word	0xffc3ffff
 80018cc:	07ffff04 	.word	0x07ffff04

080018d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018da:	2317      	movs	r3, #23
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2254      	movs	r2, #84	@ 0x54
 80018ea:	5c9b      	ldrb	r3, [r3, r2]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d101      	bne.n	80018f4 <HAL_ADC_ConfigChannel+0x24>
 80018f0:	2302      	movs	r3, #2
 80018f2:	e1c0      	b.n	8001c76 <HAL_ADC_ConfigChannel+0x3a6>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2254      	movs	r2, #84	@ 0x54
 80018f8:	2101      	movs	r1, #1
 80018fa:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	0018      	movs	r0, r3
 8001902:	f7ff fe2c 	bl	800155e <LL_ADC_REG_IsConversionOngoing>
 8001906:	1e03      	subs	r3, r0, #0
 8001908:	d000      	beq.n	800190c <HAL_ADC_ConfigChannel+0x3c>
 800190a:	e1a3      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	2b02      	cmp	r3, #2
 8001912:	d100      	bne.n	8001916 <HAL_ADC_ConfigChannel+0x46>
 8001914:	e143      	b.n	8001b9e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691a      	ldr	r2, [r3, #16]
 800191a:	2380      	movs	r3, #128	@ 0x80
 800191c:	061b      	lsls	r3, r3, #24
 800191e:	429a      	cmp	r2, r3
 8001920:	d004      	beq.n	800192c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001926:	4ac1      	ldr	r2, [pc, #772]	@ (8001c2c <HAL_ADC_ConfigChannel+0x35c>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d108      	bne.n	800193e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	0019      	movs	r1, r3
 8001936:	0010      	movs	r0, r2
 8001938:	f7ff fd99 	bl	800146e <LL_ADC_REG_SetSequencerChAdd>
 800193c:	e0c9      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	211f      	movs	r1, #31
 8001948:	400b      	ands	r3, r1
 800194a:	210f      	movs	r1, #15
 800194c:	4099      	lsls	r1, r3
 800194e:	000b      	movs	r3, r1
 8001950:	43db      	mvns	r3, r3
 8001952:	4013      	ands	r3, r2
 8001954:	0019      	movs	r1, r3
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	035b      	lsls	r3, r3, #13
 800195c:	0b5b      	lsrs	r3, r3, #13
 800195e:	d105      	bne.n	800196c <HAL_ADC_ConfigChannel+0x9c>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	0e9b      	lsrs	r3, r3, #26
 8001966:	221f      	movs	r2, #31
 8001968:	4013      	ands	r3, r2
 800196a:	e098      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2201      	movs	r2, #1
 8001972:	4013      	ands	r3, r2
 8001974:	d000      	beq.n	8001978 <HAL_ADC_ConfigChannel+0xa8>
 8001976:	e091      	b.n	8001a9c <HAL_ADC_ConfigChannel+0x1cc>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2202      	movs	r2, #2
 800197e:	4013      	ands	r3, r2
 8001980:	d000      	beq.n	8001984 <HAL_ADC_ConfigChannel+0xb4>
 8001982:	e089      	b.n	8001a98 <HAL_ADC_ConfigChannel+0x1c8>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2204      	movs	r2, #4
 800198a:	4013      	ands	r3, r2
 800198c:	d000      	beq.n	8001990 <HAL_ADC_ConfigChannel+0xc0>
 800198e:	e081      	b.n	8001a94 <HAL_ADC_ConfigChannel+0x1c4>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2208      	movs	r2, #8
 8001996:	4013      	ands	r3, r2
 8001998:	d000      	beq.n	800199c <HAL_ADC_ConfigChannel+0xcc>
 800199a:	e079      	b.n	8001a90 <HAL_ADC_ConfigChannel+0x1c0>
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2210      	movs	r2, #16
 80019a2:	4013      	ands	r3, r2
 80019a4:	d000      	beq.n	80019a8 <HAL_ADC_ConfigChannel+0xd8>
 80019a6:	e071      	b.n	8001a8c <HAL_ADC_ConfigChannel+0x1bc>
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2220      	movs	r2, #32
 80019ae:	4013      	ands	r3, r2
 80019b0:	d000      	beq.n	80019b4 <HAL_ADC_ConfigChannel+0xe4>
 80019b2:	e069      	b.n	8001a88 <HAL_ADC_ConfigChannel+0x1b8>
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2240      	movs	r2, #64	@ 0x40
 80019ba:	4013      	ands	r3, r2
 80019bc:	d000      	beq.n	80019c0 <HAL_ADC_ConfigChannel+0xf0>
 80019be:	e061      	b.n	8001a84 <HAL_ADC_ConfigChannel+0x1b4>
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2280      	movs	r2, #128	@ 0x80
 80019c6:	4013      	ands	r3, r2
 80019c8:	d000      	beq.n	80019cc <HAL_ADC_ConfigChannel+0xfc>
 80019ca:	e059      	b.n	8001a80 <HAL_ADC_ConfigChannel+0x1b0>
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	2380      	movs	r3, #128	@ 0x80
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	4013      	ands	r3, r2
 80019d6:	d151      	bne.n	8001a7c <HAL_ADC_ConfigChannel+0x1ac>
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	2380      	movs	r3, #128	@ 0x80
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4013      	ands	r3, r2
 80019e2:	d149      	bne.n	8001a78 <HAL_ADC_ConfigChannel+0x1a8>
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	2380      	movs	r3, #128	@ 0x80
 80019ea:	00db      	lsls	r3, r3, #3
 80019ec:	4013      	ands	r3, r2
 80019ee:	d141      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x1a4>
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	2380      	movs	r3, #128	@ 0x80
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	4013      	ands	r3, r2
 80019fa:	d139      	bne.n	8001a70 <HAL_ADC_ConfigChannel+0x1a0>
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	015b      	lsls	r3, r3, #5
 8001a04:	4013      	ands	r3, r2
 8001a06:	d131      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x19c>
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	2380      	movs	r3, #128	@ 0x80
 8001a0e:	019b      	lsls	r3, r3, #6
 8001a10:	4013      	ands	r3, r2
 8001a12:	d129      	bne.n	8001a68 <HAL_ADC_ConfigChannel+0x198>
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	2380      	movs	r3, #128	@ 0x80
 8001a1a:	01db      	lsls	r3, r3, #7
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d121      	bne.n	8001a64 <HAL_ADC_ConfigChannel+0x194>
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	2380      	movs	r3, #128	@ 0x80
 8001a26:	021b      	lsls	r3, r3, #8
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d119      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x190>
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	2380      	movs	r3, #128	@ 0x80
 8001a32:	025b      	lsls	r3, r3, #9
 8001a34:	4013      	ands	r3, r2
 8001a36:	d111      	bne.n	8001a5c <HAL_ADC_ConfigChannel+0x18c>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	2380      	movs	r3, #128	@ 0x80
 8001a3e:	029b      	lsls	r3, r3, #10
 8001a40:	4013      	ands	r3, r2
 8001a42:	d109      	bne.n	8001a58 <HAL_ADC_ConfigChannel+0x188>
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	2380      	movs	r3, #128	@ 0x80
 8001a4a:	02db      	lsls	r3, r3, #11
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d001      	beq.n	8001a54 <HAL_ADC_ConfigChannel+0x184>
 8001a50:	2312      	movs	r3, #18
 8001a52:	e024      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a54:	2300      	movs	r3, #0
 8001a56:	e022      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a58:	2311      	movs	r3, #17
 8001a5a:	e020      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a5c:	2310      	movs	r3, #16
 8001a5e:	e01e      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a60:	230f      	movs	r3, #15
 8001a62:	e01c      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a64:	230e      	movs	r3, #14
 8001a66:	e01a      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a68:	230d      	movs	r3, #13
 8001a6a:	e018      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a6c:	230c      	movs	r3, #12
 8001a6e:	e016      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a70:	230b      	movs	r3, #11
 8001a72:	e014      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a74:	230a      	movs	r3, #10
 8001a76:	e012      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a78:	2309      	movs	r3, #9
 8001a7a:	e010      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a7c:	2308      	movs	r3, #8
 8001a7e:	e00e      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a80:	2307      	movs	r3, #7
 8001a82:	e00c      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a84:	2306      	movs	r3, #6
 8001a86:	e00a      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a88:	2305      	movs	r3, #5
 8001a8a:	e008      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a8c:	2304      	movs	r3, #4
 8001a8e:	e006      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a90:	2303      	movs	r3, #3
 8001a92:	e004      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a94:	2302      	movs	r3, #2
 8001a96:	e002      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e000      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x1ce>
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	6852      	ldr	r2, [r2, #4]
 8001aa2:	201f      	movs	r0, #31
 8001aa4:	4002      	ands	r2, r0
 8001aa6:	4093      	lsls	r3, r2
 8001aa8:	000a      	movs	r2, r1
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	089b      	lsrs	r3, r3, #2
 8001ab6:	1c5a      	adds	r2, r3, #1
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d808      	bhi.n	8001ad2 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6818      	ldr	r0, [r3, #0]
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	6859      	ldr	r1, [r3, #4]
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	001a      	movs	r2, r3
 8001ace:	f7ff fcae 	bl	800142e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6818      	ldr	r0, [r3, #0]
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	6819      	ldr	r1, [r3, #0]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	001a      	movs	r2, r3
 8001ae0:	f7ff fce8 	bl	80014b4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	db00      	blt.n	8001aee <HAL_ADC_ConfigChannel+0x21e>
 8001aec:	e0bc      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001aee:	4b50      	ldr	r3, [pc, #320]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001af0:	0018      	movs	r0, r3
 8001af2:	f7ff fc5b 	bl	80013ac <LL_ADC_GetCommonPathInternalCh>
 8001af6:	0003      	movs	r3, r0
 8001af8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a4d      	ldr	r2, [pc, #308]	@ (8001c34 <HAL_ADC_ConfigChannel+0x364>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d122      	bne.n	8001b4a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	2380      	movs	r3, #128	@ 0x80
 8001b08:	041b      	lsls	r3, r3, #16
 8001b0a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b0c:	d11d      	bne.n	8001b4a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	2280      	movs	r2, #128	@ 0x80
 8001b12:	0412      	lsls	r2, r2, #16
 8001b14:	4313      	orrs	r3, r2
 8001b16:	4a46      	ldr	r2, [pc, #280]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001b18:	0019      	movs	r1, r3
 8001b1a:	0010      	movs	r0, r2
 8001b1c:	f7ff fc32 	bl	8001384 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b20:	4b45      	ldr	r3, [pc, #276]	@ (8001c38 <HAL_ADC_ConfigChannel+0x368>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4945      	ldr	r1, [pc, #276]	@ (8001c3c <HAL_ADC_ConfigChannel+0x36c>)
 8001b26:	0018      	movs	r0, r3
 8001b28:	f7fe faee 	bl	8000108 <__udivsi3>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	1c5a      	adds	r2, r3, #1
 8001b30:	0013      	movs	r3, r2
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	189b      	adds	r3, r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b3a:	e002      	b.n	8001b42 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1f9      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b48:	e08e      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a3c      	ldr	r2, [pc, #240]	@ (8001c40 <HAL_ADC_ConfigChannel+0x370>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d10e      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	2380      	movs	r3, #128	@ 0x80
 8001b58:	045b      	lsls	r3, r3, #17
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d109      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	2280      	movs	r2, #128	@ 0x80
 8001b62:	0452      	lsls	r2, r2, #17
 8001b64:	4313      	orrs	r3, r2
 8001b66:	4a32      	ldr	r2, [pc, #200]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001b68:	0019      	movs	r1, r3
 8001b6a:	0010      	movs	r0, r2
 8001b6c:	f7ff fc0a 	bl	8001384 <LL_ADC_SetCommonPathInternalCh>
 8001b70:	e07a      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a33      	ldr	r2, [pc, #204]	@ (8001c44 <HAL_ADC_ConfigChannel+0x374>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d000      	beq.n	8001b7e <HAL_ADC_ConfigChannel+0x2ae>
 8001b7c:	e074      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	2380      	movs	r3, #128	@ 0x80
 8001b82:	03db      	lsls	r3, r3, #15
 8001b84:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b86:	d000      	beq.n	8001b8a <HAL_ADC_ConfigChannel+0x2ba>
 8001b88:	e06e      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	2280      	movs	r2, #128	@ 0x80
 8001b8e:	03d2      	lsls	r2, r2, #15
 8001b90:	4313      	orrs	r3, r2
 8001b92:	4a27      	ldr	r2, [pc, #156]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001b94:	0019      	movs	r1, r3
 8001b96:	0010      	movs	r0, r2
 8001b98:	f7ff fbf4 	bl	8001384 <LL_ADC_SetCommonPathInternalCh>
 8001b9c:	e064      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	691a      	ldr	r2, [r3, #16]
 8001ba2:	2380      	movs	r3, #128	@ 0x80
 8001ba4:	061b      	lsls	r3, r3, #24
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d004      	beq.n	8001bb4 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001bae:	4a1f      	ldr	r2, [pc, #124]	@ (8001c2c <HAL_ADC_ConfigChannel+0x35c>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d107      	bne.n	8001bc4 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	0019      	movs	r1, r3
 8001bbe:	0010      	movs	r0, r2
 8001bc0:	f7ff fc66 	bl	8001490 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	da4d      	bge.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bcc:	4b18      	ldr	r3, [pc, #96]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f7ff fbec 	bl	80013ac <LL_ADC_GetCommonPathInternalCh>
 8001bd4:	0003      	movs	r3, r0
 8001bd6:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a15      	ldr	r2, [pc, #84]	@ (8001c34 <HAL_ADC_ConfigChannel+0x364>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d108      	bne.n	8001bf4 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	4a18      	ldr	r2, [pc, #96]	@ (8001c48 <HAL_ADC_ConfigChannel+0x378>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	4a11      	ldr	r2, [pc, #68]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001bea:	0019      	movs	r1, r3
 8001bec:	0010      	movs	r0, r2
 8001bee:	f7ff fbc9 	bl	8001384 <LL_ADC_SetCommonPathInternalCh>
 8001bf2:	e039      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a11      	ldr	r2, [pc, #68]	@ (8001c40 <HAL_ADC_ConfigChannel+0x370>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d108      	bne.n	8001c10 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	4a12      	ldr	r2, [pc, #72]	@ (8001c4c <HAL_ADC_ConfigChannel+0x37c>)
 8001c02:	4013      	ands	r3, r2
 8001c04:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001c06:	0019      	movs	r1, r3
 8001c08:	0010      	movs	r0, r2
 8001c0a:	f7ff fbbb 	bl	8001384 <LL_ADC_SetCommonPathInternalCh>
 8001c0e:	e02b      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a0b      	ldr	r2, [pc, #44]	@ (8001c44 <HAL_ADC_ConfigChannel+0x374>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d126      	bne.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	4a0c      	ldr	r2, [pc, #48]	@ (8001c50 <HAL_ADC_ConfigChannel+0x380>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	4a03      	ldr	r2, [pc, #12]	@ (8001c30 <HAL_ADC_ConfigChannel+0x360>)
 8001c22:	0019      	movs	r1, r3
 8001c24:	0010      	movs	r0, r2
 8001c26:	f7ff fbad 	bl	8001384 <LL_ADC_SetCommonPathInternalCh>
 8001c2a:	e01d      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x398>
 8001c2c:	80000004 	.word	0x80000004
 8001c30:	40012708 	.word	0x40012708
 8001c34:	b0001000 	.word	0xb0001000
 8001c38:	20000004 	.word	0x20000004
 8001c3c:	00030d40 	.word	0x00030d40
 8001c40:	b8004000 	.word	0xb8004000
 8001c44:	b4002000 	.word	0xb4002000
 8001c48:	ff7fffff 	.word	0xff7fffff
 8001c4c:	feffffff 	.word	0xfeffffff
 8001c50:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c58:	2220      	movs	r2, #32
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001c60:	2317      	movs	r3, #23
 8001c62:	18fb      	adds	r3, r7, r3
 8001c64:	2201      	movs	r2, #1
 8001c66:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2254      	movs	r2, #84	@ 0x54
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001c70:	2317      	movs	r3, #23
 8001c72:	18fb      	adds	r3, r7, r3
 8001c74:	781b      	ldrb	r3, [r3, #0]
}
 8001c76:	0018      	movs	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b006      	add	sp, #24
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	46c0      	nop			@ (mov r8, r8)

08001c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	0002      	movs	r2, r0
 8001c88:	1dfb      	adds	r3, r7, #7
 8001c8a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c8c:	1dfb      	adds	r3, r7, #7
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c92:	d809      	bhi.n	8001ca8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c94:	1dfb      	adds	r3, r7, #7
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	001a      	movs	r2, r3
 8001c9a:	231f      	movs	r3, #31
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	4b04      	ldr	r3, [pc, #16]	@ (8001cb0 <__NVIC_EnableIRQ+0x30>)
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	4091      	lsls	r1, r2
 8001ca4:	000a      	movs	r2, r1
 8001ca6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001ca8:	46c0      	nop			@ (mov r8, r8)
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b002      	add	sp, #8
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	e000e100 	.word	0xe000e100

08001cb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cb4:	b590      	push	{r4, r7, lr}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	0002      	movs	r2, r0
 8001cbc:	6039      	str	r1, [r7, #0]
 8001cbe:	1dfb      	adds	r3, r7, #7
 8001cc0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001cc2:	1dfb      	adds	r3, r7, #7
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b7f      	cmp	r3, #127	@ 0x7f
 8001cc8:	d828      	bhi.n	8001d1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cca:	4a2f      	ldr	r2, [pc, #188]	@ (8001d88 <__NVIC_SetPriority+0xd4>)
 8001ccc:	1dfb      	adds	r3, r7, #7
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	089b      	lsrs	r3, r3, #2
 8001cd4:	33c0      	adds	r3, #192	@ 0xc0
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	589b      	ldr	r3, [r3, r2]
 8001cda:	1dfa      	adds	r2, r7, #7
 8001cdc:	7812      	ldrb	r2, [r2, #0]
 8001cde:	0011      	movs	r1, r2
 8001ce0:	2203      	movs	r2, #3
 8001ce2:	400a      	ands	r2, r1
 8001ce4:	00d2      	lsls	r2, r2, #3
 8001ce6:	21ff      	movs	r1, #255	@ 0xff
 8001ce8:	4091      	lsls	r1, r2
 8001cea:	000a      	movs	r2, r1
 8001cec:	43d2      	mvns	r2, r2
 8001cee:	401a      	ands	r2, r3
 8001cf0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	019b      	lsls	r3, r3, #6
 8001cf6:	22ff      	movs	r2, #255	@ 0xff
 8001cf8:	401a      	ands	r2, r3
 8001cfa:	1dfb      	adds	r3, r7, #7
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	0018      	movs	r0, r3
 8001d00:	2303      	movs	r3, #3
 8001d02:	4003      	ands	r3, r0
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d08:	481f      	ldr	r0, [pc, #124]	@ (8001d88 <__NVIC_SetPriority+0xd4>)
 8001d0a:	1dfb      	adds	r3, r7, #7
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	b25b      	sxtb	r3, r3
 8001d10:	089b      	lsrs	r3, r3, #2
 8001d12:	430a      	orrs	r2, r1
 8001d14:	33c0      	adds	r3, #192	@ 0xc0
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001d1a:	e031      	b.n	8001d80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001d8c <__NVIC_SetPriority+0xd8>)
 8001d1e:	1dfb      	adds	r3, r7, #7
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	0019      	movs	r1, r3
 8001d24:	230f      	movs	r3, #15
 8001d26:	400b      	ands	r3, r1
 8001d28:	3b08      	subs	r3, #8
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	3306      	adds	r3, #6
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	18d3      	adds	r3, r2, r3
 8001d32:	3304      	adds	r3, #4
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	1dfa      	adds	r2, r7, #7
 8001d38:	7812      	ldrb	r2, [r2, #0]
 8001d3a:	0011      	movs	r1, r2
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	400a      	ands	r2, r1
 8001d40:	00d2      	lsls	r2, r2, #3
 8001d42:	21ff      	movs	r1, #255	@ 0xff
 8001d44:	4091      	lsls	r1, r2
 8001d46:	000a      	movs	r2, r1
 8001d48:	43d2      	mvns	r2, r2
 8001d4a:	401a      	ands	r2, r3
 8001d4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	019b      	lsls	r3, r3, #6
 8001d52:	22ff      	movs	r2, #255	@ 0xff
 8001d54:	401a      	ands	r2, r3
 8001d56:	1dfb      	adds	r3, r7, #7
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	4003      	ands	r3, r0
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d64:	4809      	ldr	r0, [pc, #36]	@ (8001d8c <__NVIC_SetPriority+0xd8>)
 8001d66:	1dfb      	adds	r3, r7, #7
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	001c      	movs	r4, r3
 8001d6c:	230f      	movs	r3, #15
 8001d6e:	4023      	ands	r3, r4
 8001d70:	3b08      	subs	r3, #8
 8001d72:	089b      	lsrs	r3, r3, #2
 8001d74:	430a      	orrs	r2, r1
 8001d76:	3306      	adds	r3, #6
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	18c3      	adds	r3, r0, r3
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	601a      	str	r2, [r3, #0]
}
 8001d80:	46c0      	nop			@ (mov r8, r8)
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b003      	add	sp, #12
 8001d86:	bd90      	pop	{r4, r7, pc}
 8001d88:	e000e100 	.word	0xe000e100
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	187b      	adds	r3, r7, r1
 8001d9e:	1c02      	adds	r2, r0, #0
 8001da0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	187b      	adds	r3, r7, r1
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	b25b      	sxtb	r3, r3
 8001daa:	0011      	movs	r1, r2
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7ff ff81 	bl	8001cb4 <__NVIC_SetPriority>
}
 8001db2:	46c0      	nop			@ (mov r8, r8)
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b004      	add	sp, #16
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	1dfb      	adds	r3, r7, #7
 8001dc4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc6:	1dfb      	adds	r3, r7, #7
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	b25b      	sxtb	r3, r3
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7ff ff57 	bl	8001c80 <__NVIC_EnableIRQ>
}
 8001dd2:	46c0      	nop			@ (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b002      	add	sp, #8
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e056      	b.n	8001e9c <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	7f5b      	ldrb	r3, [r3, #29]
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d106      	bne.n	8001e06 <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	0018      	movs	r0, r3
 8001e02:	f7ff f887 	bl	8000f14 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	791b      	ldrb	r3, [r3, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10c      	bne.n	8001e2e <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a22      	ldr	r2, [pc, #136]	@ (8001ea4 <HAL_CRC_Init+0xc8>)
 8001e1a:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689a      	ldr	r2, [r3, #8]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2118      	movs	r1, #24
 8001e28:	438a      	bics	r2, r1
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	e00b      	b.n	8001e46 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6899      	ldr	r1, [r3, #8]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f000 f94e 	bl	80020da <HAL_CRCEx_Polynomial_Set>
 8001e3e:	1e03      	subs	r3, r0, #0
 8001e40:	d001      	beq.n	8001e46 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e02a      	b.n	8001e9c <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	795b      	ldrb	r3, [r3, #5]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d105      	bne.n	8001e5a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2201      	movs	r2, #1
 8001e54:	4252      	negs	r2, r2
 8001e56:	611a      	str	r2, [r3, #16]
 8001e58:	e004      	b.n	8001e64 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	6912      	ldr	r2, [r2, #16]
 8001e62:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	2260      	movs	r2, #96	@ 0x60
 8001e6c:	4393      	bics	r3, r2
 8001e6e:	0019      	movs	r1, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	695a      	ldr	r2, [r3, #20]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	2280      	movs	r2, #128	@ 0x80
 8001e84:	4393      	bics	r3, r2
 8001e86:	0019      	movs	r1, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	699a      	ldr	r2, [r3, #24]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	b002      	add	sp, #8
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	04c11db7 	.word	0x04c11db7

08001ea8 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2202      	movs	r2, #2
 8001ebc:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2101      	movs	r1, #1
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6a1b      	ldr	r3, [r3, #32]
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d005      	beq.n	8001ee2 <HAL_CRC_Calculate+0x3a>
 8001ed6:	d82d      	bhi.n	8001f34 <HAL_CRC_Calculate+0x8c>
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d019      	beq.n	8001f10 <HAL_CRC_Calculate+0x68>
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d020      	beq.n	8001f22 <HAL_CRC_Calculate+0x7a>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8001ee0:	e028      	b.n	8001f34 <HAL_CRC_Calculate+0x8c>
      for (index = 0U; index < BufferLength; index++)
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	e00a      	b.n	8001efe <HAL_CRC_Calculate+0x56>
        hcrc->Instance->DR = pBuffer[index];
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	68ba      	ldr	r2, [r7, #8]
 8001eee:	18d2      	adds	r2, r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6812      	ldr	r2, [r2, #0]
 8001ef6:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	3301      	adds	r3, #1
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d3f0      	bcc.n	8001ee8 <HAL_CRC_Calculate+0x40>
      temp = hcrc->Instance->DR;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	613b      	str	r3, [r7, #16]
      break;
 8001f0e:	e012      	b.n	8001f36 <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	68b9      	ldr	r1, [r7, #8]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 f815 	bl	8001f46 <CRC_Handle_8>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	613b      	str	r3, [r7, #16]
      break;
 8001f20:	e009      	b.n	8001f36 <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f000 f89f 	bl	800206c <CRC_Handle_16>
 8001f2e:	0003      	movs	r3, r0
 8001f30:	613b      	str	r3, [r7, #16]
      break;
 8001f32:	e000      	b.n	8001f36 <HAL_CRC_Calculate+0x8e>
      break;
 8001f34:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8001f3c:	693b      	ldr	r3, [r7, #16]
}
 8001f3e:	0018      	movs	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	b006      	add	sp, #24
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b088      	sub	sp, #32
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	60f8      	str	r0, [r7, #12]
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
 8001f56:	e023      	b.n	8001fa0 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	18d3      	adds	r3, r2, r3
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	3301      	adds	r3, #1
 8001f6a:	68b9      	ldr	r1, [r7, #8]
 8001f6c:	18cb      	adds	r3, r1, r3
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f72:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	3302      	adds	r3, #2
 8001f7a:	68b9      	ldr	r1, [r7, #8]
 8001f7c:	18cb      	adds	r3, r1, r3
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001f82:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	3303      	adds	r3, #3
 8001f8a:	68b9      	ldr	r1, [r7, #8]
 8001f8c:	18cb      	adds	r3, r1, r3
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	0019      	movs	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001f96:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001f98:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	61fb      	str	r3, [r7, #28]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	089b      	lsrs	r3, r3, #2
 8001fa4:	69fa      	ldr	r2, [r7, #28]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d3d6      	bcc.n	8001f58 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2203      	movs	r2, #3
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d055      	beq.n	800205e <CRC_Handle_8+0x118>
  {
    if ((BufferLength % 4U) == 1U)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2203      	movs	r2, #3
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d107      	bne.n	8001fcc <CRC_Handle_8+0x86>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	18d2      	adds	r2, r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	7812      	ldrb	r2, [r2, #0]
 8001fca:	701a      	strb	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2203      	movs	r2, #3
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d11a      	bne.n	800200c <CRC_Handle_8+0xc6>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	18d3      	adds	r3, r2, r3
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	b21b      	sxth	r3, r3
 8001fe2:	021b      	lsls	r3, r3, #8
 8001fe4:	b21a      	sxth	r2, r3
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	3301      	adds	r3, #1
 8001fec:	68b9      	ldr	r1, [r7, #8]
 8001fee:	18cb      	adds	r3, r1, r3
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	b21b      	sxth	r3, r3
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	b21a      	sxth	r2, r3
 8001ff8:	211a      	movs	r1, #26
 8001ffa:	187b      	adds	r3, r7, r1
 8001ffc:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	187a      	adds	r2, r7, r1
 8002008:	8812      	ldrh	r2, [r2, #0]
 800200a:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2203      	movs	r2, #3
 8002010:	4013      	ands	r3, r2
 8002012:	2b03      	cmp	r3, #3
 8002014:	d123      	bne.n	800205e <CRC_Handle_8+0x118>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	18d3      	adds	r3, r2, r3
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b21b      	sxth	r3, r3
 8002022:	021b      	lsls	r3, r3, #8
 8002024:	b21a      	sxth	r2, r3
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	3301      	adds	r3, #1
 800202c:	68b9      	ldr	r1, [r7, #8]
 800202e:	18cb      	adds	r3, r1, r3
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	b21b      	sxth	r3, r3
 8002034:	4313      	orrs	r3, r2
 8002036:	b21a      	sxth	r2, r3
 8002038:	211a      	movs	r1, #26
 800203a:	187b      	adds	r3, r7, r1
 800203c:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	187a      	adds	r2, r7, r1
 8002048:	8812      	ldrh	r2, [r2, #0]
 800204a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	3302      	adds	r3, #2
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	18d2      	adds	r2, r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	7812      	ldrb	r2, [r2, #0]
 800205c:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	0018      	movs	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	b008      	add	sp, #32
 800206a:	bd80      	pop	{r7, pc}

0800206c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	e013      	b.n	80020a6 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	18d3      	adds	r3, r2, r3
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	041a      	lsls	r2, r3, #16
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	3302      	adds	r3, #2
 8002090:	68b9      	ldr	r1, [r7, #8]
 8002092:	18cb      	adds	r3, r1, r3
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	0019      	movs	r1, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	430a      	orrs	r2, r1
 800209e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	3301      	adds	r3, #1
 80020a4:	617b      	str	r3, [r7, #20]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d3e6      	bcc.n	800207e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	4013      	ands	r3, r2
 80020b6:	d009      	beq.n	80020cc <CRC_Handle_16+0x60>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	68ba      	ldr	r2, [r7, #8]
 80020c4:	18d3      	adds	r3, r2, r3
 80020c6:	881a      	ldrh	r2, [r3, #0]
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
}
 80020d2:	0018      	movs	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b006      	add	sp, #24
 80020d8:	bd80      	pop	{r7, pc}

080020da <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b086      	sub	sp, #24
 80020de:	af00      	add	r7, sp, #0
 80020e0:	60f8      	str	r0, [r7, #12]
 80020e2:	60b9      	str	r1, [r7, #8]
 80020e4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020e6:	2117      	movs	r1, #23
 80020e8:	187b      	adds	r3, r7, r1
 80020ea:	2200      	movs	r2, #0
 80020ec:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80020ee:	231f      	movs	r3, #31
 80020f0:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2201      	movs	r2, #1
 80020f6:	4013      	ands	r3, r2
 80020f8:	d103      	bne.n	8002102 <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 80020fa:	187b      	adds	r3, r7, r1
 80020fc:	2201      	movs	r2, #1
 80020fe:	701a      	strb	r2, [r3, #0]
 8002100:	e045      	b.n	800218e <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002102:	46c0      	nop			@ (mov r8, r8)
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1e5a      	subs	r2, r3, #1
 8002108:	613a      	str	r2, [r7, #16]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d008      	beq.n	8002120 <HAL_CRCEx_Polynomial_Set+0x46>
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	221f      	movs	r2, #31
 8002112:	4013      	ands	r3, r2
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	40da      	lsrs	r2, r3
 8002118:	0013      	movs	r3, r2
 800211a:	2201      	movs	r2, #1
 800211c:	4013      	ands	r3, r2
 800211e:	d0f1      	beq.n	8002104 <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b18      	cmp	r3, #24
 8002124:	d00f      	beq.n	8002146 <HAL_CRCEx_Polynomial_Set+0x6c>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2b18      	cmp	r3, #24
 800212a:	d824      	bhi.n	8002176 <HAL_CRCEx_Polynomial_Set+0x9c>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b10      	cmp	r3, #16
 8002130:	d011      	beq.n	8002156 <HAL_CRCEx_Polynomial_Set+0x7c>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b10      	cmp	r3, #16
 8002136:	d81e      	bhi.n	8002176 <HAL_CRCEx_Polynomial_Set+0x9c>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d020      	beq.n	8002180 <HAL_CRCEx_Polynomial_Set+0xa6>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2b08      	cmp	r3, #8
 8002142:	d010      	beq.n	8002166 <HAL_CRCEx_Polynomial_Set+0x8c>
 8002144:	e017      	b.n	8002176 <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	2b06      	cmp	r3, #6
 800214a:	d91b      	bls.n	8002184 <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 800214c:	2317      	movs	r3, #23
 800214e:	18fb      	adds	r3, r7, r3
 8002150:	2201      	movs	r2, #1
 8002152:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002154:	e016      	b.n	8002184 <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	2b07      	cmp	r3, #7
 800215a:	d915      	bls.n	8002188 <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 800215c:	2317      	movs	r3, #23
 800215e:	18fb      	adds	r3, r7, r3
 8002160:	2201      	movs	r2, #1
 8002162:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002164:	e010      	b.n	8002188 <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	2b0f      	cmp	r3, #15
 800216a:	d90f      	bls.n	800218c <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 800216c:	2317      	movs	r3, #23
 800216e:	18fb      	adds	r3, r7, r3
 8002170:	2201      	movs	r2, #1
 8002172:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002174:	e00a      	b.n	800218c <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002176:	2317      	movs	r3, #23
 8002178:	18fb      	adds	r3, r7, r3
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]
        break;
 800217e:	e006      	b.n	800218e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8002180:	46c0      	nop			@ (mov r8, r8)
 8002182:	e004      	b.n	800218e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8002184:	46c0      	nop			@ (mov r8, r8)
 8002186:	e002      	b.n	800218e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8002188:	46c0      	nop			@ (mov r8, r8)
 800218a:	e000      	b.n	800218e <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 800218c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 800218e:	2317      	movs	r3, #23
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d10e      	bne.n	80021b6 <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68ba      	ldr	r2, [r7, #8]
 800219e:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	2218      	movs	r2, #24
 80021a8:	4393      	bics	r3, r2
 80021aa:	0019      	movs	r1, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80021b6:	2317      	movs	r3, #23
 80021b8:	18fb      	adds	r3, r7, r3
 80021ba:	781b      	ldrb	r3, [r3, #0]
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b006      	add	sp, #24
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e077      	b.n	80022c6 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a3d      	ldr	r2, [pc, #244]	@ (80022d0 <HAL_DMA_Init+0x10c>)
 80021dc:	4694      	mov	ip, r2
 80021de:	4463      	add	r3, ip
 80021e0:	2114      	movs	r1, #20
 80021e2:	0018      	movs	r0, r3
 80021e4:	f7fd ff90 	bl	8000108 <__udivsi3>
 80021e8:	0003      	movs	r3, r0
 80021ea:	009a      	lsls	r2, r3, #2
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2225      	movs	r2, #37	@ 0x25
 80021f4:	2102      	movs	r1, #2
 80021f6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4934      	ldr	r1, [pc, #208]	@ (80022d4 <HAL_DMA_Init+0x110>)
 8002204:	400a      	ands	r2, r1
 8002206:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6819      	ldr	r1, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	431a      	orrs	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	431a      	orrs	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	431a      	orrs	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	0018      	movs	r0, r3
 8002242:	f000 fa8d 	bl	8002760 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689a      	ldr	r2, [r3, #8]
 800224a:	2380      	movs	r3, #128	@ 0x80
 800224c:	01db      	lsls	r3, r3, #7
 800224e:	429a      	cmp	r2, r3
 8002250:	d102      	bne.n	8002258 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002260:	213f      	movs	r1, #63	@ 0x3f
 8002262:	400a      	ands	r2, r1
 8002264:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800226e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d011      	beq.n	800229c <HAL_DMA_Init+0xd8>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b04      	cmp	r3, #4
 800227e:	d80d      	bhi.n	800229c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	0018      	movs	r0, r3
 8002284:	f000 fa98 	bl	80027b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002298:	605a      	str	r2, [r3, #4]
 800229a:	e008      	b.n	80022ae <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2225      	movs	r2, #37	@ 0x25
 80022b8:	2101      	movs	r1, #1
 80022ba:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2224      	movs	r2, #36	@ 0x24
 80022c0:	2100      	movs	r1, #0
 80022c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	0018      	movs	r0, r3
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b002      	add	sp, #8
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	46c0      	nop			@ (mov r8, r8)
 80022d0:	bffdfff8 	.word	0xbffdfff8
 80022d4:	ffff800f 	.word	0xffff800f

080022d8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
 80022e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022e6:	2317      	movs	r3, #23
 80022e8:	18fb      	adds	r3, r7, r3
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2224      	movs	r2, #36	@ 0x24
 80022f2:	5c9b      	ldrb	r3, [r3, r2]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <HAL_DMA_Start_IT+0x24>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e06f      	b.n	80023dc <HAL_DMA_Start_IT+0x104>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2224      	movs	r2, #36	@ 0x24
 8002300:	2101      	movs	r1, #1
 8002302:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2225      	movs	r2, #37	@ 0x25
 8002308:	5c9b      	ldrb	r3, [r3, r2]
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b01      	cmp	r3, #1
 800230e:	d157      	bne.n	80023c0 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2225      	movs	r2, #37	@ 0x25
 8002314:	2102      	movs	r1, #2
 8002316:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2101      	movs	r1, #1
 800232a:	438a      	bics	r2, r1
 800232c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	68b9      	ldr	r1, [r7, #8]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 f9d3 	bl	80026e0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	2b00      	cmp	r3, #0
 8002340:	d008      	beq.n	8002354 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	210e      	movs	r1, #14
 800234e:	430a      	orrs	r2, r1
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	e00f      	b.n	8002374 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2104      	movs	r1, #4
 8002360:	438a      	bics	r2, r1
 8002362:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	210a      	movs	r1, #10
 8002370:	430a      	orrs	r2, r1
 8002372:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	2380      	movs	r3, #128	@ 0x80
 800237c:	025b      	lsls	r3, r3, #9
 800237e:	4013      	ands	r3, r2
 8002380:	d008      	beq.n	8002394 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238c:	2180      	movs	r1, #128	@ 0x80
 800238e:	0049      	lsls	r1, r1, #1
 8002390:	430a      	orrs	r2, r1
 8002392:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002398:	2b00      	cmp	r3, #0
 800239a:	d008      	beq.n	80023ae <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023a6:	2180      	movs	r1, #128	@ 0x80
 80023a8:	0049      	lsls	r1, r1, #1
 80023aa:	430a      	orrs	r2, r1
 80023ac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2101      	movs	r1, #1
 80023ba:	430a      	orrs	r2, r1
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	e00a      	b.n	80023d6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2280      	movs	r2, #128	@ 0x80
 80023c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2224      	movs	r2, #36	@ 0x24
 80023ca:	2100      	movs	r1, #0
 80023cc:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80023ce:	2317      	movs	r3, #23
 80023d0:	18fb      	adds	r3, r7, r3
 80023d2:	2201      	movs	r2, #1
 80023d4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80023d6:	2317      	movs	r3, #23
 80023d8:	18fb      	adds	r3, r7, r3
 80023da:	781b      	ldrb	r3, [r3, #0]
}
 80023dc:	0018      	movs	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	b006      	add	sp, #24
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e050      	b.n	8002498 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2225      	movs	r2, #37	@ 0x25
 80023fa:	5c9b      	ldrb	r3, [r3, r2]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d008      	beq.n	8002414 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2204      	movs	r2, #4
 8002406:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2224      	movs	r2, #36	@ 0x24
 800240c:	2100      	movs	r1, #0
 800240e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e041      	b.n	8002498 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	210e      	movs	r1, #14
 8002420:	438a      	bics	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242e:	491c      	ldr	r1, [pc, #112]	@ (80024a0 <HAL_DMA_Abort+0xbc>)
 8002430:	400a      	ands	r2, r1
 8002432:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2101      	movs	r1, #1
 8002440:	438a      	bics	r2, r1
 8002442:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8002444:	4b17      	ldr	r3, [pc, #92]	@ (80024a4 <HAL_DMA_Abort+0xc0>)
 8002446:	6859      	ldr	r1, [r3, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244c:	221c      	movs	r2, #28
 800244e:	4013      	ands	r3, r2
 8002450:	2201      	movs	r2, #1
 8002452:	409a      	lsls	r2, r3
 8002454:	4b13      	ldr	r3, [pc, #76]	@ (80024a4 <HAL_DMA_Abort+0xc0>)
 8002456:	430a      	orrs	r2, r1
 8002458:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002462:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002468:	2b00      	cmp	r3, #0
 800246a:	d00c      	beq.n	8002486 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002476:	490a      	ldr	r1, [pc, #40]	@ (80024a0 <HAL_DMA_Abort+0xbc>)
 8002478:	400a      	ands	r2, r1
 800247a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002484:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2225      	movs	r2, #37	@ 0x25
 800248a:	2101      	movs	r1, #1
 800248c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2224      	movs	r2, #36	@ 0x24
 8002492:	2100      	movs	r1, #0
 8002494:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	0018      	movs	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	b002      	add	sp, #8
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	fffffeff 	.word	0xfffffeff
 80024a4:	40020000 	.word	0x40020000

080024a8 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024b0:	210f      	movs	r1, #15
 80024b2:	187b      	adds	r3, r7, r1
 80024b4:	2200      	movs	r2, #0
 80024b6:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2225      	movs	r2, #37	@ 0x25
 80024bc:	5c9b      	ldrb	r3, [r3, r2]
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d006      	beq.n	80024d2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2204      	movs	r2, #4
 80024c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80024ca:	187b      	adds	r3, r7, r1
 80024cc:	2201      	movs	r2, #1
 80024ce:	701a      	strb	r2, [r3, #0]
 80024d0:	e049      	b.n	8002566 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	210e      	movs	r1, #14
 80024de:	438a      	bics	r2, r1
 80024e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2101      	movs	r1, #1
 80024ee:	438a      	bics	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024fc:	491d      	ldr	r1, [pc, #116]	@ (8002574 <HAL_DMA_Abort_IT+0xcc>)
 80024fe:	400a      	ands	r2, r1
 8002500:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8002502:	4b1d      	ldr	r3, [pc, #116]	@ (8002578 <HAL_DMA_Abort_IT+0xd0>)
 8002504:	6859      	ldr	r1, [r3, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	221c      	movs	r2, #28
 800250c:	4013      	ands	r3, r2
 800250e:	2201      	movs	r2, #1
 8002510:	409a      	lsls	r2, r3
 8002512:	4b19      	ldr	r3, [pc, #100]	@ (8002578 <HAL_DMA_Abort_IT+0xd0>)
 8002514:	430a      	orrs	r2, r1
 8002516:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002520:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002526:	2b00      	cmp	r3, #0
 8002528:	d00c      	beq.n	8002544 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002534:	490f      	ldr	r1, [pc, #60]	@ (8002574 <HAL_DMA_Abort_IT+0xcc>)
 8002536:	400a      	ands	r2, r1
 8002538:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002542:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2225      	movs	r2, #37	@ 0x25
 8002548:	2101      	movs	r1, #1
 800254a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2224      	movs	r2, #36	@ 0x24
 8002550:	2100      	movs	r1, #0
 8002552:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002558:	2b00      	cmp	r3, #0
 800255a:	d004      	beq.n	8002566 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	0010      	movs	r0, r2
 8002564:	4798      	blx	r3
    }
  }
  return status;
 8002566:	230f      	movs	r3, #15
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	781b      	ldrb	r3, [r3, #0]
}
 800256c:	0018      	movs	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	b004      	add	sp, #16
 8002572:	bd80      	pop	{r7, pc}
 8002574:	fffffeff 	.word	0xfffffeff
 8002578:	40020000 	.word	0x40020000

0800257c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8002584:	4b55      	ldr	r3, [pc, #340]	@ (80026dc <HAL_DMA_IRQHandler+0x160>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002596:	221c      	movs	r2, #28
 8002598:	4013      	ands	r3, r2
 800259a:	2204      	movs	r2, #4
 800259c:	409a      	lsls	r2, r3
 800259e:	0013      	movs	r3, r2
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	4013      	ands	r3, r2
 80025a4:	d027      	beq.n	80025f6 <HAL_DMA_IRQHandler+0x7a>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2204      	movs	r2, #4
 80025aa:	4013      	ands	r3, r2
 80025ac:	d023      	beq.n	80025f6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2220      	movs	r2, #32
 80025b6:	4013      	ands	r3, r2
 80025b8:	d107      	bne.n	80025ca <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2104      	movs	r1, #4
 80025c6:	438a      	bics	r2, r1
 80025c8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80025ca:	4b44      	ldr	r3, [pc, #272]	@ (80026dc <HAL_DMA_IRQHandler+0x160>)
 80025cc:	6859      	ldr	r1, [r3, #4]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d2:	221c      	movs	r2, #28
 80025d4:	4013      	ands	r3, r2
 80025d6:	2204      	movs	r2, #4
 80025d8:	409a      	lsls	r2, r3
 80025da:	4b40      	ldr	r3, [pc, #256]	@ (80026dc <HAL_DMA_IRQHandler+0x160>)
 80025dc:	430a      	orrs	r2, r1
 80025de:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d100      	bne.n	80025ea <HAL_DMA_IRQHandler+0x6e>
 80025e8:	e073      	b.n	80026d2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	0010      	movs	r0, r2
 80025f2:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80025f4:	e06d      	b.n	80026d2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	221c      	movs	r2, #28
 80025fc:	4013      	ands	r3, r2
 80025fe:	2202      	movs	r2, #2
 8002600:	409a      	lsls	r2, r3
 8002602:	0013      	movs	r3, r2
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	4013      	ands	r3, r2
 8002608:	d02e      	beq.n	8002668 <HAL_DMA_IRQHandler+0xec>
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	2202      	movs	r2, #2
 800260e:	4013      	ands	r3, r2
 8002610:	d02a      	beq.n	8002668 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2220      	movs	r2, #32
 800261a:	4013      	ands	r3, r2
 800261c:	d10b      	bne.n	8002636 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	210a      	movs	r1, #10
 800262a:	438a      	bics	r2, r1
 800262c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2225      	movs	r2, #37	@ 0x25
 8002632:	2101      	movs	r1, #1
 8002634:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002636:	4b29      	ldr	r3, [pc, #164]	@ (80026dc <HAL_DMA_IRQHandler+0x160>)
 8002638:	6859      	ldr	r1, [r3, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	221c      	movs	r2, #28
 8002640:	4013      	ands	r3, r2
 8002642:	2202      	movs	r2, #2
 8002644:	409a      	lsls	r2, r3
 8002646:	4b25      	ldr	r3, [pc, #148]	@ (80026dc <HAL_DMA_IRQHandler+0x160>)
 8002648:	430a      	orrs	r2, r1
 800264a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2224      	movs	r2, #36	@ 0x24
 8002650:	2100      	movs	r1, #0
 8002652:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002658:	2b00      	cmp	r3, #0
 800265a:	d03a      	beq.n	80026d2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	0010      	movs	r0, r2
 8002664:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002666:	e034      	b.n	80026d2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266c:	221c      	movs	r2, #28
 800266e:	4013      	ands	r3, r2
 8002670:	2208      	movs	r2, #8
 8002672:	409a      	lsls	r2, r3
 8002674:	0013      	movs	r3, r2
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	4013      	ands	r3, r2
 800267a:	d02b      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x158>
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	2208      	movs	r2, #8
 8002680:	4013      	ands	r3, r2
 8002682:	d027      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	210e      	movs	r1, #14
 8002690:	438a      	bics	r2, r1
 8002692:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002694:	4b11      	ldr	r3, [pc, #68]	@ (80026dc <HAL_DMA_IRQHandler+0x160>)
 8002696:	6859      	ldr	r1, [r3, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269c:	221c      	movs	r2, #28
 800269e:	4013      	ands	r3, r2
 80026a0:	2201      	movs	r2, #1
 80026a2:	409a      	lsls	r2, r3
 80026a4:	4b0d      	ldr	r3, [pc, #52]	@ (80026dc <HAL_DMA_IRQHandler+0x160>)
 80026a6:	430a      	orrs	r2, r1
 80026a8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2225      	movs	r2, #37	@ 0x25
 80026b4:	2101      	movs	r1, #1
 80026b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2224      	movs	r2, #36	@ 0x24
 80026bc:	2100      	movs	r1, #0
 80026be:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	0010      	movs	r0, r2
 80026d0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80026d2:	46c0      	nop			@ (mov r8, r8)
 80026d4:	46c0      	nop			@ (mov r8, r8)
}
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b004      	add	sp, #16
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40020000 	.word	0x40020000

080026e0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
 80026ec:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80026f6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d004      	beq.n	800270a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002708:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800270a:	4b14      	ldr	r3, [pc, #80]	@ (800275c <DMA_SetConfig+0x7c>)
 800270c:	6859      	ldr	r1, [r3, #4]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	221c      	movs	r2, #28
 8002714:	4013      	ands	r3, r2
 8002716:	2201      	movs	r2, #1
 8002718:	409a      	lsls	r2, r3
 800271a:	4b10      	ldr	r3, [pc, #64]	@ (800275c <DMA_SetConfig+0x7c>)
 800271c:	430a      	orrs	r2, r1
 800271e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b10      	cmp	r3, #16
 800272e:	d108      	bne.n	8002742 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68ba      	ldr	r2, [r7, #8]
 800273e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002740:	e007      	b.n	8002752 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	60da      	str	r2, [r3, #12]
}
 8002752:	46c0      	nop			@ (mov r8, r8)
 8002754:	46bd      	mov	sp, r7
 8002756:	b004      	add	sp, #16
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	40020000 	.word	0x40020000

08002760 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276c:	089b      	lsrs	r3, r3, #2
 800276e:	4a10      	ldr	r2, [pc, #64]	@ (80027b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002770:	4694      	mov	ip, r2
 8002772:	4463      	add	r3, ip
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	001a      	movs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	001a      	movs	r2, r3
 8002782:	23ff      	movs	r3, #255	@ 0xff
 8002784:	4013      	ands	r3, r2
 8002786:	3b08      	subs	r3, #8
 8002788:	2114      	movs	r1, #20
 800278a:	0018      	movs	r0, r3
 800278c:	f7fd fcbc 	bl	8000108 <__udivsi3>
 8002790:	0003      	movs	r3, r0
 8002792:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a07      	ldr	r2, [pc, #28]	@ (80027b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002798:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	221f      	movs	r2, #31
 800279e:	4013      	ands	r3, r2
 80027a0:	2201      	movs	r2, #1
 80027a2:	409a      	lsls	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80027a8:	46c0      	nop			@ (mov r8, r8)
 80027aa:	46bd      	mov	sp, r7
 80027ac:	b004      	add	sp, #16
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	10008200 	.word	0x10008200
 80027b4:	40020880 	.word	0x40020880

080027b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	223f      	movs	r2, #63	@ 0x3f
 80027c6:	4013      	ands	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4a0a      	ldr	r2, [pc, #40]	@ (80027f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80027ce:	4694      	mov	ip, r2
 80027d0:	4463      	add	r3, ip
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	001a      	movs	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a07      	ldr	r2, [pc, #28]	@ (80027fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80027de:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	2203      	movs	r2, #3
 80027e6:	4013      	ands	r3, r2
 80027e8:	2201      	movs	r2, #1
 80027ea:	409a      	lsls	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80027f0:	46c0      	nop			@ (mov r8, r8)
 80027f2:	46bd      	mov	sp, r7
 80027f4:	b004      	add	sp, #16
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	1000823f 	.word	0x1000823f
 80027fc:	40020940 	.word	0x40020940

08002800 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800280e:	e147      	b.n	8002aa0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2101      	movs	r1, #1
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	4091      	lsls	r1, r2
 800281a:	000a      	movs	r2, r1
 800281c:	4013      	ands	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d100      	bne.n	8002828 <HAL_GPIO_Init+0x28>
 8002826:	e138      	b.n	8002a9a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2203      	movs	r2, #3
 800282e:	4013      	ands	r3, r2
 8002830:	2b01      	cmp	r3, #1
 8002832:	d005      	beq.n	8002840 <HAL_GPIO_Init+0x40>
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2203      	movs	r2, #3
 800283a:	4013      	ands	r3, r2
 800283c:	2b02      	cmp	r3, #2
 800283e:	d130      	bne.n	80028a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	2203      	movs	r2, #3
 800284c:	409a      	lsls	r2, r3
 800284e:	0013      	movs	r3, r2
 8002850:	43da      	mvns	r2, r3
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	4013      	ands	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68da      	ldr	r2, [r3, #12]
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	409a      	lsls	r2, r3
 8002862:	0013      	movs	r3, r2
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	4313      	orrs	r3, r2
 8002868:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002876:	2201      	movs	r2, #1
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	409a      	lsls	r2, r3
 800287c:	0013      	movs	r3, r2
 800287e:	43da      	mvns	r2, r3
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4013      	ands	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	091b      	lsrs	r3, r3, #4
 800288c:	2201      	movs	r2, #1
 800288e:	401a      	ands	r2, r3
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	409a      	lsls	r2, r3
 8002894:	0013      	movs	r3, r2
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	4313      	orrs	r3, r2
 800289a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2203      	movs	r2, #3
 80028a8:	4013      	ands	r3, r2
 80028aa:	2b03      	cmp	r3, #3
 80028ac:	d017      	beq.n	80028de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	2203      	movs	r2, #3
 80028ba:	409a      	lsls	r2, r3
 80028bc:	0013      	movs	r3, r2
 80028be:	43da      	mvns	r2, r3
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4013      	ands	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	689a      	ldr	r2, [r3, #8]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	409a      	lsls	r2, r3
 80028d0:	0013      	movs	r3, r2
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2203      	movs	r2, #3
 80028e4:	4013      	ands	r3, r2
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d123      	bne.n	8002932 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	08da      	lsrs	r2, r3, #3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	3208      	adds	r2, #8
 80028f2:	0092      	lsls	r2, r2, #2
 80028f4:	58d3      	ldr	r3, [r2, r3]
 80028f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	2207      	movs	r2, #7
 80028fc:	4013      	ands	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	220f      	movs	r2, #15
 8002902:	409a      	lsls	r2, r3
 8002904:	0013      	movs	r3, r2
 8002906:	43da      	mvns	r2, r3
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	4013      	ands	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	691a      	ldr	r2, [r3, #16]
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	2107      	movs	r1, #7
 8002916:	400b      	ands	r3, r1
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	409a      	lsls	r2, r3
 800291c:	0013      	movs	r3, r2
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4313      	orrs	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	08da      	lsrs	r2, r3, #3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3208      	adds	r2, #8
 800292c:	0092      	lsls	r2, r2, #2
 800292e:	6939      	ldr	r1, [r7, #16]
 8002930:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	2203      	movs	r2, #3
 800293e:	409a      	lsls	r2, r3
 8002940:	0013      	movs	r3, r2
 8002942:	43da      	mvns	r2, r3
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4013      	ands	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2203      	movs	r2, #3
 8002950:	401a      	ands	r2, r3
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	409a      	lsls	r2, r3
 8002958:	0013      	movs	r3, r2
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	23c0      	movs	r3, #192	@ 0xc0
 800296c:	029b      	lsls	r3, r3, #10
 800296e:	4013      	ands	r3, r2
 8002970:	d100      	bne.n	8002974 <HAL_GPIO_Init+0x174>
 8002972:	e092      	b.n	8002a9a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002974:	4a50      	ldr	r2, [pc, #320]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	089b      	lsrs	r3, r3, #2
 800297a:	3318      	adds	r3, #24
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	589b      	ldr	r3, [r3, r2]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2203      	movs	r2, #3
 8002986:	4013      	ands	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	220f      	movs	r2, #15
 800298c:	409a      	lsls	r2, r3
 800298e:	0013      	movs	r3, r2
 8002990:	43da      	mvns	r2, r3
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	4013      	ands	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	23a0      	movs	r3, #160	@ 0xa0
 800299c:	05db      	lsls	r3, r3, #23
 800299e:	429a      	cmp	r2, r3
 80029a0:	d013      	beq.n	80029ca <HAL_GPIO_Init+0x1ca>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a45      	ldr	r2, [pc, #276]	@ (8002abc <HAL_GPIO_Init+0x2bc>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d00d      	beq.n	80029c6 <HAL_GPIO_Init+0x1c6>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a44      	ldr	r2, [pc, #272]	@ (8002ac0 <HAL_GPIO_Init+0x2c0>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d007      	beq.n	80029c2 <HAL_GPIO_Init+0x1c2>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a43      	ldr	r2, [pc, #268]	@ (8002ac4 <HAL_GPIO_Init+0x2c4>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d101      	bne.n	80029be <HAL_GPIO_Init+0x1be>
 80029ba:	2303      	movs	r3, #3
 80029bc:	e006      	b.n	80029cc <HAL_GPIO_Init+0x1cc>
 80029be:	2305      	movs	r3, #5
 80029c0:	e004      	b.n	80029cc <HAL_GPIO_Init+0x1cc>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e002      	b.n	80029cc <HAL_GPIO_Init+0x1cc>
 80029c6:	2301      	movs	r3, #1
 80029c8:	e000      	b.n	80029cc <HAL_GPIO_Init+0x1cc>
 80029ca:	2300      	movs	r3, #0
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	2103      	movs	r1, #3
 80029d0:	400a      	ands	r2, r1
 80029d2:	00d2      	lsls	r2, r2, #3
 80029d4:	4093      	lsls	r3, r2
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80029dc:	4936      	ldr	r1, [pc, #216]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	089b      	lsrs	r3, r3, #2
 80029e2:	3318      	adds	r3, #24
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029ea:	4b33      	ldr	r3, [pc, #204]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	43da      	mvns	r2, r3
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	2380      	movs	r3, #128	@ 0x80
 8002a00:	035b      	lsls	r3, r3, #13
 8002a02:	4013      	ands	r3, r2
 8002a04:	d003      	beq.n	8002a0e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a0e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002a14:	4b28      	ldr	r3, [pc, #160]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	43da      	mvns	r2, r3
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	4013      	ands	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	2380      	movs	r3, #128	@ 0x80
 8002a2a:	039b      	lsls	r3, r3, #14
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d003      	beq.n	8002a38 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a38:	4b1f      	ldr	r3, [pc, #124]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a3e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002a40:	2384      	movs	r3, #132	@ 0x84
 8002a42:	58d3      	ldr	r3, [r2, r3]
 8002a44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	43da      	mvns	r2, r3
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	029b      	lsls	r3, r3, #10
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d003      	beq.n	8002a64 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a64:	4914      	ldr	r1, [pc, #80]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002a66:	2284      	movs	r2, #132	@ 0x84
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002a6c:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002a6e:	2380      	movs	r3, #128	@ 0x80
 8002a70:	58d3      	ldr	r3, [r2, r3]
 8002a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	43da      	mvns	r2, r3
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	2380      	movs	r3, #128	@ 0x80
 8002a84:	025b      	lsls	r3, r3, #9
 8002a86:	4013      	ands	r3, r2
 8002a88:	d003      	beq.n	8002a92 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a92:	4909      	ldr	r1, [pc, #36]	@ (8002ab8 <HAL_GPIO_Init+0x2b8>)
 8002a94:	2280      	movs	r2, #128	@ 0x80
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	40da      	lsrs	r2, r3
 8002aa8:	1e13      	subs	r3, r2, #0
 8002aaa:	d000      	beq.n	8002aae <HAL_GPIO_Init+0x2ae>
 8002aac:	e6b0      	b.n	8002810 <HAL_GPIO_Init+0x10>
  }
}
 8002aae:	46c0      	nop			@ (mov r8, r8)
 8002ab0:	46c0      	nop			@ (mov r8, r8)
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	b006      	add	sp, #24
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021800 	.word	0x40021800
 8002abc:	50000400 	.word	0x50000400
 8002ac0:	50000800 	.word	0x50000800
 8002ac4:	50000c00 	.word	0x50000c00

08002ac8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	0008      	movs	r0, r1
 8002ad2:	0011      	movs	r1, r2
 8002ad4:	1cbb      	adds	r3, r7, #2
 8002ad6:	1c02      	adds	r2, r0, #0
 8002ad8:	801a      	strh	r2, [r3, #0]
 8002ada:	1c7b      	adds	r3, r7, #1
 8002adc:	1c0a      	adds	r2, r1, #0
 8002ade:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ae0:	1c7b      	adds	r3, r7, #1
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d004      	beq.n	8002af2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ae8:	1cbb      	adds	r3, r7, #2
 8002aea:	881a      	ldrh	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002af0:	e003      	b.n	8002afa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002af2:	1cbb      	adds	r3, r7, #2
 8002af4:	881a      	ldrh	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002afa:	46c0      	nop			@ (mov r8, r8)
 8002afc:	46bd      	mov	sp, r7
 8002afe:	b002      	add	sp, #8
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e08f      	b.n	8002c36 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2241      	movs	r2, #65	@ 0x41
 8002b1a:	5c9b      	ldrb	r3, [r3, r2]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d107      	bne.n	8002b32 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2240      	movs	r2, #64	@ 0x40
 8002b26:	2100      	movs	r1, #0
 8002b28:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f7fe fa11 	bl	8000f54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2241      	movs	r2, #65	@ 0x41
 8002b36:	2124      	movs	r1, #36	@ 0x24
 8002b38:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2101      	movs	r1, #1
 8002b46:	438a      	bics	r2, r1
 8002b48:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	493b      	ldr	r1, [pc, #236]	@ (8002c40 <HAL_I2C_Init+0x13c>)
 8002b54:	400a      	ands	r2, r1
 8002b56:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4938      	ldr	r1, [pc, #224]	@ (8002c44 <HAL_I2C_Init+0x140>)
 8002b64:	400a      	ands	r2, r1
 8002b66:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d108      	bne.n	8002b82 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2180      	movs	r1, #128	@ 0x80
 8002b7a:	0209      	lsls	r1, r1, #8
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	e007      	b.n	8002b92 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2184      	movs	r1, #132	@ 0x84
 8002b8c:	0209      	lsls	r1, r1, #8
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d109      	bne.n	8002bae <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2180      	movs	r1, #128	@ 0x80
 8002ba6:	0109      	lsls	r1, r1, #4
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	605a      	str	r2, [r3, #4]
 8002bac:	e007      	b.n	8002bbe <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4923      	ldr	r1, [pc, #140]	@ (8002c48 <HAL_I2C_Init+0x144>)
 8002bba:	400a      	ands	r2, r1
 8002bbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4920      	ldr	r1, [pc, #128]	@ (8002c4c <HAL_I2C_Init+0x148>)
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	491a      	ldr	r1, [pc, #104]	@ (8002c44 <HAL_I2C_Init+0x140>)
 8002bda:	400a      	ands	r2, r1
 8002bdc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	691a      	ldr	r2, [r3, #16]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	431a      	orrs	r2, r3
 8002be8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	69d9      	ldr	r1, [r3, #28]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1a      	ldr	r2, [r3, #32]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2101      	movs	r1, #1
 8002c14:	430a      	orrs	r2, r1
 8002c16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2241      	movs	r2, #65	@ 0x41
 8002c22:	2120      	movs	r1, #32
 8002c24:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2242      	movs	r2, #66	@ 0x42
 8002c30:	2100      	movs	r1, #0
 8002c32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	0018      	movs	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b002      	add	sp, #8
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	46c0      	nop			@ (mov r8, r8)
 8002c40:	f0ffffff 	.word	0xf0ffffff
 8002c44:	ffff7fff 	.word	0xffff7fff
 8002c48:	fffff7ff 	.word	0xfffff7ff
 8002c4c:	02008000 	.word	0x02008000

08002c50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2241      	movs	r2, #65	@ 0x41
 8002c5e:	5c9b      	ldrb	r3, [r3, r2]
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b20      	cmp	r3, #32
 8002c64:	d138      	bne.n	8002cd8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2240      	movs	r2, #64	@ 0x40
 8002c6a:	5c9b      	ldrb	r3, [r3, r2]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c70:	2302      	movs	r3, #2
 8002c72:	e032      	b.n	8002cda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2240      	movs	r2, #64	@ 0x40
 8002c78:	2101      	movs	r1, #1
 8002c7a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2241      	movs	r2, #65	@ 0x41
 8002c80:	2124      	movs	r1, #36	@ 0x24
 8002c82:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2101      	movs	r1, #1
 8002c90:	438a      	bics	r2, r1
 8002c92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4911      	ldr	r1, [pc, #68]	@ (8002ce4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002ca0:	400a      	ands	r2, r1
 8002ca2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6819      	ldr	r1, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2241      	movs	r2, #65	@ 0x41
 8002cc8:	2120      	movs	r1, #32
 8002cca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2240      	movs	r2, #64	@ 0x40
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	e000      	b.n	8002cda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002cd8:	2302      	movs	r3, #2
  }
}
 8002cda:	0018      	movs	r0, r3
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	b002      	add	sp, #8
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	46c0      	nop			@ (mov r8, r8)
 8002ce4:	ffffefff 	.word	0xffffefff

08002ce8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2241      	movs	r2, #65	@ 0x41
 8002cf6:	5c9b      	ldrb	r3, [r3, r2]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b20      	cmp	r3, #32
 8002cfc:	d139      	bne.n	8002d72 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2240      	movs	r2, #64	@ 0x40
 8002d02:	5c9b      	ldrb	r3, [r3, r2]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d101      	bne.n	8002d0c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e033      	b.n	8002d74 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2240      	movs	r2, #64	@ 0x40
 8002d10:	2101      	movs	r1, #1
 8002d12:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2241      	movs	r2, #65	@ 0x41
 8002d18:	2124      	movs	r1, #36	@ 0x24
 8002d1a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2101      	movs	r1, #1
 8002d28:	438a      	bics	r2, r1
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4a11      	ldr	r2, [pc, #68]	@ (8002d7c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	021b      	lsls	r3, r3, #8
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2101      	movs	r1, #1
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2241      	movs	r2, #65	@ 0x41
 8002d62:	2120      	movs	r1, #32
 8002d64:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2240      	movs	r2, #64	@ 0x40
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	e000      	b.n	8002d74 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d72:	2302      	movs	r3, #2
  }
}
 8002d74:	0018      	movs	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	b004      	add	sp, #16
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	fffff0ff 	.word	0xfffff0ff

08002d80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002d88:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a19      	ldr	r2, [pc, #100]	@ (8002df4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	0019      	movs	r1, r3
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	2380      	movs	r3, #128	@ 0x80
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d11f      	bne.n	8002de4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002da4:	4b14      	ldr	r3, [pc, #80]	@ (8002df8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	0013      	movs	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	189b      	adds	r3, r3, r2
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	4912      	ldr	r1, [pc, #72]	@ (8002dfc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002db2:	0018      	movs	r0, r3
 8002db4:	f7fd f9a8 	bl	8000108 <__udivsi3>
 8002db8:	0003      	movs	r3, r0
 8002dba:	3301      	adds	r3, #1
 8002dbc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dbe:	e008      	b.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	e001      	b.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e009      	b.n	8002de6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dd2:	4b07      	ldr	r3, [pc, #28]	@ (8002df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	401a      	ands	r2, r3
 8002ddc:	2380      	movs	r3, #128	@ 0x80
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d0ed      	beq.n	8002dc0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b004      	add	sp, #16
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	40007000 	.word	0x40007000
 8002df4:	fffff9ff 	.word	0xfffff9ff
 8002df8:	20000004 	.word	0x20000004
 8002dfc:	000f4240 	.word	0x000f4240

08002e00 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002e04:	4b03      	ldr	r3, [pc, #12]	@ (8002e14 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	23e0      	movs	r3, #224	@ 0xe0
 8002e0a:	01db      	lsls	r3, r3, #7
 8002e0c:	4013      	ands	r3, r2
}
 8002e0e:	0018      	movs	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40021000 	.word	0x40021000

08002e18 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e2fe      	b.n	8003428 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	4013      	ands	r3, r2
 8002e32:	d100      	bne.n	8002e36 <HAL_RCC_OscConfig+0x1e>
 8002e34:	e07c      	b.n	8002f30 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e36:	4bc3      	ldr	r3, [pc, #780]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	2238      	movs	r2, #56	@ 0x38
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e40:	4bc0      	ldr	r3, [pc, #768]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	2203      	movs	r2, #3
 8002e46:	4013      	ands	r3, r2
 8002e48:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	2b10      	cmp	r3, #16
 8002e4e:	d102      	bne.n	8002e56 <HAL_RCC_OscConfig+0x3e>
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	2b03      	cmp	r3, #3
 8002e54:	d002      	beq.n	8002e5c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d10b      	bne.n	8002e74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e5c:	4bb9      	ldr	r3, [pc, #740]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	2380      	movs	r3, #128	@ 0x80
 8002e62:	029b      	lsls	r3, r3, #10
 8002e64:	4013      	ands	r3, r2
 8002e66:	d062      	beq.n	8002f2e <HAL_RCC_OscConfig+0x116>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d15e      	bne.n	8002f2e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e2d9      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	2380      	movs	r3, #128	@ 0x80
 8002e7a:	025b      	lsls	r3, r3, #9
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d107      	bne.n	8002e90 <HAL_RCC_OscConfig+0x78>
 8002e80:	4bb0      	ldr	r3, [pc, #704]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4baf      	ldr	r3, [pc, #700]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002e86:	2180      	movs	r1, #128	@ 0x80
 8002e88:	0249      	lsls	r1, r1, #9
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	e020      	b.n	8002ed2 <HAL_RCC_OscConfig+0xba>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	23a0      	movs	r3, #160	@ 0xa0
 8002e96:	02db      	lsls	r3, r3, #11
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d10e      	bne.n	8002eba <HAL_RCC_OscConfig+0xa2>
 8002e9c:	4ba9      	ldr	r3, [pc, #676]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4ba8      	ldr	r3, [pc, #672]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002ea2:	2180      	movs	r1, #128	@ 0x80
 8002ea4:	02c9      	lsls	r1, r1, #11
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	4ba6      	ldr	r3, [pc, #664]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	4ba5      	ldr	r3, [pc, #660]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002eb0:	2180      	movs	r1, #128	@ 0x80
 8002eb2:	0249      	lsls	r1, r1, #9
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	e00b      	b.n	8002ed2 <HAL_RCC_OscConfig+0xba>
 8002eba:	4ba2      	ldr	r3, [pc, #648]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	4ba1      	ldr	r3, [pc, #644]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002ec0:	49a1      	ldr	r1, [pc, #644]	@ (8003148 <HAL_RCC_OscConfig+0x330>)
 8002ec2:	400a      	ands	r2, r1
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	4b9f      	ldr	r3, [pc, #636]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	4b9e      	ldr	r3, [pc, #632]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002ecc:	499f      	ldr	r1, [pc, #636]	@ (800314c <HAL_RCC_OscConfig+0x334>)
 8002ece:	400a      	ands	r2, r1
 8002ed0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d014      	beq.n	8002f04 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eda:	f7fe fa49 	bl	8001370 <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee4:	f7fe fa44 	bl	8001370 <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b64      	cmp	r3, #100	@ 0x64
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e298      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef6:	4b93      	ldr	r3, [pc, #588]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	2380      	movs	r3, #128	@ 0x80
 8002efc:	029b      	lsls	r3, r3, #10
 8002efe:	4013      	ands	r3, r2
 8002f00:	d0f0      	beq.n	8002ee4 <HAL_RCC_OscConfig+0xcc>
 8002f02:	e015      	b.n	8002f30 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f04:	f7fe fa34 	bl	8001370 <HAL_GetTick>
 8002f08:	0003      	movs	r3, r0
 8002f0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f0c:	e008      	b.n	8002f20 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f0e:	f7fe fa2f 	bl	8001370 <HAL_GetTick>
 8002f12:	0002      	movs	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b64      	cmp	r3, #100	@ 0x64
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e283      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f20:	4b88      	ldr	r3, [pc, #544]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	2380      	movs	r3, #128	@ 0x80
 8002f26:	029b      	lsls	r3, r3, #10
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d1f0      	bne.n	8002f0e <HAL_RCC_OscConfig+0xf6>
 8002f2c:	e000      	b.n	8002f30 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2202      	movs	r2, #2
 8002f36:	4013      	ands	r3, r2
 8002f38:	d100      	bne.n	8002f3c <HAL_RCC_OscConfig+0x124>
 8002f3a:	e099      	b.n	8003070 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f3c:	4b81      	ldr	r3, [pc, #516]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	2238      	movs	r2, #56	@ 0x38
 8002f42:	4013      	ands	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f46:	4b7f      	ldr	r3, [pc, #508]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2b10      	cmp	r3, #16
 8002f54:	d102      	bne.n	8002f5c <HAL_RCC_OscConfig+0x144>
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d002      	beq.n	8002f62 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d135      	bne.n	8002fce <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f62:	4b78      	ldr	r3, [pc, #480]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	2380      	movs	r3, #128	@ 0x80
 8002f68:	00db      	lsls	r3, r3, #3
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d005      	beq.n	8002f7a <HAL_RCC_OscConfig+0x162>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e256      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7a:	4b72      	ldr	r3, [pc, #456]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4a74      	ldr	r2, [pc, #464]	@ (8003150 <HAL_RCC_OscConfig+0x338>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	0019      	movs	r1, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	021a      	lsls	r2, r3, #8
 8002f8a:	4b6e      	ldr	r3, [pc, #440]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d112      	bne.n	8002fbc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002f96:	4b6b      	ldr	r3, [pc, #428]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8003154 <HAL_RCC_OscConfig+0x33c>)
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	691a      	ldr	r2, [r3, #16]
 8002fa4:	4b67      	ldr	r3, [pc, #412]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002faa:	4b66      	ldr	r3, [pc, #408]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	0adb      	lsrs	r3, r3, #11
 8002fb0:	2207      	movs	r2, #7
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	4a68      	ldr	r2, [pc, #416]	@ (8003158 <HAL_RCC_OscConfig+0x340>)
 8002fb6:	40da      	lsrs	r2, r3
 8002fb8:	4b68      	ldr	r3, [pc, #416]	@ (800315c <HAL_RCC_OscConfig+0x344>)
 8002fba:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002fbc:	4b68      	ldr	r3, [pc, #416]	@ (8003160 <HAL_RCC_OscConfig+0x348>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f7fe f8c1 	bl	8001148 <HAL_InitTick>
 8002fc6:	1e03      	subs	r3, r0, #0
 8002fc8:	d051      	beq.n	800306e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e22c      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d030      	beq.n	8003038 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002fd6:	4b5b      	ldr	r3, [pc, #364]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a5e      	ldr	r2, [pc, #376]	@ (8003154 <HAL_RCC_OscConfig+0x33c>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	4b57      	ldr	r3, [pc, #348]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002fea:	4b56      	ldr	r3, [pc, #344]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	4b55      	ldr	r3, [pc, #340]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8002ff0:	2180      	movs	r1, #128	@ 0x80
 8002ff2:	0049      	lsls	r1, r1, #1
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff8:	f7fe f9ba 	bl	8001370 <HAL_GetTick>
 8002ffc:	0003      	movs	r3, r0
 8002ffe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003000:	e008      	b.n	8003014 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003002:	f7fe f9b5 	bl	8001370 <HAL_GetTick>
 8003006:	0002      	movs	r2, r0
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	2b02      	cmp	r3, #2
 800300e:	d901      	bls.n	8003014 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e209      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003014:	4b4b      	ldr	r3, [pc, #300]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	2380      	movs	r3, #128	@ 0x80
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	4013      	ands	r3, r2
 800301e:	d0f0      	beq.n	8003002 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003020:	4b48      	ldr	r3, [pc, #288]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	4a4a      	ldr	r2, [pc, #296]	@ (8003150 <HAL_RCC_OscConfig+0x338>)
 8003026:	4013      	ands	r3, r2
 8003028:	0019      	movs	r1, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	021a      	lsls	r2, r3, #8
 8003030:	4b44      	ldr	r3, [pc, #272]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8003032:	430a      	orrs	r2, r1
 8003034:	605a      	str	r2, [r3, #4]
 8003036:	e01b      	b.n	8003070 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003038:	4b42      	ldr	r3, [pc, #264]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b41      	ldr	r3, [pc, #260]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 800303e:	4949      	ldr	r1, [pc, #292]	@ (8003164 <HAL_RCC_OscConfig+0x34c>)
 8003040:	400a      	ands	r2, r1
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003044:	f7fe f994 	bl	8001370 <HAL_GetTick>
 8003048:	0003      	movs	r3, r0
 800304a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800304c:	e008      	b.n	8003060 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800304e:	f7fe f98f 	bl	8001370 <HAL_GetTick>
 8003052:	0002      	movs	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e1e3      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003060:	4b38      	ldr	r3, [pc, #224]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	2380      	movs	r3, #128	@ 0x80
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	4013      	ands	r3, r2
 800306a:	d1f0      	bne.n	800304e <HAL_RCC_OscConfig+0x236>
 800306c:	e000      	b.n	8003070 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800306e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2208      	movs	r2, #8
 8003076:	4013      	ands	r3, r2
 8003078:	d047      	beq.n	800310a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800307a:	4b32      	ldr	r3, [pc, #200]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2238      	movs	r2, #56	@ 0x38
 8003080:	4013      	ands	r3, r2
 8003082:	2b18      	cmp	r3, #24
 8003084:	d10a      	bne.n	800309c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003086:	4b2f      	ldr	r3, [pc, #188]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8003088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800308a:	2202      	movs	r2, #2
 800308c:	4013      	ands	r3, r2
 800308e:	d03c      	beq.n	800310a <HAL_RCC_OscConfig+0x2f2>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d138      	bne.n	800310a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e1c5      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d019      	beq.n	80030d8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80030a4:	4b27      	ldr	r3, [pc, #156]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 80030a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030a8:	4b26      	ldr	r3, [pc, #152]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 80030aa:	2101      	movs	r1, #1
 80030ac:	430a      	orrs	r2, r1
 80030ae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b0:	f7fe f95e 	bl	8001370 <HAL_GetTick>
 80030b4:	0003      	movs	r3, r0
 80030b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030b8:	e008      	b.n	80030cc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ba:	f7fe f959 	bl	8001370 <HAL_GetTick>
 80030be:	0002      	movs	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e1ad      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 80030ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030d0:	2202      	movs	r2, #2
 80030d2:	4013      	ands	r3, r2
 80030d4:	d0f1      	beq.n	80030ba <HAL_RCC_OscConfig+0x2a2>
 80030d6:	e018      	b.n	800310a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80030d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 80030da:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030dc:	4b19      	ldr	r3, [pc, #100]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 80030de:	2101      	movs	r1, #1
 80030e0:	438a      	bics	r2, r1
 80030e2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e4:	f7fe f944 	bl	8001370 <HAL_GetTick>
 80030e8:	0003      	movs	r3, r0
 80030ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ee:	f7fe f93f 	bl	8001370 <HAL_GetTick>
 80030f2:	0002      	movs	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e193      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003100:	4b10      	ldr	r3, [pc, #64]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8003102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003104:	2202      	movs	r2, #2
 8003106:	4013      	ands	r3, r2
 8003108:	d1f1      	bne.n	80030ee <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2204      	movs	r2, #4
 8003110:	4013      	ands	r3, r2
 8003112:	d100      	bne.n	8003116 <HAL_RCC_OscConfig+0x2fe>
 8003114:	e0c6      	b.n	80032a4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003116:	231f      	movs	r3, #31
 8003118:	18fb      	adds	r3, r7, r3
 800311a:	2200      	movs	r2, #0
 800311c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800311e:	4b09      	ldr	r3, [pc, #36]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2238      	movs	r2, #56	@ 0x38
 8003124:	4013      	ands	r3, r2
 8003126:	2b20      	cmp	r3, #32
 8003128:	d11e      	bne.n	8003168 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800312a:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <HAL_RCC_OscConfig+0x32c>)
 800312c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312e:	2202      	movs	r2, #2
 8003130:	4013      	ands	r3, r2
 8003132:	d100      	bne.n	8003136 <HAL_RCC_OscConfig+0x31e>
 8003134:	e0b6      	b.n	80032a4 <HAL_RCC_OscConfig+0x48c>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d000      	beq.n	8003140 <HAL_RCC_OscConfig+0x328>
 800313e:	e0b1      	b.n	80032a4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e171      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
 8003144:	40021000 	.word	0x40021000
 8003148:	fffeffff 	.word	0xfffeffff
 800314c:	fffbffff 	.word	0xfffbffff
 8003150:	ffff80ff 	.word	0xffff80ff
 8003154:	ffffc7ff 	.word	0xffffc7ff
 8003158:	00f42400 	.word	0x00f42400
 800315c:	20000004 	.word	0x20000004
 8003160:	20000008 	.word	0x20000008
 8003164:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003168:	4bb1      	ldr	r3, [pc, #708]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800316a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800316c:	2380      	movs	r3, #128	@ 0x80
 800316e:	055b      	lsls	r3, r3, #21
 8003170:	4013      	ands	r3, r2
 8003172:	d101      	bne.n	8003178 <HAL_RCC_OscConfig+0x360>
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <HAL_RCC_OscConfig+0x362>
 8003178:	2300      	movs	r3, #0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d011      	beq.n	80031a2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800317e:	4bac      	ldr	r3, [pc, #688]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003180:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003182:	4bab      	ldr	r3, [pc, #684]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003184:	2180      	movs	r1, #128	@ 0x80
 8003186:	0549      	lsls	r1, r1, #21
 8003188:	430a      	orrs	r2, r1
 800318a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800318c:	4ba8      	ldr	r3, [pc, #672]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800318e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003190:	2380      	movs	r3, #128	@ 0x80
 8003192:	055b      	lsls	r3, r3, #21
 8003194:	4013      	ands	r3, r2
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800319a:	231f      	movs	r3, #31
 800319c:	18fb      	adds	r3, r7, r3
 800319e:	2201      	movs	r2, #1
 80031a0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031a2:	4ba4      	ldr	r3, [pc, #656]	@ (8003434 <HAL_RCC_OscConfig+0x61c>)
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	2380      	movs	r3, #128	@ 0x80
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	4013      	ands	r3, r2
 80031ac:	d11a      	bne.n	80031e4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031ae:	4ba1      	ldr	r3, [pc, #644]	@ (8003434 <HAL_RCC_OscConfig+0x61c>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	4ba0      	ldr	r3, [pc, #640]	@ (8003434 <HAL_RCC_OscConfig+0x61c>)
 80031b4:	2180      	movs	r1, #128	@ 0x80
 80031b6:	0049      	lsls	r1, r1, #1
 80031b8:	430a      	orrs	r2, r1
 80031ba:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80031bc:	f7fe f8d8 	bl	8001370 <HAL_GetTick>
 80031c0:	0003      	movs	r3, r0
 80031c2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031c6:	f7fe f8d3 	bl	8001370 <HAL_GetTick>
 80031ca:	0002      	movs	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e127      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031d8:	4b96      	ldr	r3, [pc, #600]	@ (8003434 <HAL_RCC_OscConfig+0x61c>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	2380      	movs	r3, #128	@ 0x80
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4013      	ands	r3, r2
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d106      	bne.n	80031fa <HAL_RCC_OscConfig+0x3e2>
 80031ec:	4b90      	ldr	r3, [pc, #576]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80031ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031f0:	4b8f      	ldr	r3, [pc, #572]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80031f2:	2101      	movs	r1, #1
 80031f4:	430a      	orrs	r2, r1
 80031f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80031f8:	e01c      	b.n	8003234 <HAL_RCC_OscConfig+0x41c>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	2b05      	cmp	r3, #5
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x404>
 8003202:	4b8b      	ldr	r3, [pc, #556]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003204:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003206:	4b8a      	ldr	r3, [pc, #552]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003208:	2104      	movs	r1, #4
 800320a:	430a      	orrs	r2, r1
 800320c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800320e:	4b88      	ldr	r3, [pc, #544]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003210:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003212:	4b87      	ldr	r3, [pc, #540]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003214:	2101      	movs	r1, #1
 8003216:	430a      	orrs	r2, r1
 8003218:	65da      	str	r2, [r3, #92]	@ 0x5c
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0x41c>
 800321c:	4b84      	ldr	r3, [pc, #528]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800321e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003220:	4b83      	ldr	r3, [pc, #524]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003222:	2101      	movs	r1, #1
 8003224:	438a      	bics	r2, r1
 8003226:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003228:	4b81      	ldr	r3, [pc, #516]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800322a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800322c:	4b80      	ldr	r3, [pc, #512]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800322e:	2104      	movs	r1, #4
 8003230:	438a      	bics	r2, r1
 8003232:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d014      	beq.n	8003266 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fe f898 	bl	8001370 <HAL_GetTick>
 8003240:	0003      	movs	r3, r0
 8003242:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003244:	e009      	b.n	800325a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003246:	f7fe f893 	bl	8001370 <HAL_GetTick>
 800324a:	0002      	movs	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	4a79      	ldr	r2, [pc, #484]	@ (8003438 <HAL_RCC_OscConfig+0x620>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e0e6      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800325a:	4b75      	ldr	r3, [pc, #468]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800325c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800325e:	2202      	movs	r2, #2
 8003260:	4013      	ands	r3, r2
 8003262:	d0f0      	beq.n	8003246 <HAL_RCC_OscConfig+0x42e>
 8003264:	e013      	b.n	800328e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003266:	f7fe f883 	bl	8001370 <HAL_GetTick>
 800326a:	0003      	movs	r3, r0
 800326c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800326e:	e009      	b.n	8003284 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003270:	f7fe f87e 	bl	8001370 <HAL_GetTick>
 8003274:	0002      	movs	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	4a6f      	ldr	r2, [pc, #444]	@ (8003438 <HAL_RCC_OscConfig+0x620>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e0d1      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003284:	4b6a      	ldr	r3, [pc, #424]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003288:	2202      	movs	r2, #2
 800328a:	4013      	ands	r3, r2
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800328e:	231f      	movs	r3, #31
 8003290:	18fb      	adds	r3, r7, r3
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d105      	bne.n	80032a4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003298:	4b65      	ldr	r3, [pc, #404]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800329a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800329c:	4b64      	ldr	r3, [pc, #400]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800329e:	4967      	ldr	r1, [pc, #412]	@ (800343c <HAL_RCC_OscConfig+0x624>)
 80032a0:	400a      	ands	r2, r1
 80032a2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d100      	bne.n	80032ae <HAL_RCC_OscConfig+0x496>
 80032ac:	e0bb      	b.n	8003426 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032ae:	4b60      	ldr	r3, [pc, #384]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2238      	movs	r2, #56	@ 0x38
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b10      	cmp	r3, #16
 80032b8:	d100      	bne.n	80032bc <HAL_RCC_OscConfig+0x4a4>
 80032ba:	e07b      	b.n	80033b4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d156      	bne.n	8003372 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c4:	4b5a      	ldr	r3, [pc, #360]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	4b59      	ldr	r3, [pc, #356]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80032ca:	495d      	ldr	r1, [pc, #372]	@ (8003440 <HAL_RCC_OscConfig+0x628>)
 80032cc:	400a      	ands	r2, r1
 80032ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d0:	f7fe f84e 	bl	8001370 <HAL_GetTick>
 80032d4:	0003      	movs	r3, r0
 80032d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032da:	f7fe f849 	bl	8001370 <HAL_GetTick>
 80032de:	0002      	movs	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e09d      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ec:	4b50      	ldr	r3, [pc, #320]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	2380      	movs	r3, #128	@ 0x80
 80032f2:	049b      	lsls	r3, r3, #18
 80032f4:	4013      	ands	r3, r2
 80032f6:	d1f0      	bne.n	80032da <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032f8:	4b4d      	ldr	r3, [pc, #308]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	4a51      	ldr	r2, [pc, #324]	@ (8003444 <HAL_RCC_OscConfig+0x62c>)
 80032fe:	4013      	ands	r3, r2
 8003300:	0019      	movs	r1, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a1a      	ldr	r2, [r3, #32]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003310:	021b      	lsls	r3, r3, #8
 8003312:	431a      	orrs	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003318:	431a      	orrs	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003324:	431a      	orrs	r2, r3
 8003326:	4b42      	ldr	r3, [pc, #264]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003328:	430a      	orrs	r2, r1
 800332a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800332c:	4b40      	ldr	r3, [pc, #256]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	4b3f      	ldr	r3, [pc, #252]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003332:	2180      	movs	r1, #128	@ 0x80
 8003334:	0449      	lsls	r1, r1, #17
 8003336:	430a      	orrs	r2, r1
 8003338:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800333a:	4b3d      	ldr	r3, [pc, #244]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	4b3c      	ldr	r3, [pc, #240]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003340:	2180      	movs	r1, #128	@ 0x80
 8003342:	0549      	lsls	r1, r1, #21
 8003344:	430a      	orrs	r2, r1
 8003346:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe f812 	bl	8001370 <HAL_GetTick>
 800334c:	0003      	movs	r3, r0
 800334e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003352:	f7fe f80d 	bl	8001370 <HAL_GetTick>
 8003356:	0002      	movs	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e061      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003364:	4b32      	ldr	r3, [pc, #200]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	2380      	movs	r3, #128	@ 0x80
 800336a:	049b      	lsls	r3, r3, #18
 800336c:	4013      	ands	r3, r2
 800336e:	d0f0      	beq.n	8003352 <HAL_RCC_OscConfig+0x53a>
 8003370:	e059      	b.n	8003426 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003372:	4b2f      	ldr	r3, [pc, #188]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	4b2e      	ldr	r3, [pc, #184]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 8003378:	4931      	ldr	r1, [pc, #196]	@ (8003440 <HAL_RCC_OscConfig+0x628>)
 800337a:	400a      	ands	r2, r1
 800337c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337e:	f7fd fff7 	bl	8001370 <HAL_GetTick>
 8003382:	0003      	movs	r3, r0
 8003384:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003388:	f7fd fff2 	bl	8001370 <HAL_GetTick>
 800338c:	0002      	movs	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e046      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800339a:	4b25      	ldr	r3, [pc, #148]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	2380      	movs	r3, #128	@ 0x80
 80033a0:	049b      	lsls	r3, r3, #18
 80033a2:	4013      	ands	r3, r2
 80033a4:	d1f0      	bne.n	8003388 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80033a6:	4b22      	ldr	r3, [pc, #136]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	4b21      	ldr	r3, [pc, #132]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80033ac:	4926      	ldr	r1, [pc, #152]	@ (8003448 <HAL_RCC_OscConfig+0x630>)
 80033ae:	400a      	ands	r2, r1
 80033b0:	60da      	str	r2, [r3, #12]
 80033b2:	e038      	b.n	8003426 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d101      	bne.n	80033c0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e033      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80033c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003430 <HAL_RCC_OscConfig+0x618>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	2203      	movs	r2, #3
 80033ca:	401a      	ands	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d126      	bne.n	8003422 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	2270      	movs	r2, #112	@ 0x70
 80033d8:	401a      	ands	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033de:	429a      	cmp	r2, r3
 80033e0:	d11f      	bne.n	8003422 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	23fe      	movs	r3, #254	@ 0xfe
 80033e6:	01db      	lsls	r3, r3, #7
 80033e8:	401a      	ands	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ee:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d116      	bne.n	8003422 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	23f8      	movs	r3, #248	@ 0xf8
 80033f8:	039b      	lsls	r3, r3, #14
 80033fa:	401a      	ands	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003400:	429a      	cmp	r2, r3
 8003402:	d10e      	bne.n	8003422 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003404:	697a      	ldr	r2, [r7, #20]
 8003406:	23e0      	movs	r3, #224	@ 0xe0
 8003408:	051b      	lsls	r3, r3, #20
 800340a:	401a      	ands	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003410:	429a      	cmp	r2, r3
 8003412:	d106      	bne.n	8003422 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	0f5b      	lsrs	r3, r3, #29
 8003418:	075a      	lsls	r2, r3, #29
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800341e:	429a      	cmp	r2, r3
 8003420:	d001      	beq.n	8003426 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	0018      	movs	r0, r3
 800342a:	46bd      	mov	sp, r7
 800342c:	b008      	add	sp, #32
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40021000 	.word	0x40021000
 8003434:	40007000 	.word	0x40007000
 8003438:	00001388 	.word	0x00001388
 800343c:	efffffff 	.word	0xefffffff
 8003440:	feffffff 	.word	0xfeffffff
 8003444:	11c1808c 	.word	0x11c1808c
 8003448:	eefefffc 	.word	0xeefefffc

0800344c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e0e9      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003460:	4b76      	ldr	r3, [pc, #472]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2207      	movs	r2, #7
 8003466:	4013      	ands	r3, r2
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	429a      	cmp	r2, r3
 800346c:	d91e      	bls.n	80034ac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800346e:	4b73      	ldr	r3, [pc, #460]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2207      	movs	r2, #7
 8003474:	4393      	bics	r3, r2
 8003476:	0019      	movs	r1, r3
 8003478:	4b70      	ldr	r3, [pc, #448]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003480:	f7fd ff76 	bl	8001370 <HAL_GetTick>
 8003484:	0003      	movs	r3, r0
 8003486:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003488:	e009      	b.n	800349e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800348a:	f7fd ff71 	bl	8001370 <HAL_GetTick>
 800348e:	0002      	movs	r2, r0
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	4a6a      	ldr	r2, [pc, #424]	@ (8003640 <HAL_RCC_ClockConfig+0x1f4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d901      	bls.n	800349e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e0ca      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800349e:	4b67      	ldr	r3, [pc, #412]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2207      	movs	r2, #7
 80034a4:	4013      	ands	r3, r2
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d1ee      	bne.n	800348a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2202      	movs	r2, #2
 80034b2:	4013      	ands	r3, r2
 80034b4:	d015      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2204      	movs	r2, #4
 80034bc:	4013      	ands	r3, r2
 80034be:	d006      	beq.n	80034ce <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80034c0:	4b60      	ldr	r3, [pc, #384]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	4b5f      	ldr	r3, [pc, #380]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 80034c6:	21e0      	movs	r1, #224	@ 0xe0
 80034c8:	01c9      	lsls	r1, r1, #7
 80034ca:	430a      	orrs	r2, r1
 80034cc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	4a5d      	ldr	r2, [pc, #372]	@ (8003648 <HAL_RCC_ClockConfig+0x1fc>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	0019      	movs	r1, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	4b59      	ldr	r3, [pc, #356]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 80034de:	430a      	orrs	r2, r1
 80034e0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2201      	movs	r2, #1
 80034e8:	4013      	ands	r3, r2
 80034ea:	d057      	beq.n	800359c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d107      	bne.n	8003504 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034f4:	4b53      	ldr	r3, [pc, #332]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	2380      	movs	r3, #128	@ 0x80
 80034fa:	029b      	lsls	r3, r3, #10
 80034fc:	4013      	ands	r3, r2
 80034fe:	d12b      	bne.n	8003558 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e097      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d107      	bne.n	800351c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800350c:	4b4d      	ldr	r3, [pc, #308]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	2380      	movs	r3, #128	@ 0x80
 8003512:	049b      	lsls	r3, r3, #18
 8003514:	4013      	ands	r3, r2
 8003516:	d11f      	bne.n	8003558 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e08b      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d107      	bne.n	8003534 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003524:	4b47      	ldr	r3, [pc, #284]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	2380      	movs	r3, #128	@ 0x80
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	4013      	ands	r3, r2
 800352e:	d113      	bne.n	8003558 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e07f      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	2b03      	cmp	r3, #3
 800353a:	d106      	bne.n	800354a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800353c:	4b41      	ldr	r3, [pc, #260]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 800353e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003540:	2202      	movs	r2, #2
 8003542:	4013      	ands	r3, r2
 8003544:	d108      	bne.n	8003558 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e074      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800354a:	4b3e      	ldr	r3, [pc, #248]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 800354c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354e:	2202      	movs	r2, #2
 8003550:	4013      	ands	r3, r2
 8003552:	d101      	bne.n	8003558 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e06d      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003558:	4b3a      	ldr	r3, [pc, #232]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	2207      	movs	r2, #7
 800355e:	4393      	bics	r3, r2
 8003560:	0019      	movs	r1, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	4b37      	ldr	r3, [pc, #220]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 8003568:	430a      	orrs	r2, r1
 800356a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800356c:	f7fd ff00 	bl	8001370 <HAL_GetTick>
 8003570:	0003      	movs	r3, r0
 8003572:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003574:	e009      	b.n	800358a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003576:	f7fd fefb 	bl	8001370 <HAL_GetTick>
 800357a:	0002      	movs	r2, r0
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	4a2f      	ldr	r2, [pc, #188]	@ (8003640 <HAL_RCC_ClockConfig+0x1f4>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d901      	bls.n	800358a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e054      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358a:	4b2e      	ldr	r3, [pc, #184]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	2238      	movs	r2, #56	@ 0x38
 8003590:	401a      	ands	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	429a      	cmp	r2, r3
 800359a:	d1ec      	bne.n	8003576 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800359c:	4b27      	ldr	r3, [pc, #156]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2207      	movs	r2, #7
 80035a2:	4013      	ands	r3, r2
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d21e      	bcs.n	80035e8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035aa:	4b24      	ldr	r3, [pc, #144]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2207      	movs	r2, #7
 80035b0:	4393      	bics	r3, r2
 80035b2:	0019      	movs	r1, r3
 80035b4:	4b21      	ldr	r3, [pc, #132]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035bc:	f7fd fed8 	bl	8001370 <HAL_GetTick>
 80035c0:	0003      	movs	r3, r0
 80035c2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035c4:	e009      	b.n	80035da <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c6:	f7fd fed3 	bl	8001370 <HAL_GetTick>
 80035ca:	0002      	movs	r2, r0
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003640 <HAL_RCC_ClockConfig+0x1f4>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e02c      	b.n	8003634 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035da:	4b18      	ldr	r3, [pc, #96]	@ (800363c <HAL_RCC_ClockConfig+0x1f0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2207      	movs	r2, #7
 80035e0:	4013      	ands	r3, r2
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d1ee      	bne.n	80035c6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2204      	movs	r2, #4
 80035ee:	4013      	ands	r3, r2
 80035f0:	d009      	beq.n	8003606 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80035f2:	4b14      	ldr	r3, [pc, #80]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	4a15      	ldr	r2, [pc, #84]	@ (800364c <HAL_RCC_ClockConfig+0x200>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	0019      	movs	r1, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	68da      	ldr	r2, [r3, #12]
 8003600:	4b10      	ldr	r3, [pc, #64]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 8003602:	430a      	orrs	r2, r1
 8003604:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003606:	f000 f829 	bl	800365c <HAL_RCC_GetSysClockFreq>
 800360a:	0001      	movs	r1, r0
 800360c:	4b0d      	ldr	r3, [pc, #52]	@ (8003644 <HAL_RCC_ClockConfig+0x1f8>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	0a1b      	lsrs	r3, r3, #8
 8003612:	220f      	movs	r2, #15
 8003614:	401a      	ands	r2, r3
 8003616:	4b0e      	ldr	r3, [pc, #56]	@ (8003650 <HAL_RCC_ClockConfig+0x204>)
 8003618:	0092      	lsls	r2, r2, #2
 800361a:	58d3      	ldr	r3, [r2, r3]
 800361c:	221f      	movs	r2, #31
 800361e:	4013      	ands	r3, r2
 8003620:	000a      	movs	r2, r1
 8003622:	40da      	lsrs	r2, r3
 8003624:	4b0b      	ldr	r3, [pc, #44]	@ (8003654 <HAL_RCC_ClockConfig+0x208>)
 8003626:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003628:	4b0b      	ldr	r3, [pc, #44]	@ (8003658 <HAL_RCC_ClockConfig+0x20c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	0018      	movs	r0, r3
 800362e:	f7fd fd8b 	bl	8001148 <HAL_InitTick>
 8003632:	0003      	movs	r3, r0
}
 8003634:	0018      	movs	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	b004      	add	sp, #16
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40022000 	.word	0x40022000
 8003640:	00001388 	.word	0x00001388
 8003644:	40021000 	.word	0x40021000
 8003648:	fffff0ff 	.word	0xfffff0ff
 800364c:	ffff8fff 	.word	0xffff8fff
 8003650:	08007b88 	.word	0x08007b88
 8003654:	20000004 	.word	0x20000004
 8003658:	20000008 	.word	0x20000008

0800365c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003662:	4b3c      	ldr	r3, [pc, #240]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2238      	movs	r2, #56	@ 0x38
 8003668:	4013      	ands	r3, r2
 800366a:	d10f      	bne.n	800368c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800366c:	4b39      	ldr	r3, [pc, #228]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	0adb      	lsrs	r3, r3, #11
 8003672:	2207      	movs	r2, #7
 8003674:	4013      	ands	r3, r2
 8003676:	2201      	movs	r2, #1
 8003678:	409a      	lsls	r2, r3
 800367a:	0013      	movs	r3, r2
 800367c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800367e:	6839      	ldr	r1, [r7, #0]
 8003680:	4835      	ldr	r0, [pc, #212]	@ (8003758 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003682:	f7fc fd41 	bl	8000108 <__udivsi3>
 8003686:	0003      	movs	r3, r0
 8003688:	613b      	str	r3, [r7, #16]
 800368a:	e05d      	b.n	8003748 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800368c:	4b31      	ldr	r3, [pc, #196]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2238      	movs	r2, #56	@ 0x38
 8003692:	4013      	ands	r3, r2
 8003694:	2b08      	cmp	r3, #8
 8003696:	d102      	bne.n	800369e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003698:	4b30      	ldr	r3, [pc, #192]	@ (800375c <HAL_RCC_GetSysClockFreq+0x100>)
 800369a:	613b      	str	r3, [r7, #16]
 800369c:	e054      	b.n	8003748 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800369e:	4b2d      	ldr	r3, [pc, #180]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	2238      	movs	r2, #56	@ 0x38
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b10      	cmp	r3, #16
 80036a8:	d138      	bne.n	800371c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80036aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	2203      	movs	r2, #3
 80036b0:	4013      	ands	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036b4:	4b27      	ldr	r3, [pc, #156]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	2207      	movs	r2, #7
 80036bc:	4013      	ands	r3, r2
 80036be:	3301      	adds	r3, #1
 80036c0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2b03      	cmp	r3, #3
 80036c6:	d10d      	bne.n	80036e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036c8:	68b9      	ldr	r1, [r7, #8]
 80036ca:	4824      	ldr	r0, [pc, #144]	@ (800375c <HAL_RCC_GetSysClockFreq+0x100>)
 80036cc:	f7fc fd1c 	bl	8000108 <__udivsi3>
 80036d0:	0003      	movs	r3, r0
 80036d2:	0019      	movs	r1, r3
 80036d4:	4b1f      	ldr	r3, [pc, #124]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	227f      	movs	r2, #127	@ 0x7f
 80036dc:	4013      	ands	r3, r2
 80036de:	434b      	muls	r3, r1
 80036e0:	617b      	str	r3, [r7, #20]
        break;
 80036e2:	e00d      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80036e4:	68b9      	ldr	r1, [r7, #8]
 80036e6:	481c      	ldr	r0, [pc, #112]	@ (8003758 <HAL_RCC_GetSysClockFreq+0xfc>)
 80036e8:	f7fc fd0e 	bl	8000108 <__udivsi3>
 80036ec:	0003      	movs	r3, r0
 80036ee:	0019      	movs	r1, r3
 80036f0:	4b18      	ldr	r3, [pc, #96]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	0a1b      	lsrs	r3, r3, #8
 80036f6:	227f      	movs	r2, #127	@ 0x7f
 80036f8:	4013      	ands	r3, r2
 80036fa:	434b      	muls	r3, r1
 80036fc:	617b      	str	r3, [r7, #20]
        break;
 80036fe:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003700:	4b14      	ldr	r3, [pc, #80]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	0f5b      	lsrs	r3, r3, #29
 8003706:	2207      	movs	r2, #7
 8003708:	4013      	ands	r3, r2
 800370a:	3301      	adds	r3, #1
 800370c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	6978      	ldr	r0, [r7, #20]
 8003712:	f7fc fcf9 	bl	8000108 <__udivsi3>
 8003716:	0003      	movs	r3, r0
 8003718:	613b      	str	r3, [r7, #16]
 800371a:	e015      	b.n	8003748 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800371c:	4b0d      	ldr	r3, [pc, #52]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2238      	movs	r2, #56	@ 0x38
 8003722:	4013      	ands	r3, r2
 8003724:	2b20      	cmp	r3, #32
 8003726:	d103      	bne.n	8003730 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003728:	2380      	movs	r3, #128	@ 0x80
 800372a:	021b      	lsls	r3, r3, #8
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	e00b      	b.n	8003748 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003730:	4b08      	ldr	r3, [pc, #32]	@ (8003754 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2238      	movs	r2, #56	@ 0x38
 8003736:	4013      	ands	r3, r2
 8003738:	2b18      	cmp	r3, #24
 800373a:	d103      	bne.n	8003744 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800373c:	23fa      	movs	r3, #250	@ 0xfa
 800373e:	01db      	lsls	r3, r3, #7
 8003740:	613b      	str	r3, [r7, #16]
 8003742:	e001      	b.n	8003748 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003748:	693b      	ldr	r3, [r7, #16]
}
 800374a:	0018      	movs	r0, r3
 800374c:	46bd      	mov	sp, r7
 800374e:	b006      	add	sp, #24
 8003750:	bd80      	pop	{r7, pc}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	40021000 	.word	0x40021000
 8003758:	00f42400 	.word	0x00f42400
 800375c:	007a1200 	.word	0x007a1200

08003760 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003764:	4b02      	ldr	r3, [pc, #8]	@ (8003770 <HAL_RCC_GetHCLKFreq+0x10>)
 8003766:	681b      	ldr	r3, [r3, #0]
}
 8003768:	0018      	movs	r0, r3
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	46c0      	nop			@ (mov r8, r8)
 8003770:	20000004 	.word	0x20000004

08003774 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003774:	b5b0      	push	{r4, r5, r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003778:	f7ff fff2 	bl	8003760 <HAL_RCC_GetHCLKFreq>
 800377c:	0004      	movs	r4, r0
 800377e:	f7ff fb3f 	bl	8002e00 <LL_RCC_GetAPB1Prescaler>
 8003782:	0003      	movs	r3, r0
 8003784:	0b1a      	lsrs	r2, r3, #12
 8003786:	4b05      	ldr	r3, [pc, #20]	@ (800379c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003788:	0092      	lsls	r2, r2, #2
 800378a:	58d3      	ldr	r3, [r2, r3]
 800378c:	221f      	movs	r2, #31
 800378e:	4013      	ands	r3, r2
 8003790:	40dc      	lsrs	r4, r3
 8003792:	0023      	movs	r3, r4
}
 8003794:	0018      	movs	r0, r3
 8003796:	46bd      	mov	sp, r7
 8003798:	bdb0      	pop	{r4, r5, r7, pc}
 800379a:	46c0      	nop			@ (mov r8, r8)
 800379c:	08007bc8 	.word	0x08007bc8

080037a0 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2207      	movs	r2, #7
 80037ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80037b0:	4b0e      	ldr	r3, [pc, #56]	@ (80037ec <HAL_RCC_GetClockConfig+0x4c>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	2207      	movs	r2, #7
 80037b6:	401a      	ands	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <HAL_RCC_GetClockConfig+0x4c>)
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	23f0      	movs	r3, #240	@ 0xf0
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	401a      	ands	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 80037ca:	4b08      	ldr	r3, [pc, #32]	@ (80037ec <HAL_RCC_GetClockConfig+0x4c>)
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	23e0      	movs	r3, #224	@ 0xe0
 80037d0:	01db      	lsls	r3, r3, #7
 80037d2:	401a      	ands	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80037d8:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <HAL_RCC_GetClockConfig+0x50>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2207      	movs	r2, #7
 80037de:	401a      	ands	r2, r3
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	601a      	str	r2, [r3, #0]
}
 80037e4:	46c0      	nop			@ (mov r8, r8)
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b002      	add	sp, #8
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40022000 	.word	0x40022000

080037f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80037fc:	2313      	movs	r3, #19
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	2200      	movs	r2, #0
 8003802:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003804:	2312      	movs	r3, #18
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	2380      	movs	r3, #128	@ 0x80
 8003812:	029b      	lsls	r3, r3, #10
 8003814:	4013      	ands	r3, r2
 8003816:	d100      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003818:	e0a3      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381a:	2011      	movs	r0, #17
 800381c:	183b      	adds	r3, r7, r0
 800381e:	2200      	movs	r2, #0
 8003820:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003822:	4ba5      	ldr	r3, [pc, #660]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003824:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003826:	2380      	movs	r3, #128	@ 0x80
 8003828:	055b      	lsls	r3, r3, #21
 800382a:	4013      	ands	r3, r2
 800382c:	d110      	bne.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382e:	4ba2      	ldr	r3, [pc, #648]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003830:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003832:	4ba1      	ldr	r3, [pc, #644]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003834:	2180      	movs	r1, #128	@ 0x80
 8003836:	0549      	lsls	r1, r1, #21
 8003838:	430a      	orrs	r2, r1
 800383a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800383c:	4b9e      	ldr	r3, [pc, #632]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800383e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003840:	2380      	movs	r3, #128	@ 0x80
 8003842:	055b      	lsls	r3, r3, #21
 8003844:	4013      	ands	r3, r2
 8003846:	60bb      	str	r3, [r7, #8]
 8003848:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800384a:	183b      	adds	r3, r7, r0
 800384c:	2201      	movs	r2, #1
 800384e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003850:	4b9a      	ldr	r3, [pc, #616]	@ (8003abc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	4b99      	ldr	r3, [pc, #612]	@ (8003abc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003856:	2180      	movs	r1, #128	@ 0x80
 8003858:	0049      	lsls	r1, r1, #1
 800385a:	430a      	orrs	r2, r1
 800385c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800385e:	f7fd fd87 	bl	8001370 <HAL_GetTick>
 8003862:	0003      	movs	r3, r0
 8003864:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003866:	e00b      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003868:	f7fd fd82 	bl	8001370 <HAL_GetTick>
 800386c:	0002      	movs	r2, r0
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d904      	bls.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003876:	2313      	movs	r3, #19
 8003878:	18fb      	adds	r3, r7, r3
 800387a:	2203      	movs	r2, #3
 800387c:	701a      	strb	r2, [r3, #0]
        break;
 800387e:	e005      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003880:	4b8e      	ldr	r3, [pc, #568]	@ (8003abc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	2380      	movs	r3, #128	@ 0x80
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4013      	ands	r3, r2
 800388a:	d0ed      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800388c:	2313      	movs	r3, #19
 800388e:	18fb      	adds	r3, r7, r3
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d154      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003896:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003898:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800389a:	23c0      	movs	r3, #192	@ 0xc0
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4013      	ands	r3, r2
 80038a0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d019      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d014      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80038b2:	4b81      	ldr	r3, [pc, #516]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b6:	4a82      	ldr	r2, [pc, #520]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80038b8:	4013      	ands	r3, r2
 80038ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038bc:	4b7e      	ldr	r3, [pc, #504]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038c0:	4b7d      	ldr	r3, [pc, #500]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038c2:	2180      	movs	r1, #128	@ 0x80
 80038c4:	0249      	lsls	r1, r1, #9
 80038c6:	430a      	orrs	r2, r1
 80038c8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038ca:	4b7b      	ldr	r3, [pc, #492]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038ce:	4b7a      	ldr	r3, [pc, #488]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038d0:	497c      	ldr	r1, [pc, #496]	@ (8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80038d2:	400a      	ands	r2, r1
 80038d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038d6:	4b78      	ldr	r3, [pc, #480]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	2201      	movs	r2, #1
 80038e0:	4013      	ands	r3, r2
 80038e2:	d016      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fd fd44 	bl	8001370 <HAL_GetTick>
 80038e8:	0003      	movs	r3, r0
 80038ea:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ec:	e00c      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ee:	f7fd fd3f 	bl	8001370 <HAL_GetTick>
 80038f2:	0002      	movs	r2, r0
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	4a73      	ldr	r2, [pc, #460]	@ (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d904      	bls.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80038fe:	2313      	movs	r3, #19
 8003900:	18fb      	adds	r3, r7, r3
 8003902:	2203      	movs	r2, #3
 8003904:	701a      	strb	r2, [r3, #0]
            break;
 8003906:	e004      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003908:	4b6b      	ldr	r3, [pc, #428]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800390a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390c:	2202      	movs	r2, #2
 800390e:	4013      	ands	r3, r2
 8003910:	d0ed      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003912:	2313      	movs	r3, #19
 8003914:	18fb      	adds	r3, r7, r3
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10a      	bne.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800391c:	4b66      	ldr	r3, [pc, #408]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800391e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003920:	4a67      	ldr	r2, [pc, #412]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003922:	4013      	ands	r3, r2
 8003924:	0019      	movs	r1, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800392a:	4b63      	ldr	r3, [pc, #396]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800392c:	430a      	orrs	r2, r1
 800392e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003930:	e00c      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003932:	2312      	movs	r3, #18
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	2213      	movs	r2, #19
 8003938:	18ba      	adds	r2, r7, r2
 800393a:	7812      	ldrb	r2, [r2, #0]
 800393c:	701a      	strb	r2, [r3, #0]
 800393e:	e005      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003940:	2312      	movs	r3, #18
 8003942:	18fb      	adds	r3, r7, r3
 8003944:	2213      	movs	r2, #19
 8003946:	18ba      	adds	r2, r7, r2
 8003948:	7812      	ldrb	r2, [r2, #0]
 800394a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800394c:	2311      	movs	r3, #17
 800394e:	18fb      	adds	r3, r7, r3
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d105      	bne.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003956:	4b58      	ldr	r3, [pc, #352]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003958:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800395a:	4b57      	ldr	r3, [pc, #348]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800395c:	495b      	ldr	r1, [pc, #364]	@ (8003acc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800395e:	400a      	ands	r2, r1
 8003960:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2201      	movs	r2, #1
 8003968:	4013      	ands	r3, r2
 800396a:	d009      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800396c:	4b52      	ldr	r3, [pc, #328]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800396e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003970:	2203      	movs	r2, #3
 8003972:	4393      	bics	r3, r2
 8003974:	0019      	movs	r1, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685a      	ldr	r2, [r3, #4]
 800397a:	4b4f      	ldr	r3, [pc, #316]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800397c:	430a      	orrs	r2, r1
 800397e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2210      	movs	r2, #16
 8003986:	4013      	ands	r3, r2
 8003988:	d009      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800398a:	4b4b      	ldr	r3, [pc, #300]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800398c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800398e:	4a50      	ldr	r2, [pc, #320]	@ (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003990:	4013      	ands	r3, r2
 8003992:	0019      	movs	r1, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	4b47      	ldr	r3, [pc, #284]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800399a:	430a      	orrs	r2, r1
 800399c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	2380      	movs	r3, #128	@ 0x80
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4013      	ands	r3, r2
 80039a8:	d009      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039aa:	4b43      	ldr	r3, [pc, #268]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ae:	4a49      	ldr	r2, [pc, #292]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	0019      	movs	r1, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	695a      	ldr	r2, [r3, #20]
 80039b8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039ba:	430a      	orrs	r2, r1
 80039bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	2380      	movs	r3, #128	@ 0x80
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	4013      	ands	r3, r2
 80039c8:	d009      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039ca:	4b3b      	ldr	r3, [pc, #236]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ce:	4a42      	ldr	r2, [pc, #264]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	0019      	movs	r1, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	699a      	ldr	r2, [r3, #24]
 80039d8:	4b37      	ldr	r3, [pc, #220]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039da:	430a      	orrs	r2, r1
 80039dc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2220      	movs	r2, #32
 80039e4:	4013      	ands	r3, r2
 80039e6:	d009      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039e8:	4b33      	ldr	r3, [pc, #204]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ec:	4a3b      	ldr	r2, [pc, #236]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80039ee:	4013      	ands	r3, r2
 80039f0:	0019      	movs	r1, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	4b30      	ldr	r3, [pc, #192]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039f8:	430a      	orrs	r2, r1
 80039fa:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	2380      	movs	r3, #128	@ 0x80
 8003a02:	01db      	lsls	r3, r3, #7
 8003a04:	4013      	ands	r3, r2
 8003a06:	d015      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a08:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	0899      	lsrs	r1, r3, #2
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	69da      	ldr	r2, [r3, #28]
 8003a14:	4b28      	ldr	r3, [pc, #160]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a16:	430a      	orrs	r2, r1
 8003a18:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	69da      	ldr	r2, [r3, #28]
 8003a1e:	2380      	movs	r3, #128	@ 0x80
 8003a20:	05db      	lsls	r3, r3, #23
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d106      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003a26:	4b24      	ldr	r3, [pc, #144]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	4b23      	ldr	r3, [pc, #140]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a2c:	2180      	movs	r1, #128	@ 0x80
 8003a2e:	0249      	lsls	r1, r1, #9
 8003a30:	430a      	orrs	r2, r1
 8003a32:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	2380      	movs	r3, #128	@ 0x80
 8003a3a:	039b      	lsls	r3, r3, #14
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d016      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003a40:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a44:	4a26      	ldr	r2, [pc, #152]	@ (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003a46:	4013      	ands	r3, r2
 8003a48:	0019      	movs	r1, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1a      	ldr	r2, [r3, #32]
 8003a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a50:	430a      	orrs	r2, r1
 8003a52:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1a      	ldr	r2, [r3, #32]
 8003a58:	2380      	movs	r3, #128	@ 0x80
 8003a5a:	03db      	lsls	r3, r3, #15
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d106      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003a60:	4b15      	ldr	r3, [pc, #84]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a62:	68da      	ldr	r2, [r3, #12]
 8003a64:	4b14      	ldr	r3, [pc, #80]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a66:	2180      	movs	r1, #128	@ 0x80
 8003a68:	0449      	lsls	r1, r1, #17
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	2380      	movs	r3, #128	@ 0x80
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	4013      	ands	r3, r2
 8003a78:	d016      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7e:	4a19      	ldr	r2, [pc, #100]	@ (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a80:	4013      	ands	r3, r2
 8003a82:	0019      	movs	r1, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691a      	ldr	r2, [r3, #16]
 8003a88:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	691a      	ldr	r2, [r3, #16]
 8003a92:	2380      	movs	r3, #128	@ 0x80
 8003a94:	01db      	lsls	r3, r3, #7
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d106      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003a9a:	4b07      	ldr	r3, [pc, #28]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	4b06      	ldr	r3, [pc, #24]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003aa0:	2180      	movs	r1, #128	@ 0x80
 8003aa2:	0249      	lsls	r1, r1, #9
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003aa8:	2312      	movs	r3, #18
 8003aaa:	18fb      	adds	r3, r7, r3
 8003aac:	781b      	ldrb	r3, [r3, #0]
}
 8003aae:	0018      	movs	r0, r3
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	b006      	add	sp, #24
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	46c0      	nop			@ (mov r8, r8)
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	40007000 	.word	0x40007000
 8003ac0:	fffffcff 	.word	0xfffffcff
 8003ac4:	fffeffff 	.word	0xfffeffff
 8003ac8:	00001388 	.word	0x00001388
 8003acc:	efffffff 	.word	0xefffffff
 8003ad0:	fffff3ff 	.word	0xfffff3ff
 8003ad4:	fff3ffff 	.word	0xfff3ffff
 8003ad8:	ffcfffff 	.word	0xffcfffff
 8003adc:	ffffcfff 	.word	0xffffcfff
 8003ae0:	ffbfffff 	.word	0xffbfffff
 8003ae4:	ffff3fff 	.word	0xffff3fff

08003ae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e04a      	b.n	8003b90 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	223d      	movs	r2, #61	@ 0x3d
 8003afe:	5c9b      	ldrb	r3, [r3, r2]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d107      	bne.n	8003b16 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	223c      	movs	r2, #60	@ 0x3c
 8003b0a:	2100      	movs	r1, #0
 8003b0c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	0018      	movs	r0, r3
 8003b12:	f000 f841 	bl	8003b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	223d      	movs	r2, #61	@ 0x3d
 8003b1a:	2102      	movs	r1, #2
 8003b1c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	3304      	adds	r3, #4
 8003b26:	0019      	movs	r1, r3
 8003b28:	0010      	movs	r0, r2
 8003b2a:	f000 f9b9 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2248      	movs	r2, #72	@ 0x48
 8003b32:	2101      	movs	r1, #1
 8003b34:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	223e      	movs	r2, #62	@ 0x3e
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	5499      	strb	r1, [r3, r2]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	223f      	movs	r2, #63	@ 0x3f
 8003b42:	2101      	movs	r1, #1
 8003b44:	5499      	strb	r1, [r3, r2]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2240      	movs	r2, #64	@ 0x40
 8003b4a:	2101      	movs	r1, #1
 8003b4c:	5499      	strb	r1, [r3, r2]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2241      	movs	r2, #65	@ 0x41
 8003b52:	2101      	movs	r1, #1
 8003b54:	5499      	strb	r1, [r3, r2]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2242      	movs	r2, #66	@ 0x42
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	5499      	strb	r1, [r3, r2]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2243      	movs	r2, #67	@ 0x43
 8003b62:	2101      	movs	r1, #1
 8003b64:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2244      	movs	r2, #68	@ 0x44
 8003b6a:	2101      	movs	r1, #1
 8003b6c:	5499      	strb	r1, [r3, r2]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2245      	movs	r2, #69	@ 0x45
 8003b72:	2101      	movs	r1, #1
 8003b74:	5499      	strb	r1, [r3, r2]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2246      	movs	r2, #70	@ 0x46
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	5499      	strb	r1, [r3, r2]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2247      	movs	r2, #71	@ 0x47
 8003b82:	2101      	movs	r1, #1
 8003b84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	223d      	movs	r2, #61	@ 0x3d
 8003b8a:	2101      	movs	r1, #1
 8003b8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	0018      	movs	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b002      	add	sp, #8
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ba0:	46c0      	nop			@ (mov r8, r8)
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	b002      	add	sp, #8
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	223d      	movs	r2, #61	@ 0x3d
 8003bb4:	5c9b      	ldrb	r3, [r3, r2]
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d001      	beq.n	8003bc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e03d      	b.n	8003c3c <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	223d      	movs	r2, #61	@ 0x3d
 8003bc4:	2102      	movs	r1, #2
 8003bc6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a19      	ldr	r2, [pc, #100]	@ (8003c44 <HAL_TIM_Base_Start_IT+0x9c>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d00a      	beq.n	8003bf8 <HAL_TIM_Base_Start_IT+0x50>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	2380      	movs	r3, #128	@ 0x80
 8003be8:	05db      	lsls	r3, r3, #23
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d004      	beq.n	8003bf8 <HAL_TIM_Base_Start_IT+0x50>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a15      	ldr	r2, [pc, #84]	@ (8003c48 <HAL_TIM_Base_Start_IT+0xa0>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d116      	bne.n	8003c26 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	4a13      	ldr	r2, [pc, #76]	@ (8003c4c <HAL_TIM_Base_Start_IT+0xa4>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2b06      	cmp	r3, #6
 8003c08:	d016      	beq.n	8003c38 <HAL_TIM_Base_Start_IT+0x90>
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	2380      	movs	r3, #128	@ 0x80
 8003c0e:	025b      	lsls	r3, r3, #9
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d011      	beq.n	8003c38 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2101      	movs	r1, #1
 8003c20:	430a      	orrs	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c24:	e008      	b.n	8003c38 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2101      	movs	r1, #1
 8003c32:	430a      	orrs	r2, r1
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	e000      	b.n	8003c3a <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c38:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b004      	add	sp, #16
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40012c00 	.word	0x40012c00
 8003c48:	40000400 	.word	0x40000400
 8003c4c:	00010007 	.word	0x00010007

08003c50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	d021      	beq.n	8003cb4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2202      	movs	r2, #2
 8003c74:	4013      	ands	r3, r2
 8003c76:	d01d      	beq.n	8003cb4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2203      	movs	r2, #3
 8003c7e:	4252      	negs	r2, r2
 8003c80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	2203      	movs	r2, #3
 8003c90:	4013      	ands	r3, r2
 8003c92:	d004      	beq.n	8003c9e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	0018      	movs	r0, r3
 8003c98:	f000 f8ea 	bl	8003e70 <HAL_TIM_IC_CaptureCallback>
 8003c9c:	e007      	b.n	8003cae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f000 f8dd 	bl	8003e60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	0018      	movs	r0, r3
 8003caa:	f000 f8e9 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	2204      	movs	r2, #4
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d022      	beq.n	8003d02 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2204      	movs	r2, #4
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	d01e      	beq.n	8003d02 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2205      	movs	r2, #5
 8003cca:	4252      	negs	r2, r2
 8003ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699a      	ldr	r2, [r3, #24]
 8003cda:	23c0      	movs	r3, #192	@ 0xc0
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	4013      	ands	r3, r2
 8003ce0:	d004      	beq.n	8003cec <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f000 f8c3 	bl	8003e70 <HAL_TIM_IC_CaptureCallback>
 8003cea:	e007      	b.n	8003cfc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	0018      	movs	r0, r3
 8003cf0:	f000 f8b6 	bl	8003e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f000 f8c2 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	2208      	movs	r2, #8
 8003d06:	4013      	ands	r3, r2
 8003d08:	d021      	beq.n	8003d4e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2208      	movs	r2, #8
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d01d      	beq.n	8003d4e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	2209      	movs	r2, #9
 8003d18:	4252      	negs	r2, r2
 8003d1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2204      	movs	r2, #4
 8003d20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	2203      	movs	r2, #3
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d004      	beq.n	8003d38 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	0018      	movs	r0, r3
 8003d32:	f000 f89d 	bl	8003e70 <HAL_TIM_IC_CaptureCallback>
 8003d36:	e007      	b.n	8003d48 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	f000 f890 	bl	8003e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	0018      	movs	r0, r3
 8003d44:	f000 f89c 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	2210      	movs	r2, #16
 8003d52:	4013      	ands	r3, r2
 8003d54:	d022      	beq.n	8003d9c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2210      	movs	r2, #16
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	d01e      	beq.n	8003d9c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2211      	movs	r2, #17
 8003d64:	4252      	negs	r2, r2
 8003d66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2208      	movs	r2, #8
 8003d6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	69da      	ldr	r2, [r3, #28]
 8003d74:	23c0      	movs	r3, #192	@ 0xc0
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	4013      	ands	r3, r2
 8003d7a:	d004      	beq.n	8003d86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	0018      	movs	r0, r3
 8003d80:	f000 f876 	bl	8003e70 <HAL_TIM_IC_CaptureCallback>
 8003d84:	e007      	b.n	8003d96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f000 f869 	bl	8003e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	0018      	movs	r0, r3
 8003d92:	f000 f875 	bl	8003e80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	4013      	ands	r3, r2
 8003da2:	d00c      	beq.n	8003dbe <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2201      	movs	r2, #1
 8003da8:	4013      	ands	r3, r2
 8003daa:	d008      	beq.n	8003dbe <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2202      	movs	r2, #2
 8003db2:	4252      	negs	r2, r2
 8003db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	0018      	movs	r0, r3
 8003dba:	f7fd f809 	bl	8000dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2280      	movs	r2, #128	@ 0x80
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	d104      	bne.n	8003dd0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	2380      	movs	r3, #128	@ 0x80
 8003dca:	019b      	lsls	r3, r3, #6
 8003dcc:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003dce:	d00b      	beq.n	8003de8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2280      	movs	r2, #128	@ 0x80
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	d007      	beq.n	8003de8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a1e      	ldr	r2, [pc, #120]	@ (8003e58 <HAL_TIM_IRQHandler+0x208>)
 8003dde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	0018      	movs	r0, r3
 8003de4:	f000 f8e8 	bl	8003fb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	2380      	movs	r3, #128	@ 0x80
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	4013      	ands	r3, r2
 8003df0:	d00b      	beq.n	8003e0a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2280      	movs	r2, #128	@ 0x80
 8003df6:	4013      	ands	r3, r2
 8003df8:	d007      	beq.n	8003e0a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a17      	ldr	r2, [pc, #92]	@ (8003e5c <HAL_TIM_IRQHandler+0x20c>)
 8003e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	0018      	movs	r0, r3
 8003e06:	f000 f8df 	bl	8003fc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2240      	movs	r2, #64	@ 0x40
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d00c      	beq.n	8003e2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2240      	movs	r2, #64	@ 0x40
 8003e16:	4013      	ands	r3, r2
 8003e18:	d008      	beq.n	8003e2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2241      	movs	r2, #65	@ 0x41
 8003e20:	4252      	negs	r2, r2
 8003e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	0018      	movs	r0, r3
 8003e28:	f000 f832 	bl	8003e90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	4013      	ands	r3, r2
 8003e32:	d00c      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2220      	movs	r2, #32
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d008      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2221      	movs	r2, #33	@ 0x21
 8003e42:	4252      	negs	r2, r2
 8003e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f000 f8ad 	bl	8003fa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	46bd      	mov	sp, r7
 8003e52:	b004      	add	sp, #16
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	46c0      	nop			@ (mov r8, r8)
 8003e58:	ffffdf7f 	.word	0xffffdf7f
 8003e5c:	fffffeff 	.word	0xfffffeff

08003e60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e68:	46c0      	nop			@ (mov r8, r8)
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b002      	add	sp, #8
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e78:	46c0      	nop			@ (mov r8, r8)
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b002      	add	sp, #8
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e88:	46c0      	nop			@ (mov r8, r8)
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	b002      	add	sp, #8
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e98:	46c0      	nop			@ (mov r8, r8)
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b002      	add	sp, #8
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a37      	ldr	r2, [pc, #220]	@ (8003f90 <TIM_Base_SetConfig+0xf0>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d008      	beq.n	8003eca <TIM_Base_SetConfig+0x2a>
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	2380      	movs	r3, #128	@ 0x80
 8003ebc:	05db      	lsls	r3, r3, #23
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d003      	beq.n	8003eca <TIM_Base_SetConfig+0x2a>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a33      	ldr	r2, [pc, #204]	@ (8003f94 <TIM_Base_SetConfig+0xf4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d108      	bne.n	8003edc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2270      	movs	r2, #112	@ 0x70
 8003ece:	4393      	bics	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a2c      	ldr	r2, [pc, #176]	@ (8003f90 <TIM_Base_SetConfig+0xf0>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d014      	beq.n	8003f0e <TIM_Base_SetConfig+0x6e>
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	2380      	movs	r3, #128	@ 0x80
 8003ee8:	05db      	lsls	r3, r3, #23
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d00f      	beq.n	8003f0e <TIM_Base_SetConfig+0x6e>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a28      	ldr	r2, [pc, #160]	@ (8003f94 <TIM_Base_SetConfig+0xf4>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d00b      	beq.n	8003f0e <TIM_Base_SetConfig+0x6e>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a27      	ldr	r2, [pc, #156]	@ (8003f98 <TIM_Base_SetConfig+0xf8>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d007      	beq.n	8003f0e <TIM_Base_SetConfig+0x6e>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a26      	ldr	r2, [pc, #152]	@ (8003f9c <TIM_Base_SetConfig+0xfc>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d003      	beq.n	8003f0e <TIM_Base_SetConfig+0x6e>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a25      	ldr	r2, [pc, #148]	@ (8003fa0 <TIM_Base_SetConfig+0x100>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d108      	bne.n	8003f20 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4a24      	ldr	r2, [pc, #144]	@ (8003fa4 <TIM_Base_SetConfig+0x104>)
 8003f12:	4013      	ands	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2280      	movs	r2, #128	@ 0x80
 8003f24:	4393      	bics	r3, r2
 8003f26:	001a      	movs	r2, r3
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	689a      	ldr	r2, [r3, #8]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a11      	ldr	r2, [pc, #68]	@ (8003f90 <TIM_Base_SetConfig+0xf0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d007      	beq.n	8003f5e <TIM_Base_SetConfig+0xbe>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a12      	ldr	r2, [pc, #72]	@ (8003f9c <TIM_Base_SetConfig+0xfc>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d003      	beq.n	8003f5e <TIM_Base_SetConfig+0xbe>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a11      	ldr	r2, [pc, #68]	@ (8003fa0 <TIM_Base_SetConfig+0x100>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d103      	bne.n	8003f66 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	691a      	ldr	r2, [r3, #16]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	2201      	movs	r2, #1
 8003f72:	4013      	ands	r3, r2
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d106      	bne.n	8003f86 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	4393      	bics	r3, r2
 8003f80:	001a      	movs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	611a      	str	r2, [r3, #16]
  }
}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b004      	add	sp, #16
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			@ (mov r8, r8)
 8003f90:	40012c00 	.word	0x40012c00
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40002000 	.word	0x40002000
 8003f9c:	40014400 	.word	0x40014400
 8003fa0:	40014800 	.word	0x40014800
 8003fa4:	fffffcff 	.word	0xfffffcff

08003fa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fb0:	46c0      	nop			@ (mov r8, r8)
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b002      	add	sp, #8
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fc0:	46c0      	nop			@ (mov r8, r8)
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	b002      	add	sp, #8
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003fd0:	46c0      	nop			@ (mov r8, r8)
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	b002      	add	sp, #8
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d101      	bne.n	8003fea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e046      	b.n	8004078 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2288      	movs	r2, #136	@ 0x88
 8003fee:	589b      	ldr	r3, [r3, r2]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d107      	bne.n	8004004 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2284      	movs	r2, #132	@ 0x84
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	0018      	movs	r0, r3
 8004000:	f7fd f80a 	bl	8001018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2288      	movs	r2, #136	@ 0x88
 8004008:	2124      	movs	r1, #36	@ 0x24
 800400a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2101      	movs	r1, #1
 8004018:	438a      	bics	r2, r1
 800401a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	0018      	movs	r0, r3
 8004028:	f000 fef0 	bl	8004e0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	0018      	movs	r0, r3
 8004030:	f000 fc74 	bl	800491c <UART_SetConfig>
 8004034:	0003      	movs	r3, r0
 8004036:	2b01      	cmp	r3, #1
 8004038:	d101      	bne.n	800403e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e01c      	b.n	8004078 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	490d      	ldr	r1, [pc, #52]	@ (8004080 <HAL_UART_Init+0xa8>)
 800404a:	400a      	ands	r2, r1
 800404c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	212a      	movs	r1, #42	@ 0x2a
 800405a:	438a      	bics	r2, r1
 800405c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2101      	movs	r1, #1
 800406a:	430a      	orrs	r2, r1
 800406c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	0018      	movs	r0, r3
 8004072:	f000 ff7f 	bl	8004f74 <UART_CheckIdleState>
 8004076:	0003      	movs	r3, r0
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	b002      	add	sp, #8
 800407e:	bd80      	pop	{r7, pc}
 8004080:	ffffb7ff 	.word	0xffffb7ff

08004084 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b08a      	sub	sp, #40	@ 0x28
 8004088:	af02      	add	r7, sp, #8
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	603b      	str	r3, [r7, #0]
 8004090:	1dbb      	adds	r3, r7, #6
 8004092:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2288      	movs	r2, #136	@ 0x88
 8004098:	589b      	ldr	r3, [r3, r2]
 800409a:	2b20      	cmp	r3, #32
 800409c:	d000      	beq.n	80040a0 <HAL_UART_Transmit+0x1c>
 800409e:	e090      	b.n	80041c2 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d003      	beq.n	80040ae <HAL_UART_Transmit+0x2a>
 80040a6:	1dbb      	adds	r3, r7, #6
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e088      	b.n	80041c4 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	689a      	ldr	r2, [r3, #8]
 80040b6:	2380      	movs	r3, #128	@ 0x80
 80040b8:	015b      	lsls	r3, r3, #5
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d109      	bne.n	80040d2 <HAL_UART_Transmit+0x4e>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d105      	bne.n	80040d2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	2201      	movs	r2, #1
 80040ca:	4013      	ands	r3, r2
 80040cc:	d001      	beq.n	80040d2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e078      	b.n	80041c4 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2290      	movs	r2, #144	@ 0x90
 80040d6:	2100      	movs	r1, #0
 80040d8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2288      	movs	r2, #136	@ 0x88
 80040de:	2121      	movs	r1, #33	@ 0x21
 80040e0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040e2:	f7fd f945 	bl	8001370 <HAL_GetTick>
 80040e6:	0003      	movs	r3, r0
 80040e8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	1dba      	adds	r2, r7, #6
 80040ee:	2154      	movs	r1, #84	@ 0x54
 80040f0:	8812      	ldrh	r2, [r2, #0]
 80040f2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	1dba      	adds	r2, r7, #6
 80040f8:	2156      	movs	r1, #86	@ 0x56
 80040fa:	8812      	ldrh	r2, [r2, #0]
 80040fc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	689a      	ldr	r2, [r3, #8]
 8004102:	2380      	movs	r3, #128	@ 0x80
 8004104:	015b      	lsls	r3, r3, #5
 8004106:	429a      	cmp	r2, r3
 8004108:	d108      	bne.n	800411c <HAL_UART_Transmit+0x98>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d104      	bne.n	800411c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004112:	2300      	movs	r3, #0
 8004114:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	61bb      	str	r3, [r7, #24]
 800411a:	e003      	b.n	8004124 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004120:	2300      	movs	r3, #0
 8004122:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004124:	e030      	b.n	8004188 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	0013      	movs	r3, r2
 8004130:	2200      	movs	r2, #0
 8004132:	2180      	movs	r1, #128	@ 0x80
 8004134:	f000 ffc8 	bl	80050c8 <UART_WaitOnFlagUntilTimeout>
 8004138:	1e03      	subs	r3, r0, #0
 800413a:	d005      	beq.n	8004148 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2288      	movs	r2, #136	@ 0x88
 8004140:	2120      	movs	r1, #32
 8004142:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e03d      	b.n	80041c4 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10b      	bne.n	8004166 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	001a      	movs	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	05d2      	lsls	r2, r2, #23
 800415a:	0dd2      	lsrs	r2, r2, #23
 800415c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	3302      	adds	r3, #2
 8004162:	61bb      	str	r3, [r7, #24]
 8004164:	e007      	b.n	8004176 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	781a      	ldrb	r2, [r3, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	3301      	adds	r3, #1
 8004174:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2256      	movs	r2, #86	@ 0x56
 800417a:	5a9b      	ldrh	r3, [r3, r2]
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b299      	uxth	r1, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2256      	movs	r2, #86	@ 0x56
 8004186:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2256      	movs	r2, #86	@ 0x56
 800418c:	5a9b      	ldrh	r3, [r3, r2]
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1c8      	bne.n	8004126 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	68f8      	ldr	r0, [r7, #12]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	0013      	movs	r3, r2
 800419e:	2200      	movs	r2, #0
 80041a0:	2140      	movs	r1, #64	@ 0x40
 80041a2:	f000 ff91 	bl	80050c8 <UART_WaitOnFlagUntilTimeout>
 80041a6:	1e03      	subs	r3, r0, #0
 80041a8:	d005      	beq.n	80041b6 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2288      	movs	r2, #136	@ 0x88
 80041ae:	2120      	movs	r1, #32
 80041b0:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e006      	b.n	80041c4 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2288      	movs	r2, #136	@ 0x88
 80041ba:	2120      	movs	r1, #32
 80041bc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80041be:	2300      	movs	r3, #0
 80041c0:	e000      	b.n	80041c4 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80041c2:	2302      	movs	r3, #2
  }
}
 80041c4:	0018      	movs	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b008      	add	sp, #32
 80041ca:	bd80      	pop	{r7, pc}

080041cc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	1dbb      	adds	r3, r7, #6
 80041d8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	228c      	movs	r2, #140	@ 0x8c
 80041de:	589b      	ldr	r3, [r3, r2]
 80041e0:	2b20      	cmp	r3, #32
 80041e2:	d14a      	bne.n	800427a <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d003      	beq.n	80041f2 <HAL_UART_Receive_DMA+0x26>
 80041ea:	1dbb      	adds	r3, r7, #6
 80041ec:	881b      	ldrh	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e042      	b.n	800427c <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	2380      	movs	r3, #128	@ 0x80
 80041fc:	015b      	lsls	r3, r3, #5
 80041fe:	429a      	cmp	r2, r3
 8004200:	d109      	bne.n	8004216 <HAL_UART_Receive_DMA+0x4a>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d105      	bne.n	8004216 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	2201      	movs	r2, #1
 800420e:	4013      	ands	r3, r2
 8004210:	d001      	beq.n	8004216 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e032      	b.n	800427c <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a18      	ldr	r2, [pc, #96]	@ (8004284 <HAL_UART_Receive_DMA+0xb8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d020      	beq.n	8004268 <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	2380      	movs	r3, #128	@ 0x80
 800422e:	041b      	lsls	r3, r3, #16
 8004230:	4013      	ands	r3, r2
 8004232:	d019      	beq.n	8004268 <HAL_UART_Receive_DMA+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004234:	f3ef 8310 	mrs	r3, PRIMASK
 8004238:	613b      	str	r3, [r7, #16]
  return(result);
 800423a:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800423c:	61fb      	str	r3, [r7, #28]
 800423e:	2301      	movs	r3, #1
 8004240:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f383 8810 	msr	PRIMASK, r3
}
 8004248:	46c0      	nop			@ (mov r8, r8)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2180      	movs	r1, #128	@ 0x80
 8004256:	04c9      	lsls	r1, r1, #19
 8004258:	430a      	orrs	r2, r1
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	f383 8810 	msr	PRIMASK, r3
}
 8004266:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004268:	1dbb      	adds	r3, r7, #6
 800426a:	881a      	ldrh	r2, [r3, #0]
 800426c:	68b9      	ldr	r1, [r7, #8]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	0018      	movs	r0, r3
 8004272:	f000 ff99 	bl	80051a8 <UART_Start_Receive_DMA>
 8004276:	0003      	movs	r3, r0
 8004278:	e000      	b.n	800427c <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800427a:	2302      	movs	r3, #2
  }
}
 800427c:	0018      	movs	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	b008      	add	sp, #32
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40008000 	.word	0x40008000

08004288 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004288:	b5b0      	push	{r4, r5, r7, lr}
 800428a:	b0aa      	sub	sp, #168	@ 0xa8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	22a4      	movs	r2, #164	@ 0xa4
 8004298:	18b9      	adds	r1, r7, r2
 800429a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	20a0      	movs	r0, #160	@ 0xa0
 80042a4:	1839      	adds	r1, r7, r0
 80042a6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	249c      	movs	r4, #156	@ 0x9c
 80042b0:	1939      	adds	r1, r7, r4
 80042b2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80042b4:	0011      	movs	r1, r2
 80042b6:	18bb      	adds	r3, r7, r2
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4aa2      	ldr	r2, [pc, #648]	@ (8004544 <HAL_UART_IRQHandler+0x2bc>)
 80042bc:	4013      	ands	r3, r2
 80042be:	2298      	movs	r2, #152	@ 0x98
 80042c0:	18bd      	adds	r5, r7, r2
 80042c2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80042c4:	18bb      	adds	r3, r7, r2
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d11a      	bne.n	8004302 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80042cc:	187b      	adds	r3, r7, r1
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2220      	movs	r2, #32
 80042d2:	4013      	ands	r3, r2
 80042d4:	d015      	beq.n	8004302 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80042d6:	183b      	adds	r3, r7, r0
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2220      	movs	r2, #32
 80042dc:	4013      	ands	r3, r2
 80042de:	d105      	bne.n	80042ec <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80042e0:	193b      	adds	r3, r7, r4
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	2380      	movs	r3, #128	@ 0x80
 80042e6:	055b      	lsls	r3, r3, #21
 80042e8:	4013      	ands	r3, r2
 80042ea:	d00a      	beq.n	8004302 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d100      	bne.n	80042f6 <HAL_UART_IRQHandler+0x6e>
 80042f4:	e2dc      	b.n	80048b0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	0010      	movs	r0, r2
 80042fe:	4798      	blx	r3
      }
      return;
 8004300:	e2d6      	b.n	80048b0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004302:	2398      	movs	r3, #152	@ 0x98
 8004304:	18fb      	adds	r3, r7, r3
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d100      	bne.n	800430e <HAL_UART_IRQHandler+0x86>
 800430c:	e122      	b.n	8004554 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800430e:	239c      	movs	r3, #156	@ 0x9c
 8004310:	18fb      	adds	r3, r7, r3
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a8c      	ldr	r2, [pc, #560]	@ (8004548 <HAL_UART_IRQHandler+0x2c0>)
 8004316:	4013      	ands	r3, r2
 8004318:	d106      	bne.n	8004328 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800431a:	23a0      	movs	r3, #160	@ 0xa0
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a8a      	ldr	r2, [pc, #552]	@ (800454c <HAL_UART_IRQHandler+0x2c4>)
 8004322:	4013      	ands	r3, r2
 8004324:	d100      	bne.n	8004328 <HAL_UART_IRQHandler+0xa0>
 8004326:	e115      	b.n	8004554 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004328:	23a4      	movs	r3, #164	@ 0xa4
 800432a:	18fb      	adds	r3, r7, r3
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2201      	movs	r2, #1
 8004330:	4013      	ands	r3, r2
 8004332:	d012      	beq.n	800435a <HAL_UART_IRQHandler+0xd2>
 8004334:	23a0      	movs	r3, #160	@ 0xa0
 8004336:	18fb      	adds	r3, r7, r3
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	4013      	ands	r3, r2
 8004340:	d00b      	beq.n	800435a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2201      	movs	r2, #1
 8004348:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2290      	movs	r2, #144	@ 0x90
 800434e:	589b      	ldr	r3, [r3, r2]
 8004350:	2201      	movs	r2, #1
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2190      	movs	r1, #144	@ 0x90
 8004358:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800435a:	23a4      	movs	r3, #164	@ 0xa4
 800435c:	18fb      	adds	r3, r7, r3
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2202      	movs	r2, #2
 8004362:	4013      	ands	r3, r2
 8004364:	d011      	beq.n	800438a <HAL_UART_IRQHandler+0x102>
 8004366:	239c      	movs	r3, #156	@ 0x9c
 8004368:	18fb      	adds	r3, r7, r3
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2201      	movs	r2, #1
 800436e:	4013      	ands	r3, r2
 8004370:	d00b      	beq.n	800438a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2202      	movs	r2, #2
 8004378:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2290      	movs	r2, #144	@ 0x90
 800437e:	589b      	ldr	r3, [r3, r2]
 8004380:	2204      	movs	r2, #4
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2190      	movs	r1, #144	@ 0x90
 8004388:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800438a:	23a4      	movs	r3, #164	@ 0xa4
 800438c:	18fb      	adds	r3, r7, r3
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2204      	movs	r2, #4
 8004392:	4013      	ands	r3, r2
 8004394:	d011      	beq.n	80043ba <HAL_UART_IRQHandler+0x132>
 8004396:	239c      	movs	r3, #156	@ 0x9c
 8004398:	18fb      	adds	r3, r7, r3
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2201      	movs	r2, #1
 800439e:	4013      	ands	r3, r2
 80043a0:	d00b      	beq.n	80043ba <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2204      	movs	r2, #4
 80043a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2290      	movs	r2, #144	@ 0x90
 80043ae:	589b      	ldr	r3, [r3, r2]
 80043b0:	2202      	movs	r2, #2
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2190      	movs	r1, #144	@ 0x90
 80043b8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80043ba:	23a4      	movs	r3, #164	@ 0xa4
 80043bc:	18fb      	adds	r3, r7, r3
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2208      	movs	r2, #8
 80043c2:	4013      	ands	r3, r2
 80043c4:	d017      	beq.n	80043f6 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80043c6:	23a0      	movs	r3, #160	@ 0xa0
 80043c8:	18fb      	adds	r3, r7, r3
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2220      	movs	r2, #32
 80043ce:	4013      	ands	r3, r2
 80043d0:	d105      	bne.n	80043de <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80043d2:	239c      	movs	r3, #156	@ 0x9c
 80043d4:	18fb      	adds	r3, r7, r3
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a5b      	ldr	r2, [pc, #364]	@ (8004548 <HAL_UART_IRQHandler+0x2c0>)
 80043da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80043dc:	d00b      	beq.n	80043f6 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2208      	movs	r2, #8
 80043e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2290      	movs	r2, #144	@ 0x90
 80043ea:	589b      	ldr	r3, [r3, r2]
 80043ec:	2208      	movs	r2, #8
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2190      	movs	r1, #144	@ 0x90
 80043f4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80043f6:	23a4      	movs	r3, #164	@ 0xa4
 80043f8:	18fb      	adds	r3, r7, r3
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	2380      	movs	r3, #128	@ 0x80
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	4013      	ands	r3, r2
 8004402:	d013      	beq.n	800442c <HAL_UART_IRQHandler+0x1a4>
 8004404:	23a0      	movs	r3, #160	@ 0xa0
 8004406:	18fb      	adds	r3, r7, r3
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	2380      	movs	r3, #128	@ 0x80
 800440c:	04db      	lsls	r3, r3, #19
 800440e:	4013      	ands	r3, r2
 8004410:	d00c      	beq.n	800442c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2280      	movs	r2, #128	@ 0x80
 8004418:	0112      	lsls	r2, r2, #4
 800441a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2290      	movs	r2, #144	@ 0x90
 8004420:	589b      	ldr	r3, [r3, r2]
 8004422:	2220      	movs	r2, #32
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2190      	movs	r1, #144	@ 0x90
 800442a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2290      	movs	r2, #144	@ 0x90
 8004430:	589b      	ldr	r3, [r3, r2]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d100      	bne.n	8004438 <HAL_UART_IRQHandler+0x1b0>
 8004436:	e23d      	b.n	80048b4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004438:	23a4      	movs	r3, #164	@ 0xa4
 800443a:	18fb      	adds	r3, r7, r3
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2220      	movs	r2, #32
 8004440:	4013      	ands	r3, r2
 8004442:	d015      	beq.n	8004470 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004444:	23a0      	movs	r3, #160	@ 0xa0
 8004446:	18fb      	adds	r3, r7, r3
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2220      	movs	r2, #32
 800444c:	4013      	ands	r3, r2
 800444e:	d106      	bne.n	800445e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004450:	239c      	movs	r3, #156	@ 0x9c
 8004452:	18fb      	adds	r3, r7, r3
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	2380      	movs	r3, #128	@ 0x80
 8004458:	055b      	lsls	r3, r3, #21
 800445a:	4013      	ands	r3, r2
 800445c:	d008      	beq.n	8004470 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004462:	2b00      	cmp	r3, #0
 8004464:	d004      	beq.n	8004470 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	0010      	movs	r0, r2
 800446e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2290      	movs	r2, #144	@ 0x90
 8004474:	589b      	ldr	r3, [r3, r2]
 8004476:	2194      	movs	r1, #148	@ 0x94
 8004478:	187a      	adds	r2, r7, r1
 800447a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	2240      	movs	r2, #64	@ 0x40
 8004484:	4013      	ands	r3, r2
 8004486:	2b40      	cmp	r3, #64	@ 0x40
 8004488:	d004      	beq.n	8004494 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800448a:	187b      	adds	r3, r7, r1
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2228      	movs	r2, #40	@ 0x28
 8004490:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004492:	d04c      	beq.n	800452e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	0018      	movs	r0, r3
 8004498:	f000 ff6c 	bl	8005374 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	2240      	movs	r2, #64	@ 0x40
 80044a4:	4013      	ands	r3, r2
 80044a6:	2b40      	cmp	r3, #64	@ 0x40
 80044a8:	d13c      	bne.n	8004524 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044aa:	f3ef 8310 	mrs	r3, PRIMASK
 80044ae:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80044b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044b2:	2090      	movs	r0, #144	@ 0x90
 80044b4:	183a      	adds	r2, r7, r0
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	2301      	movs	r3, #1
 80044ba:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044be:	f383 8810 	msr	PRIMASK, r3
}
 80044c2:	46c0      	nop			@ (mov r8, r8)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2140      	movs	r1, #64	@ 0x40
 80044d0:	438a      	bics	r2, r1
 80044d2:	609a      	str	r2, [r3, #8]
 80044d4:	183b      	adds	r3, r7, r0
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044dc:	f383 8810 	msr	PRIMASK, r3
}
 80044e0:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2280      	movs	r2, #128	@ 0x80
 80044e6:	589b      	ldr	r3, [r3, r2]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d016      	beq.n	800451a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2280      	movs	r2, #128	@ 0x80
 80044f0:	589b      	ldr	r3, [r3, r2]
 80044f2:	4a17      	ldr	r2, [pc, #92]	@ (8004550 <HAL_UART_IRQHandler+0x2c8>)
 80044f4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2280      	movs	r2, #128	@ 0x80
 80044fa:	589b      	ldr	r3, [r3, r2]
 80044fc:	0018      	movs	r0, r3
 80044fe:	f7fd ffd3 	bl	80024a8 <HAL_DMA_Abort_IT>
 8004502:	1e03      	subs	r3, r0, #0
 8004504:	d01c      	beq.n	8004540 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2280      	movs	r2, #128	@ 0x80
 800450a:	589b      	ldr	r3, [r3, r2]
 800450c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	2180      	movs	r1, #128	@ 0x80
 8004512:	5852      	ldr	r2, [r2, r1]
 8004514:	0010      	movs	r0, r2
 8004516:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004518:	e012      	b.n	8004540 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	0018      	movs	r0, r3
 800451e:	f000 f9e9 	bl	80048f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004522:	e00d      	b.n	8004540 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	0018      	movs	r0, r3
 8004528:	f000 f9e4 	bl	80048f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800452c:	e008      	b.n	8004540 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	0018      	movs	r0, r3
 8004532:	f000 f9df 	bl	80048f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2290      	movs	r2, #144	@ 0x90
 800453a:	2100      	movs	r1, #0
 800453c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800453e:	e1b9      	b.n	80048b4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004540:	46c0      	nop			@ (mov r8, r8)
    return;
 8004542:	e1b7      	b.n	80048b4 <HAL_UART_IRQHandler+0x62c>
 8004544:	0000080f 	.word	0x0000080f
 8004548:	10000001 	.word	0x10000001
 800454c:	04000120 	.word	0x04000120
 8004550:	08005639 	.word	0x08005639

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004558:	2b01      	cmp	r3, #1
 800455a:	d000      	beq.n	800455e <HAL_UART_IRQHandler+0x2d6>
 800455c:	e13e      	b.n	80047dc <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800455e:	23a4      	movs	r3, #164	@ 0xa4
 8004560:	18fb      	adds	r3, r7, r3
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2210      	movs	r2, #16
 8004566:	4013      	ands	r3, r2
 8004568:	d100      	bne.n	800456c <HAL_UART_IRQHandler+0x2e4>
 800456a:	e137      	b.n	80047dc <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800456c:	23a0      	movs	r3, #160	@ 0xa0
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2210      	movs	r2, #16
 8004574:	4013      	ands	r3, r2
 8004576:	d100      	bne.n	800457a <HAL_UART_IRQHandler+0x2f2>
 8004578:	e130      	b.n	80047dc <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2210      	movs	r2, #16
 8004580:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	2240      	movs	r2, #64	@ 0x40
 800458a:	4013      	ands	r3, r2
 800458c:	2b40      	cmp	r3, #64	@ 0x40
 800458e:	d000      	beq.n	8004592 <HAL_UART_IRQHandler+0x30a>
 8004590:	e0a4      	b.n	80046dc <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2280      	movs	r2, #128	@ 0x80
 8004596:	589b      	ldr	r3, [r3, r2]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	217e      	movs	r1, #126	@ 0x7e
 800459e:	187b      	adds	r3, r7, r1
 80045a0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80045a2:	187b      	adds	r3, r7, r1
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d100      	bne.n	80045ac <HAL_UART_IRQHandler+0x324>
 80045aa:	e185      	b.n	80048b8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	225c      	movs	r2, #92	@ 0x5c
 80045b0:	5a9b      	ldrh	r3, [r3, r2]
 80045b2:	187a      	adds	r2, r7, r1
 80045b4:	8812      	ldrh	r2, [r2, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d300      	bcc.n	80045bc <HAL_UART_IRQHandler+0x334>
 80045ba:	e17d      	b.n	80048b8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	187a      	adds	r2, r7, r1
 80045c0:	215e      	movs	r1, #94	@ 0x5e
 80045c2:	8812      	ldrh	r2, [r2, #0]
 80045c4:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2280      	movs	r2, #128	@ 0x80
 80045ca:	589b      	ldr	r3, [r3, r2]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2220      	movs	r2, #32
 80045d2:	4013      	ands	r3, r2
 80045d4:	d170      	bne.n	80046b8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045d6:	f3ef 8310 	mrs	r3, PRIMASK
 80045da:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80045dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045e0:	2301      	movs	r3, #1
 80045e2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045e6:	f383 8810 	msr	PRIMASK, r3
}
 80045ea:	46c0      	nop			@ (mov r8, r8)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	49b4      	ldr	r1, [pc, #720]	@ (80048c8 <HAL_UART_IRQHandler+0x640>)
 80045f8:	400a      	ands	r2, r1
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004602:	f383 8810 	msr	PRIMASK, r3
}
 8004606:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004608:	f3ef 8310 	mrs	r3, PRIMASK
 800460c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800460e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004610:	677b      	str	r3, [r7, #116]	@ 0x74
 8004612:	2301      	movs	r3, #1
 8004614:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004618:	f383 8810 	msr	PRIMASK, r3
}
 800461c:	46c0      	nop			@ (mov r8, r8)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2101      	movs	r1, #1
 800462a:	438a      	bics	r2, r1
 800462c:	609a      	str	r2, [r3, #8]
 800462e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004630:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004632:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004634:	f383 8810 	msr	PRIMASK, r3
}
 8004638:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800463a:	f3ef 8310 	mrs	r3, PRIMASK
 800463e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004640:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004642:	673b      	str	r3, [r7, #112]	@ 0x70
 8004644:	2301      	movs	r3, #1
 8004646:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800464a:	f383 8810 	msr	PRIMASK, r3
}
 800464e:	46c0      	nop			@ (mov r8, r8)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689a      	ldr	r2, [r3, #8]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2140      	movs	r1, #64	@ 0x40
 800465c:	438a      	bics	r2, r1
 800465e:	609a      	str	r2, [r3, #8]
 8004660:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004662:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004666:	f383 8810 	msr	PRIMASK, r3
}
 800466a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	228c      	movs	r2, #140	@ 0x8c
 8004670:	2120      	movs	r1, #32
 8004672:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800467a:	f3ef 8310 	mrs	r3, PRIMASK
 800467e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004680:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004682:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004684:	2301      	movs	r3, #1
 8004686:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004688:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800468a:	f383 8810 	msr	PRIMASK, r3
}
 800468e:	46c0      	nop			@ (mov r8, r8)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2110      	movs	r1, #16
 800469c:	438a      	bics	r2, r1
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046a6:	f383 8810 	msr	PRIMASK, r3
}
 80046aa:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2280      	movs	r2, #128	@ 0x80
 80046b0:	589b      	ldr	r3, [r3, r2]
 80046b2:	0018      	movs	r0, r3
 80046b4:	f7fd fe96 	bl	80023e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	225c      	movs	r2, #92	@ 0x5c
 80046c2:	5a9a      	ldrh	r2, [r3, r2]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	215e      	movs	r1, #94	@ 0x5e
 80046c8:	5a5b      	ldrh	r3, [r3, r1]
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	0011      	movs	r1, r2
 80046d4:	0018      	movs	r0, r3
 80046d6:	f000 f915 	bl	8004904 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80046da:	e0ed      	b.n	80048b8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	225c      	movs	r2, #92	@ 0x5c
 80046e0:	5a99      	ldrh	r1, [r3, r2]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	225e      	movs	r2, #94	@ 0x5e
 80046e6:	5a9b      	ldrh	r3, [r3, r2]
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	208e      	movs	r0, #142	@ 0x8e
 80046ec:	183b      	adds	r3, r7, r0
 80046ee:	1a8a      	subs	r2, r1, r2
 80046f0:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	225e      	movs	r2, #94	@ 0x5e
 80046f6:	5a9b      	ldrh	r3, [r3, r2]
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d100      	bne.n	8004700 <HAL_UART_IRQHandler+0x478>
 80046fe:	e0dd      	b.n	80048bc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8004700:	183b      	adds	r3, r7, r0
 8004702:	881b      	ldrh	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d100      	bne.n	800470a <HAL_UART_IRQHandler+0x482>
 8004708:	e0d8      	b.n	80048bc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800470a:	f3ef 8310 	mrs	r3, PRIMASK
 800470e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004710:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004712:	2488      	movs	r4, #136	@ 0x88
 8004714:	193a      	adds	r2, r7, r4
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	2301      	movs	r3, #1
 800471a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	f383 8810 	msr	PRIMASK, r3
}
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4967      	ldr	r1, [pc, #412]	@ (80048cc <HAL_UART_IRQHandler+0x644>)
 8004730:	400a      	ands	r2, r1
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	193b      	adds	r3, r7, r4
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f383 8810 	msr	PRIMASK, r3
}
 8004740:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004742:	f3ef 8310 	mrs	r3, PRIMASK
 8004746:	61bb      	str	r3, [r7, #24]
  return(result);
 8004748:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800474a:	2484      	movs	r4, #132	@ 0x84
 800474c:	193a      	adds	r2, r7, r4
 800474e:	6013      	str	r3, [r2, #0]
 8004750:	2301      	movs	r3, #1
 8004752:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	f383 8810 	msr	PRIMASK, r3
}
 800475a:	46c0      	nop			@ (mov r8, r8)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	495a      	ldr	r1, [pc, #360]	@ (80048d0 <HAL_UART_IRQHandler+0x648>)
 8004768:	400a      	ands	r2, r1
 800476a:	609a      	str	r2, [r3, #8]
 800476c:	193b      	adds	r3, r7, r4
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004772:	6a3b      	ldr	r3, [r7, #32]
 8004774:	f383 8810 	msr	PRIMASK, r3
}
 8004778:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	228c      	movs	r2, #140	@ 0x8c
 800477e:	2120      	movs	r1, #32
 8004780:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800478e:	f3ef 8310 	mrs	r3, PRIMASK
 8004792:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004796:	2480      	movs	r4, #128	@ 0x80
 8004798:	193a      	adds	r2, r7, r4
 800479a:	6013      	str	r3, [r2, #0]
 800479c:	2301      	movs	r3, #1
 800479e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a2:	f383 8810 	msr	PRIMASK, r3
}
 80047a6:	46c0      	nop			@ (mov r8, r8)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2110      	movs	r1, #16
 80047b4:	438a      	bics	r2, r1
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	193b      	adds	r3, r7, r4
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c0:	f383 8810 	msr	PRIMASK, r3
}
 80047c4:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2202      	movs	r2, #2
 80047ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047cc:	183b      	adds	r3, r7, r0
 80047ce:	881a      	ldrh	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	0011      	movs	r1, r2
 80047d4:	0018      	movs	r0, r3
 80047d6:	f000 f895 	bl	8004904 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80047da:	e06f      	b.n	80048bc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80047dc:	23a4      	movs	r3, #164	@ 0xa4
 80047de:	18fb      	adds	r3, r7, r3
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	2380      	movs	r3, #128	@ 0x80
 80047e4:	035b      	lsls	r3, r3, #13
 80047e6:	4013      	ands	r3, r2
 80047e8:	d010      	beq.n	800480c <HAL_UART_IRQHandler+0x584>
 80047ea:	239c      	movs	r3, #156	@ 0x9c
 80047ec:	18fb      	adds	r3, r7, r3
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	2380      	movs	r3, #128	@ 0x80
 80047f2:	03db      	lsls	r3, r3, #15
 80047f4:	4013      	ands	r3, r2
 80047f6:	d009      	beq.n	800480c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2280      	movs	r2, #128	@ 0x80
 80047fe:	0352      	lsls	r2, r2, #13
 8004800:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	0018      	movs	r0, r3
 8004806:	f000 ff5a 	bl	80056be <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800480a:	e05a      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800480c:	23a4      	movs	r3, #164	@ 0xa4
 800480e:	18fb      	adds	r3, r7, r3
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2280      	movs	r2, #128	@ 0x80
 8004814:	4013      	ands	r3, r2
 8004816:	d016      	beq.n	8004846 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004818:	23a0      	movs	r3, #160	@ 0xa0
 800481a:	18fb      	adds	r3, r7, r3
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2280      	movs	r2, #128	@ 0x80
 8004820:	4013      	ands	r3, r2
 8004822:	d106      	bne.n	8004832 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004824:	239c      	movs	r3, #156	@ 0x9c
 8004826:	18fb      	adds	r3, r7, r3
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	2380      	movs	r3, #128	@ 0x80
 800482c:	041b      	lsls	r3, r3, #16
 800482e:	4013      	ands	r3, r2
 8004830:	d009      	beq.n	8004846 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004836:	2b00      	cmp	r3, #0
 8004838:	d042      	beq.n	80048c0 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	0010      	movs	r0, r2
 8004842:	4798      	blx	r3
    }
    return;
 8004844:	e03c      	b.n	80048c0 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004846:	23a4      	movs	r3, #164	@ 0xa4
 8004848:	18fb      	adds	r3, r7, r3
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2240      	movs	r2, #64	@ 0x40
 800484e:	4013      	ands	r3, r2
 8004850:	d00a      	beq.n	8004868 <HAL_UART_IRQHandler+0x5e0>
 8004852:	23a0      	movs	r3, #160	@ 0xa0
 8004854:	18fb      	adds	r3, r7, r3
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2240      	movs	r2, #64	@ 0x40
 800485a:	4013      	ands	r3, r2
 800485c:	d004      	beq.n	8004868 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	0018      	movs	r0, r3
 8004862:	f000 ff00 	bl	8005666 <UART_EndTransmit_IT>
    return;
 8004866:	e02c      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004868:	23a4      	movs	r3, #164	@ 0xa4
 800486a:	18fb      	adds	r3, r7, r3
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	2380      	movs	r3, #128	@ 0x80
 8004870:	041b      	lsls	r3, r3, #16
 8004872:	4013      	ands	r3, r2
 8004874:	d00b      	beq.n	800488e <HAL_UART_IRQHandler+0x606>
 8004876:	23a0      	movs	r3, #160	@ 0xa0
 8004878:	18fb      	adds	r3, r7, r3
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	2380      	movs	r3, #128	@ 0x80
 800487e:	05db      	lsls	r3, r3, #23
 8004880:	4013      	ands	r3, r2
 8004882:	d004      	beq.n	800488e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	0018      	movs	r0, r3
 8004888:	f000 ff29 	bl	80056de <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800488c:	e019      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800488e:	23a4      	movs	r3, #164	@ 0xa4
 8004890:	18fb      	adds	r3, r7, r3
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	2380      	movs	r3, #128	@ 0x80
 8004896:	045b      	lsls	r3, r3, #17
 8004898:	4013      	ands	r3, r2
 800489a:	d012      	beq.n	80048c2 <HAL_UART_IRQHandler+0x63a>
 800489c:	23a0      	movs	r3, #160	@ 0xa0
 800489e:	18fb      	adds	r3, r7, r3
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	da0d      	bge.n	80048c2 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	0018      	movs	r0, r3
 80048aa:	f000 ff10 	bl	80056ce <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80048ae:	e008      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
      return;
 80048b0:	46c0      	nop			@ (mov r8, r8)
 80048b2:	e006      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
    return;
 80048b4:	46c0      	nop			@ (mov r8, r8)
 80048b6:	e004      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
      return;
 80048b8:	46c0      	nop			@ (mov r8, r8)
 80048ba:	e002      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
      return;
 80048bc:	46c0      	nop			@ (mov r8, r8)
 80048be:	e000      	b.n	80048c2 <HAL_UART_IRQHandler+0x63a>
    return;
 80048c0:	46c0      	nop			@ (mov r8, r8)
  }
}
 80048c2:	46bd      	mov	sp, r7
 80048c4:	b02a      	add	sp, #168	@ 0xa8
 80048c6:	bdb0      	pop	{r4, r5, r7, pc}
 80048c8:	fffffeff 	.word	0xfffffeff
 80048cc:	fffffedf 	.word	0xfffffedf
 80048d0:	effffffe 	.word	0xeffffffe

080048d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80048dc:	46c0      	nop			@ (mov r8, r8)
 80048de:	46bd      	mov	sp, r7
 80048e0:	b002      	add	sp, #8
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80048ec:	46c0      	nop			@ (mov r8, r8)
 80048ee:	46bd      	mov	sp, r7
 80048f0:	b002      	add	sp, #8
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80048fc:	46c0      	nop			@ (mov r8, r8)
 80048fe:	46bd      	mov	sp, r7
 8004900:	b002      	add	sp, #8
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	000a      	movs	r2, r1
 800490e:	1cbb      	adds	r3, r7, #2
 8004910:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004912:	46c0      	nop			@ (mov r8, r8)
 8004914:	46bd      	mov	sp, r7
 8004916:	b002      	add	sp, #8
 8004918:	bd80      	pop	{r7, pc}
	...

0800491c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800491c:	b5b0      	push	{r4, r5, r7, lr}
 800491e:	b090      	sub	sp, #64	@ 0x40
 8004920:	af00      	add	r7, sp, #0
 8004922:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004924:	231a      	movs	r3, #26
 8004926:	2220      	movs	r2, #32
 8004928:	189b      	adds	r3, r3, r2
 800492a:	19db      	adds	r3, r3, r7
 800492c:	2200      	movs	r2, #0
 800492e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004932:	689a      	ldr	r2, [r3, #8]
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	431a      	orrs	r2, r3
 800493a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	431a      	orrs	r2, r3
 8004940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004942:	69db      	ldr	r3, [r3, #28]
 8004944:	4313      	orrs	r3, r2
 8004946:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4ac4      	ldr	r2, [pc, #784]	@ (8004c60 <UART_SetConfig+0x344>)
 8004950:	4013      	ands	r3, r2
 8004952:	0019      	movs	r1, r3
 8004954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800495a:	430b      	orrs	r3, r1
 800495c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800495e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	4abf      	ldr	r2, [pc, #764]	@ (8004c64 <UART_SetConfig+0x348>)
 8004966:	4013      	ands	r3, r2
 8004968:	0018      	movs	r0, r3
 800496a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496c:	68d9      	ldr	r1, [r3, #12]
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	0003      	movs	r3, r0
 8004974:	430b      	orrs	r3, r1
 8004976:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800497e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4ab9      	ldr	r2, [pc, #740]	@ (8004c68 <UART_SetConfig+0x34c>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d004      	beq.n	8004992 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800498e:	4313      	orrs	r3, r2
 8004990:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	4ab4      	ldr	r2, [pc, #720]	@ (8004c6c <UART_SetConfig+0x350>)
 800499a:	4013      	ands	r3, r2
 800499c:	0019      	movs	r1, r3
 800499e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a4:	430b      	orrs	r3, r1
 80049a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80049a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ae:	220f      	movs	r2, #15
 80049b0:	4393      	bics	r3, r2
 80049b2:	0018      	movs	r0, r3
 80049b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80049b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	0003      	movs	r3, r0
 80049be:	430b      	orrs	r3, r1
 80049c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4aaa      	ldr	r2, [pc, #680]	@ (8004c70 <UART_SetConfig+0x354>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d131      	bne.n	8004a30 <UART_SetConfig+0x114>
 80049cc:	4ba9      	ldr	r3, [pc, #676]	@ (8004c74 <UART_SetConfig+0x358>)
 80049ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d0:	2203      	movs	r2, #3
 80049d2:	4013      	ands	r3, r2
 80049d4:	2b03      	cmp	r3, #3
 80049d6:	d01d      	beq.n	8004a14 <UART_SetConfig+0xf8>
 80049d8:	d823      	bhi.n	8004a22 <UART_SetConfig+0x106>
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d00c      	beq.n	80049f8 <UART_SetConfig+0xdc>
 80049de:	d820      	bhi.n	8004a22 <UART_SetConfig+0x106>
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <UART_SetConfig+0xce>
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d00e      	beq.n	8004a06 <UART_SetConfig+0xea>
 80049e8:	e01b      	b.n	8004a22 <UART_SetConfig+0x106>
 80049ea:	231b      	movs	r3, #27
 80049ec:	2220      	movs	r2, #32
 80049ee:	189b      	adds	r3, r3, r2
 80049f0:	19db      	adds	r3, r3, r7
 80049f2:	2200      	movs	r2, #0
 80049f4:	701a      	strb	r2, [r3, #0]
 80049f6:	e071      	b.n	8004adc <UART_SetConfig+0x1c0>
 80049f8:	231b      	movs	r3, #27
 80049fa:	2220      	movs	r2, #32
 80049fc:	189b      	adds	r3, r3, r2
 80049fe:	19db      	adds	r3, r3, r7
 8004a00:	2202      	movs	r2, #2
 8004a02:	701a      	strb	r2, [r3, #0]
 8004a04:	e06a      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004a06:	231b      	movs	r3, #27
 8004a08:	2220      	movs	r2, #32
 8004a0a:	189b      	adds	r3, r3, r2
 8004a0c:	19db      	adds	r3, r3, r7
 8004a0e:	2204      	movs	r2, #4
 8004a10:	701a      	strb	r2, [r3, #0]
 8004a12:	e063      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004a14:	231b      	movs	r3, #27
 8004a16:	2220      	movs	r2, #32
 8004a18:	189b      	adds	r3, r3, r2
 8004a1a:	19db      	adds	r3, r3, r7
 8004a1c:	2208      	movs	r2, #8
 8004a1e:	701a      	strb	r2, [r3, #0]
 8004a20:	e05c      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004a22:	231b      	movs	r3, #27
 8004a24:	2220      	movs	r2, #32
 8004a26:	189b      	adds	r3, r3, r2
 8004a28:	19db      	adds	r3, r3, r7
 8004a2a:	2210      	movs	r2, #16
 8004a2c:	701a      	strb	r2, [r3, #0]
 8004a2e:	e055      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a90      	ldr	r2, [pc, #576]	@ (8004c78 <UART_SetConfig+0x35c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d106      	bne.n	8004a48 <UART_SetConfig+0x12c>
 8004a3a:	231b      	movs	r3, #27
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	189b      	adds	r3, r3, r2
 8004a40:	19db      	adds	r3, r3, r7
 8004a42:	2200      	movs	r2, #0
 8004a44:	701a      	strb	r2, [r3, #0]
 8004a46:	e049      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a86      	ldr	r2, [pc, #536]	@ (8004c68 <UART_SetConfig+0x34c>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d13e      	bne.n	8004ad0 <UART_SetConfig+0x1b4>
 8004a52:	4b88      	ldr	r3, [pc, #544]	@ (8004c74 <UART_SetConfig+0x358>)
 8004a54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a56:	23c0      	movs	r3, #192	@ 0xc0
 8004a58:	011b      	lsls	r3, r3, #4
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	22c0      	movs	r2, #192	@ 0xc0
 8004a5e:	0112      	lsls	r2, r2, #4
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d027      	beq.n	8004ab4 <UART_SetConfig+0x198>
 8004a64:	22c0      	movs	r2, #192	@ 0xc0
 8004a66:	0112      	lsls	r2, r2, #4
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d82a      	bhi.n	8004ac2 <UART_SetConfig+0x1a6>
 8004a6c:	2280      	movs	r2, #128	@ 0x80
 8004a6e:	0112      	lsls	r2, r2, #4
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d011      	beq.n	8004a98 <UART_SetConfig+0x17c>
 8004a74:	2280      	movs	r2, #128	@ 0x80
 8004a76:	0112      	lsls	r2, r2, #4
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d822      	bhi.n	8004ac2 <UART_SetConfig+0x1a6>
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d004      	beq.n	8004a8a <UART_SetConfig+0x16e>
 8004a80:	2280      	movs	r2, #128	@ 0x80
 8004a82:	00d2      	lsls	r2, r2, #3
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d00e      	beq.n	8004aa6 <UART_SetConfig+0x18a>
 8004a88:	e01b      	b.n	8004ac2 <UART_SetConfig+0x1a6>
 8004a8a:	231b      	movs	r3, #27
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	189b      	adds	r3, r3, r2
 8004a90:	19db      	adds	r3, r3, r7
 8004a92:	2200      	movs	r2, #0
 8004a94:	701a      	strb	r2, [r3, #0]
 8004a96:	e021      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004a98:	231b      	movs	r3, #27
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	189b      	adds	r3, r3, r2
 8004a9e:	19db      	adds	r3, r3, r7
 8004aa0:	2202      	movs	r2, #2
 8004aa2:	701a      	strb	r2, [r3, #0]
 8004aa4:	e01a      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004aa6:	231b      	movs	r3, #27
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	189b      	adds	r3, r3, r2
 8004aac:	19db      	adds	r3, r3, r7
 8004aae:	2204      	movs	r2, #4
 8004ab0:	701a      	strb	r2, [r3, #0]
 8004ab2:	e013      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004ab4:	231b      	movs	r3, #27
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	189b      	adds	r3, r3, r2
 8004aba:	19db      	adds	r3, r3, r7
 8004abc:	2208      	movs	r2, #8
 8004abe:	701a      	strb	r2, [r3, #0]
 8004ac0:	e00c      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004ac2:	231b      	movs	r3, #27
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	189b      	adds	r3, r3, r2
 8004ac8:	19db      	adds	r3, r3, r7
 8004aca:	2210      	movs	r2, #16
 8004acc:	701a      	strb	r2, [r3, #0]
 8004ace:	e005      	b.n	8004adc <UART_SetConfig+0x1c0>
 8004ad0:	231b      	movs	r3, #27
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	189b      	adds	r3, r3, r2
 8004ad6:	19db      	adds	r3, r3, r7
 8004ad8:	2210      	movs	r2, #16
 8004ada:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a61      	ldr	r2, [pc, #388]	@ (8004c68 <UART_SetConfig+0x34c>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d000      	beq.n	8004ae8 <UART_SetConfig+0x1cc>
 8004ae6:	e092      	b.n	8004c0e <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ae8:	231b      	movs	r3, #27
 8004aea:	2220      	movs	r2, #32
 8004aec:	189b      	adds	r3, r3, r2
 8004aee:	19db      	adds	r3, r3, r7
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	d015      	beq.n	8004b22 <UART_SetConfig+0x206>
 8004af6:	dc18      	bgt.n	8004b2a <UART_SetConfig+0x20e>
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d00d      	beq.n	8004b18 <UART_SetConfig+0x1fc>
 8004afc:	dc15      	bgt.n	8004b2a <UART_SetConfig+0x20e>
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d002      	beq.n	8004b08 <UART_SetConfig+0x1ec>
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d005      	beq.n	8004b12 <UART_SetConfig+0x1f6>
 8004b06:	e010      	b.n	8004b2a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b08:	f7fe fe34 	bl	8003774 <HAL_RCC_GetPCLK1Freq>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b10:	e014      	b.n	8004b3c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b12:	4b5a      	ldr	r3, [pc, #360]	@ (8004c7c <UART_SetConfig+0x360>)
 8004b14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b16:	e011      	b.n	8004b3c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b18:	f7fe fda0 	bl	800365c <HAL_RCC_GetSysClockFreq>
 8004b1c:	0003      	movs	r3, r0
 8004b1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b20:	e00c      	b.n	8004b3c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b22:	2380      	movs	r3, #128	@ 0x80
 8004b24:	021b      	lsls	r3, r3, #8
 8004b26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b28:	e008      	b.n	8004b3c <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004b2e:	231a      	movs	r3, #26
 8004b30:	2220      	movs	r2, #32
 8004b32:	189b      	adds	r3, r3, r2
 8004b34:	19db      	adds	r3, r3, r7
 8004b36:	2201      	movs	r2, #1
 8004b38:	701a      	strb	r2, [r3, #0]
        break;
 8004b3a:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d100      	bne.n	8004b44 <UART_SetConfig+0x228>
 8004b42:	e147      	b.n	8004dd4 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b48:	4b4d      	ldr	r3, [pc, #308]	@ (8004c80 <UART_SetConfig+0x364>)
 8004b4a:	0052      	lsls	r2, r2, #1
 8004b4c:	5ad3      	ldrh	r3, [r2, r3]
 8004b4e:	0019      	movs	r1, r3
 8004b50:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004b52:	f7fb fad9 	bl	8000108 <__udivsi3>
 8004b56:	0003      	movs	r3, r0
 8004b58:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	0013      	movs	r3, r2
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	189b      	adds	r3, r3, r2
 8004b64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d305      	bcc.n	8004b76 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d906      	bls.n	8004b84 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8004b76:	231a      	movs	r3, #26
 8004b78:	2220      	movs	r2, #32
 8004b7a:	189b      	adds	r3, r3, r2
 8004b7c:	19db      	adds	r3, r3, r7
 8004b7e:	2201      	movs	r2, #1
 8004b80:	701a      	strb	r2, [r3, #0]
 8004b82:	e127      	b.n	8004dd4 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b86:	61bb      	str	r3, [r7, #24]
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61fb      	str	r3, [r7, #28]
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b90:	4b3b      	ldr	r3, [pc, #236]	@ (8004c80 <UART_SetConfig+0x364>)
 8004b92:	0052      	lsls	r2, r2, #1
 8004b94:	5ad3      	ldrh	r3, [r2, r3]
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	2300      	movs	r3, #0
 8004b9a:	617b      	str	r3, [r7, #20]
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	69b8      	ldr	r0, [r7, #24]
 8004ba2:	69f9      	ldr	r1, [r7, #28]
 8004ba4:	f7fb fc26 	bl	80003f4 <__aeabi_uldivmod>
 8004ba8:	0002      	movs	r2, r0
 8004baa:	000b      	movs	r3, r1
 8004bac:	0e11      	lsrs	r1, r2, #24
 8004bae:	021d      	lsls	r5, r3, #8
 8004bb0:	430d      	orrs	r5, r1
 8004bb2:	0214      	lsls	r4, r2, #8
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	085b      	lsrs	r3, r3, #1
 8004bba:	60bb      	str	r3, [r7, #8]
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	68b8      	ldr	r0, [r7, #8]
 8004bc2:	68f9      	ldr	r1, [r7, #12]
 8004bc4:	1900      	adds	r0, r0, r4
 8004bc6:	4169      	adcs	r1, r5
 8004bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	603b      	str	r3, [r7, #0]
 8004bce:	2300      	movs	r3, #0
 8004bd0:	607b      	str	r3, [r7, #4]
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f7fb fc0d 	bl	80003f4 <__aeabi_uldivmod>
 8004bda:	0002      	movs	r2, r0
 8004bdc:	000b      	movs	r3, r1
 8004bde:	0013      	movs	r3, r2
 8004be0:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004be2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004be4:	23c0      	movs	r3, #192	@ 0xc0
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d309      	bcc.n	8004c00 <UART_SetConfig+0x2e4>
 8004bec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bee:	2380      	movs	r3, #128	@ 0x80
 8004bf0:	035b      	lsls	r3, r3, #13
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d204      	bcs.n	8004c00 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bfc:	60da      	str	r2, [r3, #12]
 8004bfe:	e0e9      	b.n	8004dd4 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004c00:	231a      	movs	r3, #26
 8004c02:	2220      	movs	r2, #32
 8004c04:	189b      	adds	r3, r3, r2
 8004c06:	19db      	adds	r3, r3, r7
 8004c08:	2201      	movs	r2, #1
 8004c0a:	701a      	strb	r2, [r3, #0]
 8004c0c:	e0e2      	b.n	8004dd4 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	69da      	ldr	r2, [r3, #28]
 8004c12:	2380      	movs	r3, #128	@ 0x80
 8004c14:	021b      	lsls	r3, r3, #8
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d000      	beq.n	8004c1c <UART_SetConfig+0x300>
 8004c1a:	e083      	b.n	8004d24 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004c1c:	231b      	movs	r3, #27
 8004c1e:	2220      	movs	r2, #32
 8004c20:	189b      	adds	r3, r3, r2
 8004c22:	19db      	adds	r3, r3, r7
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2b08      	cmp	r3, #8
 8004c28:	d015      	beq.n	8004c56 <UART_SetConfig+0x33a>
 8004c2a:	dc2b      	bgt.n	8004c84 <UART_SetConfig+0x368>
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d00d      	beq.n	8004c4c <UART_SetConfig+0x330>
 8004c30:	dc28      	bgt.n	8004c84 <UART_SetConfig+0x368>
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d002      	beq.n	8004c3c <UART_SetConfig+0x320>
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d005      	beq.n	8004c46 <UART_SetConfig+0x32a>
 8004c3a:	e023      	b.n	8004c84 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c3c:	f7fe fd9a 	bl	8003774 <HAL_RCC_GetPCLK1Freq>
 8004c40:	0003      	movs	r3, r0
 8004c42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c44:	e027      	b.n	8004c96 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c46:	4b0d      	ldr	r3, [pc, #52]	@ (8004c7c <UART_SetConfig+0x360>)
 8004c48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c4a:	e024      	b.n	8004c96 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c4c:	f7fe fd06 	bl	800365c <HAL_RCC_GetSysClockFreq>
 8004c50:	0003      	movs	r3, r0
 8004c52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c54:	e01f      	b.n	8004c96 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c56:	2380      	movs	r3, #128	@ 0x80
 8004c58:	021b      	lsls	r3, r3, #8
 8004c5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c5c:	e01b      	b.n	8004c96 <UART_SetConfig+0x37a>
 8004c5e:	46c0      	nop			@ (mov r8, r8)
 8004c60:	cfff69f3 	.word	0xcfff69f3
 8004c64:	ffffcfff 	.word	0xffffcfff
 8004c68:	40008000 	.word	0x40008000
 8004c6c:	11fff4ff 	.word	0x11fff4ff
 8004c70:	40013800 	.word	0x40013800
 8004c74:	40021000 	.word	0x40021000
 8004c78:	40004400 	.word	0x40004400
 8004c7c:	00f42400 	.word	0x00f42400
 8004c80:	08007be8 	.word	0x08007be8
      default:
        pclk = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004c88:	231a      	movs	r3, #26
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	189b      	adds	r3, r3, r2
 8004c8e:	19db      	adds	r3, r3, r7
 8004c90:	2201      	movs	r2, #1
 8004c92:	701a      	strb	r2, [r3, #0]
        break;
 8004c94:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d100      	bne.n	8004c9e <UART_SetConfig+0x382>
 8004c9c:	e09a      	b.n	8004dd4 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ca2:	4b58      	ldr	r3, [pc, #352]	@ (8004e04 <UART_SetConfig+0x4e8>)
 8004ca4:	0052      	lsls	r2, r2, #1
 8004ca6:	5ad3      	ldrh	r3, [r2, r3]
 8004ca8:	0019      	movs	r1, r3
 8004caa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004cac:	f7fb fa2c 	bl	8000108 <__udivsi3>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	005a      	lsls	r2, r3, #1
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	085b      	lsrs	r3, r3, #1
 8004cba:	18d2      	adds	r2, r2, r3
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	0019      	movs	r1, r3
 8004cc2:	0010      	movs	r0, r2
 8004cc4:	f7fb fa20 	bl	8000108 <__udivsi3>
 8004cc8:	0003      	movs	r3, r0
 8004cca:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cce:	2b0f      	cmp	r3, #15
 8004cd0:	d921      	bls.n	8004d16 <UART_SetConfig+0x3fa>
 8004cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cd4:	2380      	movs	r3, #128	@ 0x80
 8004cd6:	025b      	lsls	r3, r3, #9
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d21c      	bcs.n	8004d16 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	200e      	movs	r0, #14
 8004ce2:	2420      	movs	r4, #32
 8004ce4:	1903      	adds	r3, r0, r4
 8004ce6:	19db      	adds	r3, r3, r7
 8004ce8:	210f      	movs	r1, #15
 8004cea:	438a      	bics	r2, r1
 8004cec:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf0:	085b      	lsrs	r3, r3, #1
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	2207      	movs	r2, #7
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	b299      	uxth	r1, r3
 8004cfa:	1903      	adds	r3, r0, r4
 8004cfc:	19db      	adds	r3, r3, r7
 8004cfe:	1902      	adds	r2, r0, r4
 8004d00:	19d2      	adds	r2, r2, r7
 8004d02:	8812      	ldrh	r2, [r2, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	1902      	adds	r2, r0, r4
 8004d0e:	19d2      	adds	r2, r2, r7
 8004d10:	8812      	ldrh	r2, [r2, #0]
 8004d12:	60da      	str	r2, [r3, #12]
 8004d14:	e05e      	b.n	8004dd4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004d16:	231a      	movs	r3, #26
 8004d18:	2220      	movs	r2, #32
 8004d1a:	189b      	adds	r3, r3, r2
 8004d1c:	19db      	adds	r3, r3, r7
 8004d1e:	2201      	movs	r2, #1
 8004d20:	701a      	strb	r2, [r3, #0]
 8004d22:	e057      	b.n	8004dd4 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d24:	231b      	movs	r3, #27
 8004d26:	2220      	movs	r2, #32
 8004d28:	189b      	adds	r3, r3, r2
 8004d2a:	19db      	adds	r3, r3, r7
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	2b08      	cmp	r3, #8
 8004d30:	d015      	beq.n	8004d5e <UART_SetConfig+0x442>
 8004d32:	dc18      	bgt.n	8004d66 <UART_SetConfig+0x44a>
 8004d34:	2b04      	cmp	r3, #4
 8004d36:	d00d      	beq.n	8004d54 <UART_SetConfig+0x438>
 8004d38:	dc15      	bgt.n	8004d66 <UART_SetConfig+0x44a>
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d002      	beq.n	8004d44 <UART_SetConfig+0x428>
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d005      	beq.n	8004d4e <UART_SetConfig+0x432>
 8004d42:	e010      	b.n	8004d66 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d44:	f7fe fd16 	bl	8003774 <HAL_RCC_GetPCLK1Freq>
 8004d48:	0003      	movs	r3, r0
 8004d4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d4c:	e014      	b.n	8004d78 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d4e:	4b2e      	ldr	r3, [pc, #184]	@ (8004e08 <UART_SetConfig+0x4ec>)
 8004d50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d52:	e011      	b.n	8004d78 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d54:	f7fe fc82 	bl	800365c <HAL_RCC_GetSysClockFreq>
 8004d58:	0003      	movs	r3, r0
 8004d5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d5c:	e00c      	b.n	8004d78 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d5e:	2380      	movs	r3, #128	@ 0x80
 8004d60:	021b      	lsls	r3, r3, #8
 8004d62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d64:	e008      	b.n	8004d78 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004d66:	2300      	movs	r3, #0
 8004d68:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004d6a:	231a      	movs	r3, #26
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	189b      	adds	r3, r3, r2
 8004d70:	19db      	adds	r3, r3, r7
 8004d72:	2201      	movs	r2, #1
 8004d74:	701a      	strb	r2, [r3, #0]
        break;
 8004d76:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d02a      	beq.n	8004dd4 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d82:	4b20      	ldr	r3, [pc, #128]	@ (8004e04 <UART_SetConfig+0x4e8>)
 8004d84:	0052      	lsls	r2, r2, #1
 8004d86:	5ad3      	ldrh	r3, [r2, r3]
 8004d88:	0019      	movs	r1, r3
 8004d8a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004d8c:	f7fb f9bc 	bl	8000108 <__udivsi3>
 8004d90:	0003      	movs	r3, r0
 8004d92:	001a      	movs	r2, r3
 8004d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	085b      	lsrs	r3, r3, #1
 8004d9a:	18d2      	adds	r2, r2, r3
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	0019      	movs	r1, r3
 8004da2:	0010      	movs	r0, r2
 8004da4:	f7fb f9b0 	bl	8000108 <__udivsi3>
 8004da8:	0003      	movs	r3, r0
 8004daa:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dae:	2b0f      	cmp	r3, #15
 8004db0:	d90a      	bls.n	8004dc8 <UART_SetConfig+0x4ac>
 8004db2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004db4:	2380      	movs	r3, #128	@ 0x80
 8004db6:	025b      	lsls	r3, r3, #9
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d205      	bcs.n	8004dc8 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	60da      	str	r2, [r3, #12]
 8004dc6:	e005      	b.n	8004dd4 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004dc8:	231a      	movs	r3, #26
 8004dca:	2220      	movs	r2, #32
 8004dcc:	189b      	adds	r3, r3, r2
 8004dce:	19db      	adds	r3, r3, r7
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd6:	226a      	movs	r2, #106	@ 0x6a
 8004dd8:	2101      	movs	r1, #1
 8004dda:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dde:	2268      	movs	r2, #104	@ 0x68
 8004de0:	2101      	movs	r1, #1
 8004de2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de6:	2200      	movs	r2, #0
 8004de8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dec:	2200      	movs	r2, #0
 8004dee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004df0:	231a      	movs	r3, #26
 8004df2:	2220      	movs	r2, #32
 8004df4:	189b      	adds	r3, r3, r2
 8004df6:	19db      	adds	r3, r3, r7
 8004df8:	781b      	ldrb	r3, [r3, #0]
}
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	b010      	add	sp, #64	@ 0x40
 8004e00:	bdb0      	pop	{r4, r5, r7, pc}
 8004e02:	46c0      	nop			@ (mov r8, r8)
 8004e04:	08007be8 	.word	0x08007be8
 8004e08:	00f42400 	.word	0x00f42400

08004e0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e18:	2208      	movs	r2, #8
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	d00b      	beq.n	8004e36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	4a4a      	ldr	r2, [pc, #296]	@ (8004f50 <UART_AdvFeatureConfig+0x144>)
 8004e26:	4013      	ands	r3, r2
 8004e28:	0019      	movs	r1, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	d00b      	beq.n	8004e58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	4a43      	ldr	r2, [pc, #268]	@ (8004f54 <UART_AdvFeatureConfig+0x148>)
 8004e48:	4013      	ands	r3, r2
 8004e4a:	0019      	movs	r1, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	430a      	orrs	r2, r1
 8004e56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	4013      	ands	r3, r2
 8004e60:	d00b      	beq.n	8004e7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	4a3b      	ldr	r2, [pc, #236]	@ (8004f58 <UART_AdvFeatureConfig+0x14c>)
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	0019      	movs	r1, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e7e:	2204      	movs	r2, #4
 8004e80:	4013      	ands	r3, r2
 8004e82:	d00b      	beq.n	8004e9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	4a34      	ldr	r2, [pc, #208]	@ (8004f5c <UART_AdvFeatureConfig+0x150>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	0019      	movs	r1, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea0:	2210      	movs	r2, #16
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	d00b      	beq.n	8004ebe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	4a2c      	ldr	r2, [pc, #176]	@ (8004f60 <UART_AdvFeatureConfig+0x154>)
 8004eae:	4013      	ands	r3, r2
 8004eb0:	0019      	movs	r1, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	d00b      	beq.n	8004ee0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	4a25      	ldr	r2, [pc, #148]	@ (8004f64 <UART_AdvFeatureConfig+0x158>)
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	0019      	movs	r1, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	2240      	movs	r2, #64	@ 0x40
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	d01d      	beq.n	8004f26 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f68 <UART_AdvFeatureConfig+0x15c>)
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	0019      	movs	r1, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	430a      	orrs	r2, r1
 8004f00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f06:	2380      	movs	r3, #128	@ 0x80
 8004f08:	035b      	lsls	r3, r3, #13
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d10b      	bne.n	8004f26 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	4a15      	ldr	r2, [pc, #84]	@ (8004f6c <UART_AdvFeatureConfig+0x160>)
 8004f16:	4013      	ands	r3, r2
 8004f18:	0019      	movs	r1, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2a:	2280      	movs	r2, #128	@ 0x80
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	d00b      	beq.n	8004f48 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	4a0e      	ldr	r2, [pc, #56]	@ (8004f70 <UART_AdvFeatureConfig+0x164>)
 8004f38:	4013      	ands	r3, r2
 8004f3a:	0019      	movs	r1, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	430a      	orrs	r2, r1
 8004f46:	605a      	str	r2, [r3, #4]
  }
}
 8004f48:	46c0      	nop			@ (mov r8, r8)
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	b002      	add	sp, #8
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	ffff7fff 	.word	0xffff7fff
 8004f54:	fffdffff 	.word	0xfffdffff
 8004f58:	fffeffff 	.word	0xfffeffff
 8004f5c:	fffbffff 	.word	0xfffbffff
 8004f60:	ffffefff 	.word	0xffffefff
 8004f64:	ffffdfff 	.word	0xffffdfff
 8004f68:	ffefffff 	.word	0xffefffff
 8004f6c:	ff9fffff 	.word	0xff9fffff
 8004f70:	fff7ffff 	.word	0xfff7ffff

08004f74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b092      	sub	sp, #72	@ 0x48
 8004f78:	af02      	add	r7, sp, #8
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2290      	movs	r2, #144	@ 0x90
 8004f80:	2100      	movs	r1, #0
 8004f82:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f84:	f7fc f9f4 	bl	8001370 <HAL_GetTick>
 8004f88:	0003      	movs	r3, r0
 8004f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2208      	movs	r2, #8
 8004f94:	4013      	ands	r3, r2
 8004f96:	2b08      	cmp	r3, #8
 8004f98:	d12d      	bne.n	8004ff6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f9c:	2280      	movs	r2, #128	@ 0x80
 8004f9e:	0391      	lsls	r1, r2, #14
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	4a47      	ldr	r2, [pc, #284]	@ (80050c0 <UART_CheckIdleState+0x14c>)
 8004fa4:	9200      	str	r2, [sp, #0]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f000 f88e 	bl	80050c8 <UART_WaitOnFlagUntilTimeout>
 8004fac:	1e03      	subs	r3, r0, #0
 8004fae:	d022      	beq.n	8004ff6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fba:	2301      	movs	r3, #1
 8004fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc0:	f383 8810 	msr	PRIMASK, r3
}
 8004fc4:	46c0      	nop			@ (mov r8, r8)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2180      	movs	r1, #128	@ 0x80
 8004fd2:	438a      	bics	r2, r1
 8004fd4:	601a      	str	r2, [r3, #0]
 8004fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fdc:	f383 8810 	msr	PRIMASK, r3
}
 8004fe0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2288      	movs	r2, #136	@ 0x88
 8004fe6:	2120      	movs	r1, #32
 8004fe8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2284      	movs	r2, #132	@ 0x84
 8004fee:	2100      	movs	r1, #0
 8004ff0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e060      	b.n	80050b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2204      	movs	r2, #4
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b04      	cmp	r3, #4
 8005002:	d146      	bne.n	8005092 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005006:	2280      	movs	r2, #128	@ 0x80
 8005008:	03d1      	lsls	r1, r2, #15
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	4a2c      	ldr	r2, [pc, #176]	@ (80050c0 <UART_CheckIdleState+0x14c>)
 800500e:	9200      	str	r2, [sp, #0]
 8005010:	2200      	movs	r2, #0
 8005012:	f000 f859 	bl	80050c8 <UART_WaitOnFlagUntilTimeout>
 8005016:	1e03      	subs	r3, r0, #0
 8005018:	d03b      	beq.n	8005092 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800501a:	f3ef 8310 	mrs	r3, PRIMASK
 800501e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005020:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005022:	637b      	str	r3, [r7, #52]	@ 0x34
 8005024:	2301      	movs	r3, #1
 8005026:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	f383 8810 	msr	PRIMASK, r3
}
 800502e:	46c0      	nop			@ (mov r8, r8)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4922      	ldr	r1, [pc, #136]	@ (80050c4 <UART_CheckIdleState+0x150>)
 800503c:	400a      	ands	r2, r1
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005042:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	f383 8810 	msr	PRIMASK, r3
}
 800504a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800504c:	f3ef 8310 	mrs	r3, PRIMASK
 8005050:	61bb      	str	r3, [r7, #24]
  return(result);
 8005052:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005054:	633b      	str	r3, [r7, #48]	@ 0x30
 8005056:	2301      	movs	r3, #1
 8005058:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	f383 8810 	msr	PRIMASK, r3
}
 8005060:	46c0      	nop			@ (mov r8, r8)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689a      	ldr	r2, [r3, #8]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2101      	movs	r1, #1
 800506e:	438a      	bics	r2, r1
 8005070:	609a      	str	r2, [r3, #8]
 8005072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005074:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005076:	6a3b      	ldr	r3, [r7, #32]
 8005078:	f383 8810 	msr	PRIMASK, r3
}
 800507c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	228c      	movs	r2, #140	@ 0x8c
 8005082:	2120      	movs	r1, #32
 8005084:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2284      	movs	r2, #132	@ 0x84
 800508a:	2100      	movs	r1, #0
 800508c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e012      	b.n	80050b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2288      	movs	r2, #136	@ 0x88
 8005096:	2120      	movs	r1, #32
 8005098:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	228c      	movs	r2, #140	@ 0x8c
 800509e:	2120      	movs	r1, #32
 80050a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2284      	movs	r2, #132	@ 0x84
 80050b2:	2100      	movs	r1, #0
 80050b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	0018      	movs	r0, r3
 80050ba:	46bd      	mov	sp, r7
 80050bc:	b010      	add	sp, #64	@ 0x40
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	01ffffff 	.word	0x01ffffff
 80050c4:	fffffedf 	.word	0xfffffedf

080050c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	1dfb      	adds	r3, r7, #7
 80050d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050d8:	e051      	b.n	800517e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	3301      	adds	r3, #1
 80050de:	d04e      	beq.n	800517e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050e0:	f7fc f946 	bl	8001370 <HAL_GetTick>
 80050e4:	0002      	movs	r2, r0
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	69ba      	ldr	r2, [r7, #24]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d302      	bcc.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e051      	b.n	800519e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2204      	movs	r2, #4
 8005102:	4013      	ands	r3, r2
 8005104:	d03b      	beq.n	800517e <UART_WaitOnFlagUntilTimeout+0xb6>
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2b80      	cmp	r3, #128	@ 0x80
 800510a:	d038      	beq.n	800517e <UART_WaitOnFlagUntilTimeout+0xb6>
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b40      	cmp	r3, #64	@ 0x40
 8005110:	d035      	beq.n	800517e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	2208      	movs	r2, #8
 800511a:	4013      	ands	r3, r2
 800511c:	2b08      	cmp	r3, #8
 800511e:	d111      	bne.n	8005144 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2208      	movs	r2, #8
 8005126:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	0018      	movs	r0, r3
 800512c:	f000 f922 	bl	8005374 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2290      	movs	r2, #144	@ 0x90
 8005134:	2108      	movs	r1, #8
 8005136:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2284      	movs	r2, #132	@ 0x84
 800513c:	2100      	movs	r1, #0
 800513e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e02c      	b.n	800519e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	69da      	ldr	r2, [r3, #28]
 800514a:	2380      	movs	r3, #128	@ 0x80
 800514c:	011b      	lsls	r3, r3, #4
 800514e:	401a      	ands	r2, r3
 8005150:	2380      	movs	r3, #128	@ 0x80
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	429a      	cmp	r2, r3
 8005156:	d112      	bne.n	800517e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2280      	movs	r2, #128	@ 0x80
 800515e:	0112      	lsls	r2, r2, #4
 8005160:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	0018      	movs	r0, r3
 8005166:	f000 f905 	bl	8005374 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2290      	movs	r2, #144	@ 0x90
 800516e:	2120      	movs	r1, #32
 8005170:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2284      	movs	r2, #132	@ 0x84
 8005176:	2100      	movs	r1, #0
 8005178:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e00f      	b.n	800519e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	4013      	ands	r3, r2
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	425a      	negs	r2, r3
 800518e:	4153      	adcs	r3, r2
 8005190:	b2db      	uxtb	r3, r3
 8005192:	001a      	movs	r2, r3
 8005194:	1dfb      	adds	r3, r7, #7
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	429a      	cmp	r2, r3
 800519a:	d09e      	beq.n	80050da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	0018      	movs	r0, r3
 80051a0:	46bd      	mov	sp, r7
 80051a2:	b004      	add	sp, #16
 80051a4:	bd80      	pop	{r7, pc}
	...

080051a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b090      	sub	sp, #64	@ 0x40
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	1dbb      	adds	r3, r7, #6
 80051b4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	1dba      	adds	r2, r7, #6
 80051c0:	215c      	movs	r1, #92	@ 0x5c
 80051c2:	8812      	ldrh	r2, [r2, #0]
 80051c4:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2290      	movs	r2, #144	@ 0x90
 80051ca:	2100      	movs	r1, #0
 80051cc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	228c      	movs	r2, #140	@ 0x8c
 80051d2:	2122      	movs	r1, #34	@ 0x22
 80051d4:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2280      	movs	r2, #128	@ 0x80
 80051da:	589b      	ldr	r3, [r3, r2]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d02d      	beq.n	800523c <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2280      	movs	r2, #128	@ 0x80
 80051e4:	589b      	ldr	r3, [r3, r2]
 80051e6:	4a40      	ldr	r2, [pc, #256]	@ (80052e8 <UART_Start_Receive_DMA+0x140>)
 80051e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2280      	movs	r2, #128	@ 0x80
 80051ee:	589b      	ldr	r3, [r3, r2]
 80051f0:	4a3e      	ldr	r2, [pc, #248]	@ (80052ec <UART_Start_Receive_DMA+0x144>)
 80051f2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2280      	movs	r2, #128	@ 0x80
 80051f8:	589b      	ldr	r3, [r3, r2]
 80051fa:	4a3d      	ldr	r2, [pc, #244]	@ (80052f0 <UART_Start_Receive_DMA+0x148>)
 80051fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2280      	movs	r2, #128	@ 0x80
 8005202:	589b      	ldr	r3, [r3, r2]
 8005204:	2200      	movs	r2, #0
 8005206:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2280      	movs	r2, #128	@ 0x80
 800520c:	5898      	ldr	r0, [r3, r2]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	3324      	adds	r3, #36	@ 0x24
 8005214:	0019      	movs	r1, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800521a:	001a      	movs	r2, r3
 800521c:	1dbb      	adds	r3, r7, #6
 800521e:	881b      	ldrh	r3, [r3, #0]
 8005220:	f7fd f85a 	bl	80022d8 <HAL_DMA_Start_IT>
 8005224:	1e03      	subs	r3, r0, #0
 8005226:	d009      	beq.n	800523c <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2290      	movs	r2, #144	@ 0x90
 800522c:	2110      	movs	r1, #16
 800522e:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	228c      	movs	r2, #140	@ 0x8c
 8005234:	2120      	movs	r1, #32
 8005236:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e050      	b.n	80052de <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d019      	beq.n	8005278 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005244:	f3ef 8310 	mrs	r3, PRIMASK
 8005248:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800524a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800524c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800524e:	2301      	movs	r3, #1
 8005250:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005254:	f383 8810 	msr	PRIMASK, r3
}
 8005258:	46c0      	nop			@ (mov r8, r8)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2180      	movs	r1, #128	@ 0x80
 8005266:	0049      	lsls	r1, r1, #1
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800526e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005272:	f383 8810 	msr	PRIMASK, r3
}
 8005276:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005278:	f3ef 8310 	mrs	r3, PRIMASK
 800527c:	613b      	str	r3, [r7, #16]
  return(result);
 800527e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005280:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005282:	2301      	movs	r3, #1
 8005284:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f383 8810 	msr	PRIMASK, r3
}
 800528c:	46c0      	nop			@ (mov r8, r8)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2101      	movs	r1, #1
 800529a:	430a      	orrs	r2, r1
 800529c:	609a      	str	r2, [r3, #8]
 800529e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	f383 8810 	msr	PRIMASK, r3
}
 80052a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052aa:	f3ef 8310 	mrs	r3, PRIMASK
 80052ae:	61fb      	str	r3, [r7, #28]
  return(result);
 80052b0:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80052b4:	2301      	movs	r3, #1
 80052b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052b8:	6a3b      	ldr	r3, [r7, #32]
 80052ba:	f383 8810 	msr	PRIMASK, r3
}
 80052be:	46c0      	nop			@ (mov r8, r8)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2140      	movs	r1, #64	@ 0x40
 80052cc:	430a      	orrs	r2, r1
 80052ce:	609a      	str	r2, [r3, #8]
 80052d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	f383 8810 	msr	PRIMASK, r3
}
 80052da:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	0018      	movs	r0, r3
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b010      	add	sp, #64	@ 0x40
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	08005441 	.word	0x08005441
 80052ec:	08005571 	.word	0x08005571
 80052f0:	080055b3 	.word	0x080055b3

080052f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08a      	sub	sp, #40	@ 0x28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005300:	60bb      	str	r3, [r7, #8]
  return(result);
 8005302:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005304:	627b      	str	r3, [r7, #36]	@ 0x24
 8005306:	2301      	movs	r3, #1
 8005308:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f383 8810 	msr	PRIMASK, r3
}
 8005310:	46c0      	nop			@ (mov r8, r8)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	21c0      	movs	r1, #192	@ 0xc0
 800531e:	438a      	bics	r2, r1
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005324:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	f383 8810 	msr	PRIMASK, r3
}
 800532c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800532e:	f3ef 8310 	mrs	r3, PRIMASK
 8005332:	617b      	str	r3, [r7, #20]
  return(result);
 8005334:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005336:	623b      	str	r3, [r7, #32]
 8005338:	2301      	movs	r3, #1
 800533a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	f383 8810 	msr	PRIMASK, r3
}
 8005342:	46c0      	nop			@ (mov r8, r8)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689a      	ldr	r2, [r3, #8]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4908      	ldr	r1, [pc, #32]	@ (8005370 <UART_EndTxTransfer+0x7c>)
 8005350:	400a      	ands	r2, r1
 8005352:	609a      	str	r2, [r3, #8]
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	f383 8810 	msr	PRIMASK, r3
}
 800535e:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2288      	movs	r2, #136	@ 0x88
 8005364:	2120      	movs	r1, #32
 8005366:	5099      	str	r1, [r3, r2]
}
 8005368:	46c0      	nop			@ (mov r8, r8)
 800536a:	46bd      	mov	sp, r7
 800536c:	b00a      	add	sp, #40	@ 0x28
 800536e:	bd80      	pop	{r7, pc}
 8005370:	ff7fffff 	.word	0xff7fffff

08005374 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b08e      	sub	sp, #56	@ 0x38
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800537c:	f3ef 8310 	mrs	r3, PRIMASK
 8005380:	617b      	str	r3, [r7, #20]
  return(result);
 8005382:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005384:	637b      	str	r3, [r7, #52]	@ 0x34
 8005386:	2301      	movs	r3, #1
 8005388:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	f383 8810 	msr	PRIMASK, r3
}
 8005390:	46c0      	nop			@ (mov r8, r8)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4926      	ldr	r1, [pc, #152]	@ (8005438 <UART_EndRxTransfer+0xc4>)
 800539e:	400a      	ands	r2, r1
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	f383 8810 	msr	PRIMASK, r3
}
 80053ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053ae:	f3ef 8310 	mrs	r3, PRIMASK
 80053b2:	623b      	str	r3, [r7, #32]
  return(result);
 80053b4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80053b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80053b8:	2301      	movs	r3, #1
 80053ba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053be:	f383 8810 	msr	PRIMASK, r3
}
 80053c2:	46c0      	nop			@ (mov r8, r8)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	491b      	ldr	r1, [pc, #108]	@ (800543c <UART_EndRxTransfer+0xc8>)
 80053d0:	400a      	ands	r2, r1
 80053d2:	609a      	str	r2, [r3, #8]
 80053d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053da:	f383 8810 	msr	PRIMASK, r3
}
 80053de:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d118      	bne.n	800541a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053e8:	f3ef 8310 	mrs	r3, PRIMASK
 80053ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80053ee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053f2:	2301      	movs	r3, #1
 80053f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f383 8810 	msr	PRIMASK, r3
}
 80053fc:	46c0      	nop			@ (mov r8, r8)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2110      	movs	r1, #16
 800540a:	438a      	bics	r2, r1
 800540c:	601a      	str	r2, [r3, #0]
 800540e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005410:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f383 8810 	msr	PRIMASK, r3
}
 8005418:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	228c      	movs	r2, #140	@ 0x8c
 800541e:	2120      	movs	r1, #32
 8005420:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800542e:	46c0      	nop			@ (mov r8, r8)
 8005430:	46bd      	mov	sp, r7
 8005432:	b00e      	add	sp, #56	@ 0x38
 8005434:	bd80      	pop	{r7, pc}
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	fffffedf 	.word	0xfffffedf
 800543c:	effffffe 	.word	0xeffffffe

08005440 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b094      	sub	sp, #80	@ 0x50
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2220      	movs	r2, #32
 8005456:	4013      	ands	r3, r2
 8005458:	d16f      	bne.n	800553a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800545a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800545c:	225e      	movs	r2, #94	@ 0x5e
 800545e:	2100      	movs	r1, #0
 8005460:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005462:	f3ef 8310 	mrs	r3, PRIMASK
 8005466:	61bb      	str	r3, [r7, #24]
  return(result);
 8005468:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800546a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800546c:	2301      	movs	r3, #1
 800546e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	f383 8810 	msr	PRIMASK, r3
}
 8005476:	46c0      	nop			@ (mov r8, r8)
 8005478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	493a      	ldr	r1, [pc, #232]	@ (800556c <UART_DMAReceiveCplt+0x12c>)
 8005484:	400a      	ands	r2, r1
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800548a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	f383 8810 	msr	PRIMASK, r3
}
 8005492:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005494:	f3ef 8310 	mrs	r3, PRIMASK
 8005498:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800549c:	647b      	str	r3, [r7, #68]	@ 0x44
 800549e:	2301      	movs	r3, #1
 80054a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a4:	f383 8810 	msr	PRIMASK, r3
}
 80054a8:	46c0      	nop			@ (mov r8, r8)
 80054aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689a      	ldr	r2, [r3, #8]
 80054b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2101      	movs	r1, #1
 80054b6:	438a      	bics	r2, r1
 80054b8:	609a      	str	r2, [r3, #8]
 80054ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c0:	f383 8810 	msr	PRIMASK, r3
}
 80054c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054c6:	f3ef 8310 	mrs	r3, PRIMASK
 80054ca:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80054cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80054d0:	2301      	movs	r3, #1
 80054d2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054d6:	f383 8810 	msr	PRIMASK, r3
}
 80054da:	46c0      	nop			@ (mov r8, r8)
 80054dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2140      	movs	r1, #64	@ 0x40
 80054e8:	438a      	bics	r2, r1
 80054ea:	609a      	str	r2, [r3, #8]
 80054ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f2:	f383 8810 	msr	PRIMASK, r3
}
 80054f6:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80054f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054fa:	228c      	movs	r2, #140	@ 0x8c
 80054fc:	2120      	movs	r1, #32
 80054fe:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005502:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005504:	2b01      	cmp	r3, #1
 8005506:	d118      	bne.n	800553a <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005508:	f3ef 8310 	mrs	r3, PRIMASK
 800550c:	60fb      	str	r3, [r7, #12]
  return(result);
 800550e:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005510:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005512:	2301      	movs	r3, #1
 8005514:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f383 8810 	msr	PRIMASK, r3
}
 800551c:	46c0      	nop			@ (mov r8, r8)
 800551e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2110      	movs	r1, #16
 800552a:	438a      	bics	r2, r1
 800552c:	601a      	str	r2, [r3, #0]
 800552e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005530:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	f383 8810 	msr	PRIMASK, r3
}
 8005538:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800553a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800553c:	2200      	movs	r2, #0
 800553e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005540:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005544:	2b01      	cmp	r3, #1
 8005546:	d108      	bne.n	800555a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005548:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800554a:	225c      	movs	r2, #92	@ 0x5c
 800554c:	5a9a      	ldrh	r2, [r3, r2]
 800554e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005550:	0011      	movs	r1, r2
 8005552:	0018      	movs	r0, r3
 8005554:	f7ff f9d6 	bl	8004904 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005558:	e003      	b.n	8005562 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800555a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800555c:	0018      	movs	r0, r3
 800555e:	f7fb f90d 	bl	800077c <HAL_UART_RxCpltCallback>
}
 8005562:	46c0      	nop			@ (mov r8, r8)
 8005564:	46bd      	mov	sp, r7
 8005566:	b014      	add	sp, #80	@ 0x50
 8005568:	bd80      	pop	{r7, pc}
 800556a:	46c0      	nop			@ (mov r8, r8)
 800556c:	fffffeff 	.word	0xfffffeff

08005570 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2201      	movs	r2, #1
 8005582:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d10a      	bne.n	80055a2 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	225c      	movs	r2, #92	@ 0x5c
 8005590:	5a9b      	ldrh	r3, [r3, r2]
 8005592:	085b      	lsrs	r3, r3, #1
 8005594:	b29a      	uxth	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	0011      	movs	r1, r2
 800559a:	0018      	movs	r0, r3
 800559c:	f7ff f9b2 	bl	8004904 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055a0:	e003      	b.n	80055aa <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	0018      	movs	r0, r3
 80055a6:	f7ff f99d 	bl	80048e4 <HAL_UART_RxHalfCpltCallback>
}
 80055aa:	46c0      	nop			@ (mov r8, r8)
 80055ac:	46bd      	mov	sp, r7
 80055ae:	b004      	add	sp, #16
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b086      	sub	sp, #24
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055be:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	2288      	movs	r2, #136	@ 0x88
 80055c4:	589b      	ldr	r3, [r3, r2]
 80055c6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	228c      	movs	r2, #140	@ 0x8c
 80055cc:	589b      	ldr	r3, [r3, r2]
 80055ce:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	2280      	movs	r2, #128	@ 0x80
 80055d8:	4013      	ands	r3, r2
 80055da:	2b80      	cmp	r3, #128	@ 0x80
 80055dc:	d10a      	bne.n	80055f4 <UART_DMAError+0x42>
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b21      	cmp	r3, #33	@ 0x21
 80055e2:	d107      	bne.n	80055f4 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	2256      	movs	r2, #86	@ 0x56
 80055e8:	2100      	movs	r1, #0
 80055ea:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	0018      	movs	r0, r3
 80055f0:	f7ff fe80 	bl	80052f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2240      	movs	r2, #64	@ 0x40
 80055fc:	4013      	ands	r3, r2
 80055fe:	2b40      	cmp	r3, #64	@ 0x40
 8005600:	d10a      	bne.n	8005618 <UART_DMAError+0x66>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2b22      	cmp	r3, #34	@ 0x22
 8005606:	d107      	bne.n	8005618 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	225e      	movs	r2, #94	@ 0x5e
 800560c:	2100      	movs	r1, #0
 800560e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	0018      	movs	r0, r3
 8005614:	f7ff feae 	bl	8005374 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2290      	movs	r2, #144	@ 0x90
 800561c:	589b      	ldr	r3, [r3, r2]
 800561e:	2210      	movs	r2, #16
 8005620:	431a      	orrs	r2, r3
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	2190      	movs	r1, #144	@ 0x90
 8005626:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	0018      	movs	r0, r3
 800562c:	f7ff f962 	bl	80048f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005630:	46c0      	nop			@ (mov r8, r8)
 8005632:	46bd      	mov	sp, r7
 8005634:	b006      	add	sp, #24
 8005636:	bd80      	pop	{r7, pc}

08005638 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005644:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	225e      	movs	r2, #94	@ 0x5e
 800564a:	2100      	movs	r1, #0
 800564c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2256      	movs	r2, #86	@ 0x56
 8005652:	2100      	movs	r1, #0
 8005654:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	0018      	movs	r0, r3
 800565a:	f7ff f94b 	bl	80048f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800565e:	46c0      	nop			@ (mov r8, r8)
 8005660:	46bd      	mov	sp, r7
 8005662:	b004      	add	sp, #16
 8005664:	bd80      	pop	{r7, pc}

08005666 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b086      	sub	sp, #24
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800566e:	f3ef 8310 	mrs	r3, PRIMASK
 8005672:	60bb      	str	r3, [r7, #8]
  return(result);
 8005674:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	2301      	movs	r3, #1
 800567a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f383 8810 	msr	PRIMASK, r3
}
 8005682:	46c0      	nop			@ (mov r8, r8)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2140      	movs	r1, #64	@ 0x40
 8005690:	438a      	bics	r2, r1
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	f383 8810 	msr	PRIMASK, r3
}
 800569e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2288      	movs	r2, #136	@ 0x88
 80056a4:	2120      	movs	r1, #32
 80056a6:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	0018      	movs	r0, r3
 80056b2:	f7ff f90f 	bl	80048d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056b6:	46c0      	nop			@ (mov r8, r8)
 80056b8:	46bd      	mov	sp, r7
 80056ba:	b006      	add	sp, #24
 80056bc:	bd80      	pop	{r7, pc}

080056be <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b082      	sub	sp, #8
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80056c6:	46c0      	nop			@ (mov r8, r8)
 80056c8:	46bd      	mov	sp, r7
 80056ca:	b002      	add	sp, #8
 80056cc:	bd80      	pop	{r7, pc}

080056ce <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b082      	sub	sp, #8
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80056d6:	46c0      	nop			@ (mov r8, r8)
 80056d8:	46bd      	mov	sp, r7
 80056da:	b002      	add	sp, #8
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b082      	sub	sp, #8
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80056e6:	46c0      	nop			@ (mov r8, r8)
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b002      	add	sp, #8
 80056ec:	bd80      	pop	{r7, pc}
	...

080056f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2284      	movs	r2, #132	@ 0x84
 80056fc:	5c9b      	ldrb	r3, [r3, r2]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d101      	bne.n	8005706 <HAL_UARTEx_DisableFifoMode+0x16>
 8005702:	2302      	movs	r3, #2
 8005704:	e027      	b.n	8005756 <HAL_UARTEx_DisableFifoMode+0x66>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2284      	movs	r2, #132	@ 0x84
 800570a:	2101      	movs	r1, #1
 800570c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2288      	movs	r2, #136	@ 0x88
 8005712:	2124      	movs	r1, #36	@ 0x24
 8005714:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2101      	movs	r1, #1
 800572a:	438a      	bics	r2, r1
 800572c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4a0b      	ldr	r2, [pc, #44]	@ (8005760 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005732:	4013      	ands	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2288      	movs	r2, #136	@ 0x88
 8005748:	2120      	movs	r1, #32
 800574a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2284      	movs	r2, #132	@ 0x84
 8005750:	2100      	movs	r1, #0
 8005752:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	0018      	movs	r0, r3
 8005758:	46bd      	mov	sp, r7
 800575a:	b004      	add	sp, #16
 800575c:	bd80      	pop	{r7, pc}
 800575e:	46c0      	nop			@ (mov r8, r8)
 8005760:	dfffffff 	.word	0xdfffffff

08005764 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2284      	movs	r2, #132	@ 0x84
 8005772:	5c9b      	ldrb	r3, [r3, r2]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d101      	bne.n	800577c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005778:	2302      	movs	r3, #2
 800577a:	e02e      	b.n	80057da <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2284      	movs	r2, #132	@ 0x84
 8005780:	2101      	movs	r1, #1
 8005782:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2288      	movs	r2, #136	@ 0x88
 8005788:	2124      	movs	r1, #36	@ 0x24
 800578a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2101      	movs	r1, #1
 80057a0:	438a      	bics	r2, r1
 80057a2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	00db      	lsls	r3, r3, #3
 80057ac:	08d9      	lsrs	r1, r3, #3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	430a      	orrs	r2, r1
 80057b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	0018      	movs	r0, r3
 80057bc:	f000 f854 	bl	8005868 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2288      	movs	r2, #136	@ 0x88
 80057cc:	2120      	movs	r1, #32
 80057ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2284      	movs	r2, #132	@ 0x84
 80057d4:	2100      	movs	r1, #0
 80057d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	0018      	movs	r0, r3
 80057dc:	46bd      	mov	sp, r7
 80057de:	b004      	add	sp, #16
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2284      	movs	r2, #132	@ 0x84
 80057f2:	5c9b      	ldrb	r3, [r3, r2]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d101      	bne.n	80057fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80057f8:	2302      	movs	r3, #2
 80057fa:	e02f      	b.n	800585c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2284      	movs	r2, #132	@ 0x84
 8005800:	2101      	movs	r1, #1
 8005802:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2288      	movs	r2, #136	@ 0x88
 8005808:	2124      	movs	r1, #36	@ 0x24
 800580a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2101      	movs	r1, #1
 8005820:	438a      	bics	r2, r1
 8005822:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	4a0e      	ldr	r2, [pc, #56]	@ (8005864 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800582c:	4013      	ands	r3, r2
 800582e:	0019      	movs	r1, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	430a      	orrs	r2, r1
 8005838:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	0018      	movs	r0, r3
 800583e:	f000 f813 	bl	8005868 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2288      	movs	r2, #136	@ 0x88
 800584e:	2120      	movs	r1, #32
 8005850:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2284      	movs	r2, #132	@ 0x84
 8005856:	2100      	movs	r1, #0
 8005858:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	0018      	movs	r0, r3
 800585e:	46bd      	mov	sp, r7
 8005860:	b004      	add	sp, #16
 8005862:	bd80      	pop	{r7, pc}
 8005864:	f1ffffff 	.word	0xf1ffffff

08005868 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005874:	2b00      	cmp	r3, #0
 8005876:	d108      	bne.n	800588a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	226a      	movs	r2, #106	@ 0x6a
 800587c:	2101      	movs	r1, #1
 800587e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2268      	movs	r2, #104	@ 0x68
 8005884:	2101      	movs	r1, #1
 8005886:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005888:	e043      	b.n	8005912 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800588a:	260f      	movs	r6, #15
 800588c:	19bb      	adds	r3, r7, r6
 800588e:	2208      	movs	r2, #8
 8005890:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005892:	200e      	movs	r0, #14
 8005894:	183b      	adds	r3, r7, r0
 8005896:	2208      	movs	r2, #8
 8005898:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	0e5b      	lsrs	r3, r3, #25
 80058a2:	b2da      	uxtb	r2, r3
 80058a4:	240d      	movs	r4, #13
 80058a6:	193b      	adds	r3, r7, r4
 80058a8:	2107      	movs	r1, #7
 80058aa:	400a      	ands	r2, r1
 80058ac:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	0f5b      	lsrs	r3, r3, #29
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	250c      	movs	r5, #12
 80058ba:	197b      	adds	r3, r7, r5
 80058bc:	2107      	movs	r1, #7
 80058be:	400a      	ands	r2, r1
 80058c0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058c2:	183b      	adds	r3, r7, r0
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	197a      	adds	r2, r7, r5
 80058c8:	7812      	ldrb	r2, [r2, #0]
 80058ca:	4914      	ldr	r1, [pc, #80]	@ (800591c <UARTEx_SetNbDataToProcess+0xb4>)
 80058cc:	5c8a      	ldrb	r2, [r1, r2]
 80058ce:	435a      	muls	r2, r3
 80058d0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80058d2:	197b      	adds	r3, r7, r5
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	4a12      	ldr	r2, [pc, #72]	@ (8005920 <UARTEx_SetNbDataToProcess+0xb8>)
 80058d8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058da:	0019      	movs	r1, r3
 80058dc:	f7fa fc9e 	bl	800021c <__divsi3>
 80058e0:	0003      	movs	r3, r0
 80058e2:	b299      	uxth	r1, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	226a      	movs	r2, #106	@ 0x6a
 80058e8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058ea:	19bb      	adds	r3, r7, r6
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	193a      	adds	r2, r7, r4
 80058f0:	7812      	ldrb	r2, [r2, #0]
 80058f2:	490a      	ldr	r1, [pc, #40]	@ (800591c <UARTEx_SetNbDataToProcess+0xb4>)
 80058f4:	5c8a      	ldrb	r2, [r1, r2]
 80058f6:	435a      	muls	r2, r3
 80058f8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80058fa:	193b      	adds	r3, r7, r4
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	4a08      	ldr	r2, [pc, #32]	@ (8005920 <UARTEx_SetNbDataToProcess+0xb8>)
 8005900:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005902:	0019      	movs	r1, r3
 8005904:	f7fa fc8a 	bl	800021c <__divsi3>
 8005908:	0003      	movs	r3, r0
 800590a:	b299      	uxth	r1, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2268      	movs	r2, #104	@ 0x68
 8005910:	5299      	strh	r1, [r3, r2]
}
 8005912:	46c0      	nop			@ (mov r8, r8)
 8005914:	46bd      	mov	sp, r7
 8005916:	b005      	add	sp, #20
 8005918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800591a:	46c0      	nop			@ (mov r8, r8)
 800591c:	08007c00 	.word	0x08007c00
 8005920:	08007c08 	.word	0x08007c08

08005924 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	0002      	movs	r2, r0
 800592c:	1dbb      	adds	r3, r7, #6
 800592e:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005930:	2300      	movs	r3, #0
 8005932:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005934:	1dbb      	adds	r3, r7, #6
 8005936:	2200      	movs	r2, #0
 8005938:	5e9b      	ldrsh	r3, [r3, r2]
 800593a:	2b84      	cmp	r3, #132	@ 0x84
 800593c:	d006      	beq.n	800594c <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800593e:	1dbb      	adds	r3, r7, #6
 8005940:	2200      	movs	r2, #0
 8005942:	5e9a      	ldrsh	r2, [r3, r2]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	18d3      	adds	r3, r2, r3
 8005948:	3303      	adds	r3, #3
 800594a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800594c:	68fb      	ldr	r3, [r7, #12]
}
 800594e:	0018      	movs	r0, r3
 8005950:	46bd      	mov	sp, r7
 8005952:	b004      	add	sp, #16
 8005954:	bd80      	pop	{r7, pc}

08005956 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b082      	sub	sp, #8
 800595a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800595c:	f3ef 8305 	mrs	r3, IPSR
 8005960:	607b      	str	r3, [r7, #4]
  return(result);
 8005962:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005964:	1e5a      	subs	r2, r3, #1
 8005966:	4193      	sbcs	r3, r2
 8005968:	b2db      	uxtb	r3, r3
}
 800596a:	0018      	movs	r0, r3
 800596c:	46bd      	mov	sp, r7
 800596e:	b002      	add	sp, #8
 8005970:	bd80      	pop	{r7, pc}

08005972 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005976:	f001 f889 	bl	8006a8c <vTaskStartScheduler>
  
  return osOK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	0018      	movs	r0, r3
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005982:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005984:	b087      	sub	sp, #28
 8005986:	af02      	add	r7, sp, #8
 8005988:	6078      	str	r0, [r7, #4]
 800598a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685c      	ldr	r4, [r3, #4]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005998:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2208      	movs	r2, #8
 800599e:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059a0:	0018      	movs	r0, r3
 80059a2:	f7ff ffbf 	bl	8005924 <makeFreeRtosPriority>
 80059a6:	0001      	movs	r1, r0
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	230c      	movs	r3, #12
 80059ac:	18fb      	adds	r3, r7, r3
 80059ae:	9301      	str	r3, [sp, #4]
 80059b0:	9100      	str	r1, [sp, #0]
 80059b2:	0013      	movs	r3, r2
 80059b4:	0032      	movs	r2, r6
 80059b6:	0029      	movs	r1, r5
 80059b8:	0020      	movs	r0, r4
 80059ba:	f000 ff13 	bl	80067e4 <xTaskCreate>
 80059be:	0003      	movs	r3, r0
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d001      	beq.n	80059c8 <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 80059c4:	2300      	movs	r3, #0
 80059c6:	e000      	b.n	80059ca <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 80059c8:	68fb      	ldr	r3, [r7, #12]
}
 80059ca:	0018      	movs	r0, r3
 80059cc:	46bd      	mov	sp, r7
 80059ce:	b005      	add	sp, #20
 80059d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080059d2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80059d2:	b580      	push	{r7, lr}
 80059d4:	b084      	sub	sp, #16
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <osDelay+0x16>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	e000      	b.n	80059ea <osDelay+0x18>
 80059e8:	2301      	movs	r3, #1
 80059ea:	0018      	movs	r0, r3
 80059ec:	f001 f828 	bl	8006a40 <vTaskDelay>
  
  return osOK;
 80059f0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80059f2:	0018      	movs	r0, r3
 80059f4:	46bd      	mov	sp, r7
 80059f6:	b004      	add	sp, #16
 80059f8:	bd80      	pop	{r7, pc}

080059fa <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b082      	sub	sp, #8
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8005a02:	2001      	movs	r0, #1
 8005a04:	f000 f9fd 	bl	8005e02 <xQueueCreateMutex>
 8005a08:	0003      	movs	r3, r0
#endif
#else
  return NULL;
#endif
}
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	b002      	add	sp, #8
 8005a10:	bd80      	pop	{r7, pc}
	...

08005a14 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005a1e:	2300      	movs	r3, #0
 8005a20:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <osMutexWait+0x18>
    return osErrorParameter;
 8005a28:	2380      	movs	r3, #128	@ 0x80
 8005a2a:	e036      	b.n	8005a9a <osMutexWait+0x86>
  }
  
  ticks = 0;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	3301      	adds	r3, #1
 8005a34:	d103      	bne.n	8005a3e <osMutexWait+0x2a>
    ticks = portMAX_DELAY;
 8005a36:	2301      	movs	r3, #1
 8005a38:	425b      	negs	r3, r3
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	e009      	b.n	8005a52 <osMutexWait+0x3e>
  }
  else if (millisec != 0) {
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d006      	beq.n	8005a52 <osMutexWait+0x3e>
    ticks = millisec / portTICK_PERIOD_MS;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d101      	bne.n	8005a52 <osMutexWait+0x3e>
      ticks = 1;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005a52:	f7ff ff80 	bl	8005956 <inHandlerMode>
 8005a56:	1e03      	subs	r3, r0, #0
 8005a58:	d013      	beq.n	8005a82 <osMutexWait+0x6e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005a5a:	2308      	movs	r3, #8
 8005a5c:	18fa      	adds	r2, r7, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2100      	movs	r1, #0
 8005a62:	0018      	movs	r0, r3
 8005a64:	f000 fd26 	bl	80064b4 <xQueueReceiveFromISR>
 8005a68:	0003      	movs	r3, r0
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d001      	beq.n	8005a72 <osMutexWait+0x5e>
      return osErrorOS;
 8005a6e:	23ff      	movs	r3, #255	@ 0xff
 8005a70:	e013      	b.n	8005a9a <osMutexWait+0x86>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00f      	beq.n	8005a98 <osMutexWait+0x84>
 8005a78:	4b0a      	ldr	r3, [pc, #40]	@ (8005aa4 <osMutexWait+0x90>)
 8005a7a:	2280      	movs	r2, #128	@ 0x80
 8005a7c:	0552      	lsls	r2, r2, #21
 8005a7e:	601a      	str	r2, [r3, #0]
 8005a80:	e00a      	b.n	8005a98 <osMutexWait+0x84>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	0011      	movs	r1, r2
 8005a88:	0018      	movs	r0, r3
 8005a8a:	f000 fc35 	bl	80062f8 <xQueueSemaphoreTake>
 8005a8e:	0003      	movs	r3, r0
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d001      	beq.n	8005a98 <osMutexWait+0x84>
    return osErrorOS;
 8005a94:	23ff      	movs	r3, #255	@ 0xff
 8005a96:	e000      	b.n	8005a9a <osMutexWait+0x86>
  }
  
  return osOK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	b004      	add	sp, #16
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	46c0      	nop			@ (mov r8, r8)
 8005aa4:	e000ed04 	.word	0xe000ed04

08005aa8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005ab8:	f7ff ff4d 	bl	8005956 <inHandlerMode>
 8005abc:	1e03      	subs	r3, r0, #0
 8005abe:	d013      	beq.n	8005ae8 <osMutexRelease+0x40>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005ac0:	2308      	movs	r3, #8
 8005ac2:	18fa      	adds	r2, r7, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	0011      	movs	r1, r2
 8005ac8:	0018      	movs	r0, r3
 8005aca:	f000 faf5 	bl	80060b8 <xQueueGiveFromISR>
 8005ace:	0003      	movs	r3, r0
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d001      	beq.n	8005ad8 <osMutexRelease+0x30>
      return osErrorOS;
 8005ad4:	23ff      	movs	r3, #255	@ 0xff
 8005ad6:	e013      	b.n	8005b00 <osMutexRelease+0x58>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00f      	beq.n	8005afe <osMutexRelease+0x56>
 8005ade:	4b0a      	ldr	r3, [pc, #40]	@ (8005b08 <osMutexRelease+0x60>)
 8005ae0:	2280      	movs	r2, #128	@ 0x80
 8005ae2:	0552      	lsls	r2, r2, #21
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	e00a      	b.n	8005afe <osMutexRelease+0x56>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	2300      	movs	r3, #0
 8005aec:	2200      	movs	r2, #0
 8005aee:	2100      	movs	r1, #0
 8005af0:	f000 f9a3 	bl	8005e3a <xQueueGenericSend>
 8005af4:	0003      	movs	r3, r0
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d001      	beq.n	8005afe <osMutexRelease+0x56>
  {
    result = osErrorOS;
 8005afa:	23ff      	movs	r3, #255	@ 0xff
 8005afc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8005afe:	68fb      	ldr	r3, [r7, #12]
}
 8005b00:	0018      	movs	r0, r3
 8005b02:	46bd      	mov	sp, r7
 8005b04:	b004      	add	sp, #16
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	e000ed04 	.word	0xe000ed04

08005b0c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6818      	ldr	r0, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	0019      	movs	r1, r3
 8005b22:	f000 f903 	bl	8005d2c <xQueueGenericCreate>
 8005b26:	0003      	movs	r3, r0
#endif
}
 8005b28:	0018      	movs	r0, r3
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	b002      	add	sp, #8
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b082      	sub	sp, #8
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	3308      	adds	r3, #8
 8005b3c:	001a      	movs	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	4252      	negs	r2, r2
 8005b48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	3308      	adds	r3, #8
 8005b4e:	001a      	movs	r2, r3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	3308      	adds	r3, #8
 8005b58:	001a      	movs	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005b64:	46c0      	nop			@ (mov r8, r8)
 8005b66:	46bd      	mov	sp, r7
 8005b68:	b002      	add	sp, #8
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005b7a:	46c0      	nop			@ (mov r8, r8)
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	b002      	add	sp, #8
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b084      	sub	sp, #16
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
 8005b8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	689a      	ldr	r2, [r3, #8]
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	601a      	str	r2, [r3, #0]
}
 8005bbe:	46c0      	nop			@ (mov r8, r8)
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	b004      	add	sp, #16
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b084      	sub	sp, #16
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
 8005bce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	d103      	bne.n	8005be4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	e00c      	b.n	8005bfe <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3308      	adds	r3, #8
 8005be8:	60fb      	str	r3, [r7, #12]
 8005bea:	e002      	b.n	8005bf2 <vListInsert+0x2c>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	60fb      	str	r3, [r7, #12]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68ba      	ldr	r2, [r7, #8]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d2f6      	bcs.n	8005bec <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	683a      	ldr	r2, [r7, #0]
 8005c18:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	601a      	str	r2, [r3, #0]
}
 8005c2a:	46c0      	nop			@ (mov r8, r8)
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	b004      	add	sp, #16
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b084      	sub	sp, #16
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	6892      	ldr	r2, [r2, #8]
 8005c48:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	6852      	ldr	r2, [r2, #4]
 8005c52:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d103      	bne.n	8005c66 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	689a      	ldr	r2, [r3, #8]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	1e5a      	subs	r2, r3, #1
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
}
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	b004      	add	sp, #16
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b084      	sub	sp, #16
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
 8005c8a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d102      	bne.n	8005c9c <xQueueGenericReset+0x1a>
 8005c96:	b672      	cpsid	i
 8005c98:	46c0      	nop			@ (mov r8, r8)
 8005c9a:	e7fd      	b.n	8005c98 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8005c9c:	f001 fcb8 	bl	8007610 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cac:	434b      	muls	r3, r1
 8005cae:	18d2      	adds	r2, r2, r3
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cca:	1e59      	subs	r1, r3, #1
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd0:	434b      	muls	r3, r1
 8005cd2:	18d2      	adds	r2, r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2244      	movs	r2, #68	@ 0x44
 8005cdc:	21ff      	movs	r1, #255	@ 0xff
 8005cde:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2245      	movs	r2, #69	@ 0x45
 8005ce4:	21ff      	movs	r1, #255	@ 0xff
 8005ce6:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d10d      	bne.n	8005d0a <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d013      	beq.n	8005d1e <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	3310      	adds	r3, #16
 8005cfa:	0018      	movs	r0, r3
 8005cfc:	f001 f8b6 	bl	8006e6c <xTaskRemoveFromEventList>
 8005d00:	1e03      	subs	r3, r0, #0
 8005d02:	d00c      	beq.n	8005d1e <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005d04:	f001 fc74 	bl	80075f0 <vPortYield>
 8005d08:	e009      	b.n	8005d1e <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	3310      	adds	r3, #16
 8005d0e:	0018      	movs	r0, r3
 8005d10:	f7ff ff0e 	bl	8005b30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	3324      	adds	r3, #36	@ 0x24
 8005d18:	0018      	movs	r0, r3
 8005d1a:	f7ff ff09 	bl	8005b30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005d1e:	f001 fc89 	bl	8007634 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005d22:	2301      	movs	r3, #1
}
 8005d24:	0018      	movs	r0, r3
 8005d26:	46bd      	mov	sp, r7
 8005d28:	b004      	add	sp, #16
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005d2c:	b590      	push	{r4, r7, lr}
 8005d2e:	b08b      	sub	sp, #44	@ 0x2c
 8005d30:	af02      	add	r7, sp, #8
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	1dfb      	adds	r3, r7, #7
 8005d38:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d102      	bne.n	8005d46 <xQueueGenericCreate+0x1a>
 8005d40:	b672      	cpsid	i
 8005d42:	46c0      	nop			@ (mov r8, r8)
 8005d44:	e7fd      	b.n	8005d42 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	4353      	muls	r3, r2
 8005d4c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	3348      	adds	r3, #72	@ 0x48
 8005d52:	0018      	movs	r0, r3
 8005d54:	f001 fcf4 	bl	8007740 <pvPortMalloc>
 8005d58:	0003      	movs	r3, r0
 8005d5a:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00e      	beq.n	8005d80 <xQueueGenericCreate+0x54>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	3348      	adds	r3, #72	@ 0x48
 8005d6a:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d6c:	1dfb      	adds	r3, r7, #7
 8005d6e:	781c      	ldrb	r4, [r3, #0]
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	68b9      	ldr	r1, [r7, #8]
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	0023      	movs	r3, r4
 8005d7c:	f000 f805 	bl	8005d8a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d80:	69bb      	ldr	r3, [r7, #24]
	}
 8005d82:	0018      	movs	r0, r3
 8005d84:	46bd      	mov	sp, r7
 8005d86:	b009      	add	sp, #36	@ 0x24
 8005d88:	bd90      	pop	{r4, r7, pc}

08005d8a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b084      	sub	sp, #16
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	60b9      	str	r1, [r7, #8]
 8005d94:	607a      	str	r2, [r7, #4]
 8005d96:	001a      	movs	r2, r3
 8005d98:	1cfb      	adds	r3, r7, #3
 8005d9a:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d103      	bne.n	8005daa <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	69ba      	ldr	r2, [r7, #24]
 8005da6:	601a      	str	r2, [r3, #0]
 8005da8:	e002      	b.n	8005db0 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	2101      	movs	r1, #1
 8005dc0:	0018      	movs	r0, r3
 8005dc2:	f7ff ff5e 	bl	8005c82 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005dc6:	46c0      	nop			@ (mov r8, r8)
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	b004      	add	sp, #16
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b082      	sub	sp, #8
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00e      	beq.n	8005dfa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	2300      	movs	r3, #0
 8005df2:	2200      	movs	r2, #0
 8005df4:	2100      	movs	r1, #0
 8005df6:	f000 f820 	bl	8005e3a <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005dfa:	46c0      	nop			@ (mov r8, r8)
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	b002      	add	sp, #8
 8005e00:	bd80      	pop	{r7, pc}

08005e02 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005e02:	b580      	push	{r7, lr}
 8005e04:	b086      	sub	sp, #24
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	0002      	movs	r2, r0
 8005e0a:	1dfb      	adds	r3, r7, #7
 8005e0c:	701a      	strb	r2, [r3, #0]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	2300      	movs	r3, #0
 8005e14:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005e16:	1dfb      	adds	r3, r7, #7
 8005e18:	781a      	ldrb	r2, [r3, #0]
 8005e1a:	6939      	ldr	r1, [r7, #16]
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	0018      	movs	r0, r3
 8005e20:	f7ff ff84 	bl	8005d2c <xQueueGenericCreate>
 8005e24:	0003      	movs	r3, r0
 8005e26:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	0018      	movs	r0, r3
 8005e2c:	f7ff ffcf 	bl	8005dce <prvInitialiseMutex>

		return xNewQueue;
 8005e30:	68fb      	ldr	r3, [r7, #12]
	}
 8005e32:	0018      	movs	r0, r3
 8005e34:	46bd      	mov	sp, r7
 8005e36:	b006      	add	sp, #24
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b08a      	sub	sp, #40	@ 0x28
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	60f8      	str	r0, [r7, #12]
 8005e42:	60b9      	str	r1, [r7, #8]
 8005e44:	607a      	str	r2, [r7, #4]
 8005e46:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d102      	bne.n	8005e5c <xQueueGenericSend+0x22>
 8005e56:	b672      	cpsid	i
 8005e58:	46c0      	nop			@ (mov r8, r8)
 8005e5a:	e7fd      	b.n	8005e58 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d103      	bne.n	8005e6a <xQueueGenericSend+0x30>
 8005e62:	6a3b      	ldr	r3, [r7, #32]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <xQueueGenericSend+0x34>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e000      	b.n	8005e70 <xQueueGenericSend+0x36>
 8005e6e:	2300      	movs	r3, #0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d102      	bne.n	8005e7a <xQueueGenericSend+0x40>
 8005e74:	b672      	cpsid	i
 8005e76:	46c0      	nop			@ (mov r8, r8)
 8005e78:	e7fd      	b.n	8005e76 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d103      	bne.n	8005e88 <xQueueGenericSend+0x4e>
 8005e80:	6a3b      	ldr	r3, [r7, #32]
 8005e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d101      	bne.n	8005e8c <xQueueGenericSend+0x52>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <xQueueGenericSend+0x54>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d102      	bne.n	8005e98 <xQueueGenericSend+0x5e>
 8005e92:	b672      	cpsid	i
 8005e94:	46c0      	nop			@ (mov r8, r8)
 8005e96:	e7fd      	b.n	8005e94 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e98:	f001 f968 	bl	800716c <xTaskGetSchedulerState>
 8005e9c:	1e03      	subs	r3, r0, #0
 8005e9e:	d102      	bne.n	8005ea6 <xQueueGenericSend+0x6c>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <xQueueGenericSend+0x70>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e000      	b.n	8005eac <xQueueGenericSend+0x72>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d102      	bne.n	8005eb6 <xQueueGenericSend+0x7c>
 8005eb0:	b672      	cpsid	i
 8005eb2:	46c0      	nop			@ (mov r8, r8)
 8005eb4:	e7fd      	b.n	8005eb2 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005eb6:	f001 fbab 	bl	8007610 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ebe:	6a3b      	ldr	r3, [r7, #32]
 8005ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d302      	bcc.n	8005ecc <xQueueGenericSend+0x92>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d11e      	bne.n	8005f0a <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	68b9      	ldr	r1, [r7, #8]
 8005ed0:	6a3b      	ldr	r3, [r7, #32]
 8005ed2:	0018      	movs	r0, r3
 8005ed4:	f000 fb69 	bl	80065aa <prvCopyDataToQueue>
 8005ed8:	0003      	movs	r3, r0
 8005eda:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005edc:	6a3b      	ldr	r3, [r7, #32]
 8005ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d009      	beq.n	8005ef8 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
 8005ee6:	3324      	adds	r3, #36	@ 0x24
 8005ee8:	0018      	movs	r0, r3
 8005eea:	f000 ffbf 	bl	8006e6c <xTaskRemoveFromEventList>
 8005eee:	1e03      	subs	r3, r0, #0
 8005ef0:	d007      	beq.n	8005f02 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005ef2:	f001 fb7d 	bl	80075f0 <vPortYield>
 8005ef6:	e004      	b.n	8005f02 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005efe:	f001 fb77 	bl	80075f0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f02:	f001 fb97 	bl	8007634 <vPortExitCritical>
				return pdPASS;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e05b      	b.n	8005fc2 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d103      	bne.n	8005f18 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f10:	f001 fb90 	bl	8007634 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005f14:	2300      	movs	r3, #0
 8005f16:	e054      	b.n	8005fc2 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d106      	bne.n	8005f2c <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f1e:	2314      	movs	r3, #20
 8005f20:	18fb      	adds	r3, r7, r3
 8005f22:	0018      	movs	r0, r3
 8005f24:	f001 f800 	bl	8006f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f2c:	f001 fb82 	bl	8007634 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f30:	f000 fde2 	bl	8006af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f34:	f001 fb6c 	bl	8007610 <vPortEnterCritical>
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	2244      	movs	r2, #68	@ 0x44
 8005f3c:	5c9b      	ldrb	r3, [r3, r2]
 8005f3e:	b25b      	sxtb	r3, r3
 8005f40:	3301      	adds	r3, #1
 8005f42:	d103      	bne.n	8005f4c <xQueueGenericSend+0x112>
 8005f44:	6a3b      	ldr	r3, [r7, #32]
 8005f46:	2244      	movs	r2, #68	@ 0x44
 8005f48:	2100      	movs	r1, #0
 8005f4a:	5499      	strb	r1, [r3, r2]
 8005f4c:	6a3b      	ldr	r3, [r7, #32]
 8005f4e:	2245      	movs	r2, #69	@ 0x45
 8005f50:	5c9b      	ldrb	r3, [r3, r2]
 8005f52:	b25b      	sxtb	r3, r3
 8005f54:	3301      	adds	r3, #1
 8005f56:	d103      	bne.n	8005f60 <xQueueGenericSend+0x126>
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	2245      	movs	r2, #69	@ 0x45
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	5499      	strb	r1, [r3, r2]
 8005f60:	f001 fb68 	bl	8007634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f64:	1d3a      	adds	r2, r7, #4
 8005f66:	2314      	movs	r3, #20
 8005f68:	18fb      	adds	r3, r7, r3
 8005f6a:	0011      	movs	r1, r2
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	f000 ffef 	bl	8006f50 <xTaskCheckForTimeOut>
 8005f72:	1e03      	subs	r3, r0, #0
 8005f74:	d11e      	bne.n	8005fb4 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005f76:	6a3b      	ldr	r3, [r7, #32]
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f000 fc1b 	bl	80067b4 <prvIsQueueFull>
 8005f7e:	1e03      	subs	r3, r0, #0
 8005f80:	d011      	beq.n	8005fa6 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005f82:	6a3b      	ldr	r3, [r7, #32]
 8005f84:	3310      	adds	r3, #16
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	0011      	movs	r1, r2
 8005f8a:	0018      	movs	r0, r3
 8005f8c:	f000 ff4e 	bl	8006e2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	0018      	movs	r0, r3
 8005f94:	f000 fb9a 	bl	80066cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005f98:	f000 fdba 	bl	8006b10 <xTaskResumeAll>
 8005f9c:	1e03      	subs	r3, r0, #0
 8005f9e:	d18a      	bne.n	8005eb6 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8005fa0:	f001 fb26 	bl	80075f0 <vPortYield>
 8005fa4:	e787      	b.n	8005eb6 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005fa6:	6a3b      	ldr	r3, [r7, #32]
 8005fa8:	0018      	movs	r0, r3
 8005faa:	f000 fb8f 	bl	80066cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005fae:	f000 fdaf 	bl	8006b10 <xTaskResumeAll>
 8005fb2:	e780      	b.n	8005eb6 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005fb4:	6a3b      	ldr	r3, [r7, #32]
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	f000 fb88 	bl	80066cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005fbc:	f000 fda8 	bl	8006b10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005fc0:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005fc2:	0018      	movs	r0, r3
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	b00a      	add	sp, #40	@ 0x28
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005fca:	b590      	push	{r4, r7, lr}
 8005fcc:	b08b      	sub	sp, #44	@ 0x2c
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	60f8      	str	r0, [r7, #12]
 8005fd2:	60b9      	str	r1, [r7, #8]
 8005fd4:	607a      	str	r2, [r7, #4]
 8005fd6:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d102      	bne.n	8005fe8 <xQueueGenericSendFromISR+0x1e>
 8005fe2:	b672      	cpsid	i
 8005fe4:	46c0      	nop			@ (mov r8, r8)
 8005fe6:	e7fd      	b.n	8005fe4 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d103      	bne.n	8005ff6 <xQueueGenericSendFromISR+0x2c>
 8005fee:	6a3b      	ldr	r3, [r7, #32]
 8005ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <xQueueGenericSendFromISR+0x30>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e000      	b.n	8005ffc <xQueueGenericSendFromISR+0x32>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d102      	bne.n	8006006 <xQueueGenericSendFromISR+0x3c>
 8006000:	b672      	cpsid	i
 8006002:	46c0      	nop			@ (mov r8, r8)
 8006004:	e7fd      	b.n	8006002 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b02      	cmp	r3, #2
 800600a:	d103      	bne.n	8006014 <xQueueGenericSendFromISR+0x4a>
 800600c:	6a3b      	ldr	r3, [r7, #32]
 800600e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006010:	2b01      	cmp	r3, #1
 8006012:	d101      	bne.n	8006018 <xQueueGenericSendFromISR+0x4e>
 8006014:	2301      	movs	r3, #1
 8006016:	e000      	b.n	800601a <xQueueGenericSendFromISR+0x50>
 8006018:	2300      	movs	r3, #0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d102      	bne.n	8006024 <xQueueGenericSendFromISR+0x5a>
 800601e:	b672      	cpsid	i
 8006020:	46c0      	nop			@ (mov r8, r8)
 8006022:	e7fd      	b.n	8006020 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006024:	f001 fb1e 	bl	8007664 <ulSetInterruptMaskFromISR>
 8006028:	0003      	movs	r3, r0
 800602a:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006034:	429a      	cmp	r2, r3
 8006036:	d302      	bcc.n	800603e <xQueueGenericSendFromISR+0x74>
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	2b02      	cmp	r3, #2
 800603c:	d131      	bne.n	80060a2 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800603e:	241b      	movs	r4, #27
 8006040:	193b      	adds	r3, r7, r4
 8006042:	6a3a      	ldr	r2, [r7, #32]
 8006044:	2145      	movs	r1, #69	@ 0x45
 8006046:	5c52      	ldrb	r2, [r2, r1]
 8006048:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800604a:	6a3b      	ldr	r3, [r7, #32]
 800604c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800604e:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006050:	683a      	ldr	r2, [r7, #0]
 8006052:	68b9      	ldr	r1, [r7, #8]
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	0018      	movs	r0, r3
 8006058:	f000 faa7 	bl	80065aa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800605c:	193b      	adds	r3, r7, r4
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	b25b      	sxtb	r3, r3
 8006062:	3301      	adds	r3, #1
 8006064:	d111      	bne.n	800608a <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006066:	6a3b      	ldr	r3, [r7, #32]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	2b00      	cmp	r3, #0
 800606c:	d016      	beq.n	800609c <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	3324      	adds	r3, #36	@ 0x24
 8006072:	0018      	movs	r0, r3
 8006074:	f000 fefa 	bl	8006e6c <xTaskRemoveFromEventList>
 8006078:	1e03      	subs	r3, r0, #0
 800607a:	d00f      	beq.n	800609c <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00c      	beq.n	800609c <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	601a      	str	r2, [r3, #0]
 8006088:	e008      	b.n	800609c <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800608a:	231b      	movs	r3, #27
 800608c:	18fb      	adds	r3, r7, r3
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	3301      	adds	r3, #1
 8006092:	b2db      	uxtb	r3, r3
 8006094:	b259      	sxtb	r1, r3
 8006096:	6a3b      	ldr	r3, [r7, #32]
 8006098:	2245      	movs	r2, #69	@ 0x45
 800609a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800609c:	2301      	movs	r3, #1
 800609e:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 80060a0:	e001      	b.n	80060a6 <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80060a2:	2300      	movs	r3, #0
 80060a4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	0018      	movs	r0, r3
 80060aa:	f001 fae1 	bl	8007670 <vClearInterruptMaskFromISR>

	return xReturn;
 80060ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060b0:	0018      	movs	r0, r3
 80060b2:	46bd      	mov	sp, r7
 80060b4:	b00b      	add	sp, #44	@ 0x2c
 80060b6:	bd90      	pop	{r4, r7, pc}

080060b8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b088      	sub	sp, #32
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d102      	bne.n	80060d2 <xQueueGiveFromISR+0x1a>
 80060cc:	b672      	cpsid	i
 80060ce:	46c0      	nop			@ (mov r8, r8)
 80060d0:	e7fd      	b.n	80060ce <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d002      	beq.n	80060e0 <xQueueGiveFromISR+0x28>
 80060da:	b672      	cpsid	i
 80060dc:	46c0      	nop			@ (mov r8, r8)
 80060de:	e7fd      	b.n	80060dc <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d103      	bne.n	80060f0 <xQueueGiveFromISR+0x38>
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d101      	bne.n	80060f4 <xQueueGiveFromISR+0x3c>
 80060f0:	2301      	movs	r3, #1
 80060f2:	e000      	b.n	80060f6 <xQueueGiveFromISR+0x3e>
 80060f4:	2300      	movs	r3, #0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d102      	bne.n	8006100 <xQueueGiveFromISR+0x48>
 80060fa:	b672      	cpsid	i
 80060fc:	46c0      	nop			@ (mov r8, r8)
 80060fe:	e7fd      	b.n	80060fc <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006100:	f001 fab0 	bl	8007664 <ulSetInterruptMaskFromISR>
 8006104:	0003      	movs	r3, r0
 8006106:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610c:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	429a      	cmp	r2, r3
 8006116:	d22c      	bcs.n	8006172 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006118:	200f      	movs	r0, #15
 800611a:	183b      	adds	r3, r7, r0
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	2145      	movs	r1, #69	@ 0x45
 8006120:	5c52      	ldrb	r2, [r2, r1]
 8006122:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	1c5a      	adds	r2, r3, #1
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800612c:	183b      	adds	r3, r7, r0
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	b25b      	sxtb	r3, r3
 8006132:	3301      	adds	r3, #1
 8006134:	d111      	bne.n	800615a <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613a:	2b00      	cmp	r3, #0
 800613c:	d016      	beq.n	800616c <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800613e:	69bb      	ldr	r3, [r7, #24]
 8006140:	3324      	adds	r3, #36	@ 0x24
 8006142:	0018      	movs	r0, r3
 8006144:	f000 fe92 	bl	8006e6c <xTaskRemoveFromEventList>
 8006148:	1e03      	subs	r3, r0, #0
 800614a:	d00f      	beq.n	800616c <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00c      	beq.n	800616c <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2201      	movs	r2, #1
 8006156:	601a      	str	r2, [r3, #0]
 8006158:	e008      	b.n	800616c <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800615a:	230f      	movs	r3, #15
 800615c:	18fb      	adds	r3, r7, r3
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	3301      	adds	r3, #1
 8006162:	b2db      	uxtb	r3, r3
 8006164:	b259      	sxtb	r1, r3
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	2245      	movs	r2, #69	@ 0x45
 800616a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800616c:	2301      	movs	r3, #1
 800616e:	61fb      	str	r3, [r7, #28]
 8006170:	e001      	b.n	8006176 <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006172:	2300      	movs	r3, #0
 8006174:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	0018      	movs	r0, r3
 800617a:	f001 fa79 	bl	8007670 <vClearInterruptMaskFromISR>

	return xReturn;
 800617e:	69fb      	ldr	r3, [r7, #28]
}
 8006180:	0018      	movs	r0, r3
 8006182:	46bd      	mov	sp, r7
 8006184:	b008      	add	sp, #32
 8006186:	bd80      	pop	{r7, pc}

08006188 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b08a      	sub	sp, #40	@ 0x28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006194:	2300      	movs	r3, #0
 8006196:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800619c:	6a3b      	ldr	r3, [r7, #32]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d102      	bne.n	80061a8 <xQueueReceive+0x20>
 80061a2:	b672      	cpsid	i
 80061a4:	46c0      	nop			@ (mov r8, r8)
 80061a6:	e7fd      	b.n	80061a4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d103      	bne.n	80061b6 <xQueueReceive+0x2e>
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <xQueueReceive+0x32>
 80061b6:	2301      	movs	r3, #1
 80061b8:	e000      	b.n	80061bc <xQueueReceive+0x34>
 80061ba:	2300      	movs	r3, #0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d102      	bne.n	80061c6 <xQueueReceive+0x3e>
 80061c0:	b672      	cpsid	i
 80061c2:	46c0      	nop			@ (mov r8, r8)
 80061c4:	e7fd      	b.n	80061c2 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061c6:	f000 ffd1 	bl	800716c <xTaskGetSchedulerState>
 80061ca:	1e03      	subs	r3, r0, #0
 80061cc:	d102      	bne.n	80061d4 <xQueueReceive+0x4c>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <xQueueReceive+0x50>
 80061d4:	2301      	movs	r3, #1
 80061d6:	e000      	b.n	80061da <xQueueReceive+0x52>
 80061d8:	2300      	movs	r3, #0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d102      	bne.n	80061e4 <xQueueReceive+0x5c>
 80061de:	b672      	cpsid	i
 80061e0:	46c0      	nop			@ (mov r8, r8)
 80061e2:	e7fd      	b.n	80061e0 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061e4:	f001 fa14 	bl	8007610 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061e8:	6a3b      	ldr	r3, [r7, #32]
 80061ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ec:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d01a      	beq.n	800622a <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	6a3b      	ldr	r3, [r7, #32]
 80061f8:	0011      	movs	r1, r2
 80061fa:	0018      	movs	r0, r3
 80061fc:	f000 fa40 	bl	8006680 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	1e5a      	subs	r2, r3, #1
 8006204:	6a3b      	ldr	r3, [r7, #32]
 8006206:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006208:	6a3b      	ldr	r3, [r7, #32]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d008      	beq.n	8006222 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	3310      	adds	r3, #16
 8006214:	0018      	movs	r0, r3
 8006216:	f000 fe29 	bl	8006e6c <xTaskRemoveFromEventList>
 800621a:	1e03      	subs	r3, r0, #0
 800621c:	d001      	beq.n	8006222 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800621e:	f001 f9e7 	bl	80075f0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006222:	f001 fa07 	bl	8007634 <vPortExitCritical>
				return pdPASS;
 8006226:	2301      	movs	r3, #1
 8006228:	e062      	b.n	80062f0 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d103      	bne.n	8006238 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006230:	f001 fa00 	bl	8007634 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006234:	2300      	movs	r3, #0
 8006236:	e05b      	b.n	80062f0 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623a:	2b00      	cmp	r3, #0
 800623c:	d106      	bne.n	800624c <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800623e:	2314      	movs	r3, #20
 8006240:	18fb      	adds	r3, r7, r3
 8006242:	0018      	movs	r0, r3
 8006244:	f000 fe70 	bl	8006f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006248:	2301      	movs	r3, #1
 800624a:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800624c:	f001 f9f2 	bl	8007634 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006250:	f000 fc52 	bl	8006af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006254:	f001 f9dc 	bl	8007610 <vPortEnterCritical>
 8006258:	6a3b      	ldr	r3, [r7, #32]
 800625a:	2244      	movs	r2, #68	@ 0x44
 800625c:	5c9b      	ldrb	r3, [r3, r2]
 800625e:	b25b      	sxtb	r3, r3
 8006260:	3301      	adds	r3, #1
 8006262:	d103      	bne.n	800626c <xQueueReceive+0xe4>
 8006264:	6a3b      	ldr	r3, [r7, #32]
 8006266:	2244      	movs	r2, #68	@ 0x44
 8006268:	2100      	movs	r1, #0
 800626a:	5499      	strb	r1, [r3, r2]
 800626c:	6a3b      	ldr	r3, [r7, #32]
 800626e:	2245      	movs	r2, #69	@ 0x45
 8006270:	5c9b      	ldrb	r3, [r3, r2]
 8006272:	b25b      	sxtb	r3, r3
 8006274:	3301      	adds	r3, #1
 8006276:	d103      	bne.n	8006280 <xQueueReceive+0xf8>
 8006278:	6a3b      	ldr	r3, [r7, #32]
 800627a:	2245      	movs	r2, #69	@ 0x45
 800627c:	2100      	movs	r1, #0
 800627e:	5499      	strb	r1, [r3, r2]
 8006280:	f001 f9d8 	bl	8007634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006284:	1d3a      	adds	r2, r7, #4
 8006286:	2314      	movs	r3, #20
 8006288:	18fb      	adds	r3, r7, r3
 800628a:	0011      	movs	r1, r2
 800628c:	0018      	movs	r0, r3
 800628e:	f000 fe5f 	bl	8006f50 <xTaskCheckForTimeOut>
 8006292:	1e03      	subs	r3, r0, #0
 8006294:	d11e      	bne.n	80062d4 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006296:	6a3b      	ldr	r3, [r7, #32]
 8006298:	0018      	movs	r0, r3
 800629a:	f000 fa75 	bl	8006788 <prvIsQueueEmpty>
 800629e:	1e03      	subs	r3, r0, #0
 80062a0:	d011      	beq.n	80062c6 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80062a2:	6a3b      	ldr	r3, [r7, #32]
 80062a4:	3324      	adds	r3, #36	@ 0x24
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	0011      	movs	r1, r2
 80062aa:	0018      	movs	r0, r3
 80062ac:	f000 fdbe 	bl	8006e2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	0018      	movs	r0, r3
 80062b4:	f000 fa0a 	bl	80066cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80062b8:	f000 fc2a 	bl	8006b10 <xTaskResumeAll>
 80062bc:	1e03      	subs	r3, r0, #0
 80062be:	d191      	bne.n	80061e4 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 80062c0:	f001 f996 	bl	80075f0 <vPortYield>
 80062c4:	e78e      	b.n	80061e4 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	0018      	movs	r0, r3
 80062ca:	f000 f9ff 	bl	80066cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062ce:	f000 fc1f 	bl	8006b10 <xTaskResumeAll>
 80062d2:	e787      	b.n	80061e4 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80062d4:	6a3b      	ldr	r3, [r7, #32]
 80062d6:	0018      	movs	r0, r3
 80062d8:	f000 f9f8 	bl	80066cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062dc:	f000 fc18 	bl	8006b10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	0018      	movs	r0, r3
 80062e4:	f000 fa50 	bl	8006788 <prvIsQueueEmpty>
 80062e8:	1e03      	subs	r3, r0, #0
 80062ea:	d100      	bne.n	80062ee <xQueueReceive+0x166>
 80062ec:	e77a      	b.n	80061e4 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062f0:	0018      	movs	r0, r3
 80062f2:	46bd      	mov	sp, r7
 80062f4:	b00a      	add	sp, #40	@ 0x28
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b08a      	sub	sp, #40	@ 0x28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006302:	2300      	movs	r3, #0
 8006304:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800630a:	2300      	movs	r3, #0
 800630c:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d102      	bne.n	800631a <xQueueSemaphoreTake+0x22>
 8006314:	b672      	cpsid	i
 8006316:	46c0      	nop			@ (mov r8, r8)
 8006318:	e7fd      	b.n	8006316 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631e:	2b00      	cmp	r3, #0
 8006320:	d002      	beq.n	8006328 <xQueueSemaphoreTake+0x30>
 8006322:	b672      	cpsid	i
 8006324:	46c0      	nop			@ (mov r8, r8)
 8006326:	e7fd      	b.n	8006324 <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006328:	f000 ff20 	bl	800716c <xTaskGetSchedulerState>
 800632c:	1e03      	subs	r3, r0, #0
 800632e:	d102      	bne.n	8006336 <xQueueSemaphoreTake+0x3e>
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <xQueueSemaphoreTake+0x42>
 8006336:	2301      	movs	r3, #1
 8006338:	e000      	b.n	800633c <xQueueSemaphoreTake+0x44>
 800633a:	2300      	movs	r3, #0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d102      	bne.n	8006346 <xQueueSemaphoreTake+0x4e>
 8006340:	b672      	cpsid	i
 8006342:	46c0      	nop			@ (mov r8, r8)
 8006344:	e7fd      	b.n	8006342 <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006346:	f001 f963 	bl	8007610 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d01d      	beq.n	8006392 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	1e5a      	subs	r2, r3, #1
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d104      	bne.n	8006370 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006366:	f001 f855 	bl	8007414 <pvTaskIncrementMutexHeldCount>
 800636a:	0002      	movs	r2, r0
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d008      	beq.n	800638a <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	3310      	adds	r3, #16
 800637c:	0018      	movs	r0, r3
 800637e:	f000 fd75 	bl	8006e6c <xTaskRemoveFromEventList>
 8006382:	1e03      	subs	r3, r0, #0
 8006384:	d001      	beq.n	800638a <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006386:	f001 f933 	bl	80075f0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800638a:	f001 f953 	bl	8007634 <vPortExitCritical>
				return pdPASS;
 800638e:	2301      	movs	r3, #1
 8006390:	e08c      	b.n	80064ac <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d109      	bne.n	80063ac <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d002      	beq.n	80063a4 <xQueueSemaphoreTake+0xac>
 800639e:	b672      	cpsid	i
 80063a0:	46c0      	nop			@ (mov r8, r8)
 80063a2:	e7fd      	b.n	80063a0 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80063a4:	f001 f946 	bl	8007634 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80063a8:	2300      	movs	r3, #0
 80063aa:	e07f      	b.n	80064ac <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d106      	bne.n	80063c0 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063b2:	230c      	movs	r3, #12
 80063b4:	18fb      	adds	r3, r7, r3
 80063b6:	0018      	movs	r0, r3
 80063b8:	f000 fdb6 	bl	8006f28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063bc:	2301      	movs	r3, #1
 80063be:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063c0:	f001 f938 	bl	8007634 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063c4:	f000 fb98 	bl	8006af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063c8:	f001 f922 	bl	8007610 <vPortEnterCritical>
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	2244      	movs	r2, #68	@ 0x44
 80063d0:	5c9b      	ldrb	r3, [r3, r2]
 80063d2:	b25b      	sxtb	r3, r3
 80063d4:	3301      	adds	r3, #1
 80063d6:	d103      	bne.n	80063e0 <xQueueSemaphoreTake+0xe8>
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	2244      	movs	r2, #68	@ 0x44
 80063dc:	2100      	movs	r1, #0
 80063de:	5499      	strb	r1, [r3, r2]
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	2245      	movs	r2, #69	@ 0x45
 80063e4:	5c9b      	ldrb	r3, [r3, r2]
 80063e6:	b25b      	sxtb	r3, r3
 80063e8:	3301      	adds	r3, #1
 80063ea:	d103      	bne.n	80063f4 <xQueueSemaphoreTake+0xfc>
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	2245      	movs	r2, #69	@ 0x45
 80063f0:	2100      	movs	r1, #0
 80063f2:	5499      	strb	r1, [r3, r2]
 80063f4:	f001 f91e 	bl	8007634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063f8:	003a      	movs	r2, r7
 80063fa:	230c      	movs	r3, #12
 80063fc:	18fb      	adds	r3, r7, r3
 80063fe:	0011      	movs	r1, r2
 8006400:	0018      	movs	r0, r3
 8006402:	f000 fda5 	bl	8006f50 <xTaskCheckForTimeOut>
 8006406:	1e03      	subs	r3, r0, #0
 8006408:	d12e      	bne.n	8006468 <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	0018      	movs	r0, r3
 800640e:	f000 f9bb 	bl	8006788 <prvIsQueueEmpty>
 8006412:	1e03      	subs	r3, r0, #0
 8006414:	d021      	beq.n	800645a <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 800641e:	f001 f8f7 	bl	8007610 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	0018      	movs	r0, r3
 8006428:	f000 febc 	bl	80071a4 <xTaskPriorityInherit>
 800642c:	0003      	movs	r3, r0
 800642e:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8006430:	f001 f900 	bl	8007634 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	3324      	adds	r3, #36	@ 0x24
 8006438:	683a      	ldr	r2, [r7, #0]
 800643a:	0011      	movs	r1, r2
 800643c:	0018      	movs	r0, r3
 800643e:	f000 fcf5 	bl	8006e2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	0018      	movs	r0, r3
 8006446:	f000 f941 	bl	80066cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800644a:	f000 fb61 	bl	8006b10 <xTaskResumeAll>
 800644e:	1e03      	subs	r3, r0, #0
 8006450:	d000      	beq.n	8006454 <xQueueSemaphoreTake+0x15c>
 8006452:	e778      	b.n	8006346 <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8006454:	f001 f8cc 	bl	80075f0 <vPortYield>
 8006458:	e775      	b.n	8006346 <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	0018      	movs	r0, r3
 800645e:	f000 f935 	bl	80066cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006462:	f000 fb55 	bl	8006b10 <xTaskResumeAll>
 8006466:	e76e      	b.n	8006346 <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	0018      	movs	r0, r3
 800646c:	f000 f92e 	bl	80066cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006470:	f000 fb4e 	bl	8006b10 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	0018      	movs	r0, r3
 8006478:	f000 f986 	bl	8006788 <prvIsQueueEmpty>
 800647c:	1e03      	subs	r3, r0, #0
 800647e:	d100      	bne.n	8006482 <xQueueSemaphoreTake+0x18a>
 8006480:	e761      	b.n	8006346 <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006482:	6a3b      	ldr	r3, [r7, #32]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d010      	beq.n	80064aa <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 8006488:	f001 f8c2 	bl	8007610 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	0018      	movs	r0, r3
 8006490:	f000 f875 	bl	800657e <prvGetDisinheritPriorityAfterTimeout>
 8006494:	0003      	movs	r3, r0
 8006496:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	0011      	movs	r1, r2
 80064a0:	0018      	movs	r0, r3
 80064a2:	f000 ff45 	bl	8007330 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80064a6:	f001 f8c5 	bl	8007634 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064ac:	0018      	movs	r0, r3
 80064ae:	46bd      	mov	sp, r7
 80064b0:	b00a      	add	sp, #40	@ 0x28
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80064b4:	b590      	push	{r4, r7, lr}
 80064b6:	b08b      	sub	sp, #44	@ 0x2c
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80064c4:	6a3b      	ldr	r3, [r7, #32]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d102      	bne.n	80064d0 <xQueueReceiveFromISR+0x1c>
 80064ca:	b672      	cpsid	i
 80064cc:	46c0      	nop			@ (mov r8, r8)
 80064ce:	e7fd      	b.n	80064cc <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d103      	bne.n	80064de <xQueueReceiveFromISR+0x2a>
 80064d6:	6a3b      	ldr	r3, [r7, #32]
 80064d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <xQueueReceiveFromISR+0x2e>
 80064de:	2301      	movs	r3, #1
 80064e0:	e000      	b.n	80064e4 <xQueueReceiveFromISR+0x30>
 80064e2:	2300      	movs	r3, #0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d102      	bne.n	80064ee <xQueueReceiveFromISR+0x3a>
 80064e8:	b672      	cpsid	i
 80064ea:	46c0      	nop			@ (mov r8, r8)
 80064ec:	e7fd      	b.n	80064ea <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80064ee:	f001 f8b9 	bl	8007664 <ulSetInterruptMaskFromISR>
 80064f2:	0003      	movs	r3, r0
 80064f4:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064f6:	6a3b      	ldr	r3, [r7, #32]
 80064f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064fa:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d032      	beq.n	8006568 <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006502:	2417      	movs	r4, #23
 8006504:	193b      	adds	r3, r7, r4
 8006506:	6a3a      	ldr	r2, [r7, #32]
 8006508:	2144      	movs	r1, #68	@ 0x44
 800650a:	5c52      	ldrb	r2, [r2, r1]
 800650c:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	6a3b      	ldr	r3, [r7, #32]
 8006512:	0011      	movs	r1, r2
 8006514:	0018      	movs	r0, r3
 8006516:	f000 f8b3 	bl	8006680 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	1e5a      	subs	r2, r3, #1
 800651e:	6a3b      	ldr	r3, [r7, #32]
 8006520:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006522:	193b      	adds	r3, r7, r4
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	b25b      	sxtb	r3, r3
 8006528:	3301      	adds	r3, #1
 800652a:	d111      	bne.n	8006550 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	691b      	ldr	r3, [r3, #16]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d016      	beq.n	8006562 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006534:	6a3b      	ldr	r3, [r7, #32]
 8006536:	3310      	adds	r3, #16
 8006538:	0018      	movs	r0, r3
 800653a:	f000 fc97 	bl	8006e6c <xTaskRemoveFromEventList>
 800653e:	1e03      	subs	r3, r0, #0
 8006540:	d00f      	beq.n	8006562 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00c      	beq.n	8006562 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	601a      	str	r2, [r3, #0]
 800654e:	e008      	b.n	8006562 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006550:	2317      	movs	r3, #23
 8006552:	18fb      	adds	r3, r7, r3
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	3301      	adds	r3, #1
 8006558:	b2db      	uxtb	r3, r3
 800655a:	b259      	sxtb	r1, r3
 800655c:	6a3b      	ldr	r3, [r7, #32]
 800655e:	2244      	movs	r2, #68	@ 0x44
 8006560:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8006562:	2301      	movs	r3, #1
 8006564:	627b      	str	r3, [r7, #36]	@ 0x24
 8006566:	e001      	b.n	800656c <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 8006568:	2300      	movs	r3, #0
 800656a:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	0018      	movs	r0, r3
 8006570:	f001 f87e 	bl	8007670 <vClearInterruptMaskFromISR>

	return xReturn;
 8006574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006576:	0018      	movs	r0, r3
 8006578:	46bd      	mov	sp, r7
 800657a:	b00b      	add	sp, #44	@ 0x2c
 800657c:	bd90      	pop	{r4, r7, pc}

0800657e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658a:	2b00      	cmp	r3, #0
 800658c:	d006      	beq.n	800659c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2207      	movs	r2, #7
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	60fb      	str	r3, [r7, #12]
 800659a:	e001      	b.n	80065a0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800659c:	2300      	movs	r3, #0
 800659e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80065a0:	68fb      	ldr	r3, [r7, #12]
	}
 80065a2:	0018      	movs	r0, r3
 80065a4:	46bd      	mov	sp, r7
 80065a6:	b004      	add	sp, #16
 80065a8:	bd80      	pop	{r7, pc}

080065aa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b086      	sub	sp, #24
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	60b9      	str	r1, [r7, #8]
 80065b4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80065b6:	2300      	movs	r3, #0
 80065b8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10e      	bne.n	80065e6 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d14e      	bne.n	800666e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	0018      	movs	r0, r3
 80065d6:	f000 fe4d 	bl	8007274 <xTaskPriorityDisinherit>
 80065da:	0003      	movs	r3, r0
 80065dc:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	609a      	str	r2, [r3, #8]
 80065e4:	e043      	b.n	800666e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d119      	bne.n	8006620 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6858      	ldr	r0, [r3, #4]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	0019      	movs	r1, r3
 80065f8:	f001 fa86 	bl	8007b08 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006604:	18d2      	adds	r2, r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685a      	ldr	r2, [r3, #4]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	429a      	cmp	r2, r3
 8006614:	d32b      	bcc.n	800666e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	605a      	str	r2, [r3, #4]
 800661e:	e026      	b.n	800666e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	68d8      	ldr	r0, [r3, #12]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	0019      	movs	r1, r3
 800662c:	f001 fa6c 	bl	8007b08 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	68da      	ldr	r2, [r3, #12]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006638:	425b      	negs	r3, r3
 800663a:	18d2      	adds	r2, r2, r3
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	68da      	ldr	r2, [r3, #12]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	429a      	cmp	r2, r3
 800664a:	d207      	bcs.n	800665c <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	689a      	ldr	r2, [r3, #8]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006654:	425b      	negs	r3, r3
 8006656:	18d2      	adds	r2, r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b02      	cmp	r3, #2
 8006660:	d105      	bne.n	800666e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	3b01      	subs	r3, #1
 800666c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006676:	697b      	ldr	r3, [r7, #20]
}
 8006678:	0018      	movs	r0, r3
 800667a:	46bd      	mov	sp, r7
 800667c:	b006      	add	sp, #24
 800667e:	bd80      	pop	{r7, pc}

08006680 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668e:	2b00      	cmp	r3, #0
 8006690:	d018      	beq.n	80066c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	68da      	ldr	r2, [r3, #12]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	18d2      	adds	r2, r2, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	68da      	ldr	r2, [r3, #12]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d303      	bcc.n	80066b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	68d9      	ldr	r1, [r3, #12]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	0018      	movs	r0, r3
 80066c0:	f001 fa22 	bl	8007b08 <memcpy>
	}
}
 80066c4:	46c0      	nop			@ (mov r8, r8)
 80066c6:	46bd      	mov	sp, r7
 80066c8:	b002      	add	sp, #8
 80066ca:	bd80      	pop	{r7, pc}

080066cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80066d4:	f000 ff9c 	bl	8007610 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80066d8:	230f      	movs	r3, #15
 80066da:	18fb      	adds	r3, r7, r3
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	2145      	movs	r1, #69	@ 0x45
 80066e0:	5c52      	ldrb	r2, [r2, r1]
 80066e2:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066e4:	e013      	b.n	800670e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d016      	beq.n	800671c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	3324      	adds	r3, #36	@ 0x24
 80066f2:	0018      	movs	r0, r3
 80066f4:	f000 fbba 	bl	8006e6c <xTaskRemoveFromEventList>
 80066f8:	1e03      	subs	r3, r0, #0
 80066fa:	d001      	beq.n	8006700 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80066fc:	f000 fc7a 	bl	8006ff4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006700:	210f      	movs	r1, #15
 8006702:	187b      	adds	r3, r7, r1
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	3b01      	subs	r3, #1
 8006708:	b2da      	uxtb	r2, r3
 800670a:	187b      	adds	r3, r7, r1
 800670c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800670e:	230f      	movs	r3, #15
 8006710:	18fb      	adds	r3, r7, r3
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	b25b      	sxtb	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	dce5      	bgt.n	80066e6 <prvUnlockQueue+0x1a>
 800671a:	e000      	b.n	800671e <prvUnlockQueue+0x52>
					break;
 800671c:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2245      	movs	r2, #69	@ 0x45
 8006722:	21ff      	movs	r1, #255	@ 0xff
 8006724:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006726:	f000 ff85 	bl	8007634 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800672a:	f000 ff71 	bl	8007610 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800672e:	230e      	movs	r3, #14
 8006730:	18fb      	adds	r3, r7, r3
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	2144      	movs	r1, #68	@ 0x44
 8006736:	5c52      	ldrb	r2, [r2, r1]
 8006738:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800673a:	e013      	b.n	8006764 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d016      	beq.n	8006772 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	3310      	adds	r3, #16
 8006748:	0018      	movs	r0, r3
 800674a:	f000 fb8f 	bl	8006e6c <xTaskRemoveFromEventList>
 800674e:	1e03      	subs	r3, r0, #0
 8006750:	d001      	beq.n	8006756 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8006752:	f000 fc4f 	bl	8006ff4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006756:	210e      	movs	r1, #14
 8006758:	187b      	adds	r3, r7, r1
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	3b01      	subs	r3, #1
 800675e:	b2da      	uxtb	r2, r3
 8006760:	187b      	adds	r3, r7, r1
 8006762:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006764:	230e      	movs	r3, #14
 8006766:	18fb      	adds	r3, r7, r3
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	b25b      	sxtb	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	dce5      	bgt.n	800673c <prvUnlockQueue+0x70>
 8006770:	e000      	b.n	8006774 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8006772:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2244      	movs	r2, #68	@ 0x44
 8006778:	21ff      	movs	r1, #255	@ 0xff
 800677a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800677c:	f000 ff5a 	bl	8007634 <vPortExitCritical>
}
 8006780:	46c0      	nop			@ (mov r8, r8)
 8006782:	46bd      	mov	sp, r7
 8006784:	b004      	add	sp, #16
 8006786:	bd80      	pop	{r7, pc}

08006788 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006790:	f000 ff3e 	bl	8007610 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006798:	2b00      	cmp	r3, #0
 800679a:	d102      	bne.n	80067a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800679c:	2301      	movs	r3, #1
 800679e:	60fb      	str	r3, [r7, #12]
 80067a0:	e001      	b.n	80067a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80067a2:	2300      	movs	r3, #0
 80067a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067a6:	f000 ff45 	bl	8007634 <vPortExitCritical>

	return xReturn;
 80067aa:	68fb      	ldr	r3, [r7, #12]
}
 80067ac:	0018      	movs	r0, r3
 80067ae:	46bd      	mov	sp, r7
 80067b0:	b004      	add	sp, #16
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067bc:	f000 ff28 	bl	8007610 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d102      	bne.n	80067d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80067cc:	2301      	movs	r3, #1
 80067ce:	60fb      	str	r3, [r7, #12]
 80067d0:	e001      	b.n	80067d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067d6:	f000 ff2d 	bl	8007634 <vPortExitCritical>

	return xReturn;
 80067da:	68fb      	ldr	r3, [r7, #12]
}
 80067dc:	0018      	movs	r0, r3
 80067de:	46bd      	mov	sp, r7
 80067e0:	b004      	add	sp, #16
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80067e4:	b590      	push	{r4, r7, lr}
 80067e6:	b08d      	sub	sp, #52	@ 0x34
 80067e8:	af04      	add	r7, sp, #16
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	603b      	str	r3, [r7, #0]
 80067f0:	1dbb      	adds	r3, r7, #6
 80067f2:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80067f4:	1dbb      	adds	r3, r7, #6
 80067f6:	881b      	ldrh	r3, [r3, #0]
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	0018      	movs	r0, r3
 80067fc:	f000 ffa0 	bl	8007740 <pvPortMalloc>
 8006800:	0003      	movs	r3, r0
 8006802:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d010      	beq.n	800682c <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800680a:	2054      	movs	r0, #84	@ 0x54
 800680c:	f000 ff98 	bl	8007740 <pvPortMalloc>
 8006810:	0003      	movs	r3, r0
 8006812:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006820:	e006      	b.n	8006830 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	0018      	movs	r0, r3
 8006826:	f001 f83b 	bl	80078a0 <vPortFree>
 800682a:	e001      	b.n	8006830 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800682c:	2300      	movs	r3, #0
 800682e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d016      	beq.n	8006864 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006836:	1dbb      	adds	r3, r7, #6
 8006838:	881a      	ldrh	r2, [r3, #0]
 800683a:	683c      	ldr	r4, [r7, #0]
 800683c:	68b9      	ldr	r1, [r7, #8]
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	2300      	movs	r3, #0
 8006842:	9303      	str	r3, [sp, #12]
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	9302      	str	r3, [sp, #8]
 8006848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800684a:	9301      	str	r3, [sp, #4]
 800684c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684e:	9300      	str	r3, [sp, #0]
 8006850:	0023      	movs	r3, r4
 8006852:	f000 f80f 	bl	8006874 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	0018      	movs	r0, r3
 800685a:	f000 f88d 	bl	8006978 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800685e:	2301      	movs	r3, #1
 8006860:	61bb      	str	r3, [r7, #24]
 8006862:	e002      	b.n	800686a <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006864:	2301      	movs	r3, #1
 8006866:	425b      	negs	r3, r3
 8006868:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800686a:	69bb      	ldr	r3, [r7, #24]
	}
 800686c:	0018      	movs	r0, r3
 800686e:	46bd      	mov	sp, r7
 8006870:	b009      	add	sp, #36	@ 0x24
 8006872:	bd90      	pop	{r4, r7, pc}

08006874 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	493a      	ldr	r1, [pc, #232]	@ (8006974 <prvInitialiseNewTask+0x100>)
 800688a:	468c      	mov	ip, r1
 800688c:	4463      	add	r3, ip
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	18d3      	adds	r3, r2, r3
 8006892:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	2207      	movs	r2, #7
 8006898:	4393      	bics	r3, r2
 800689a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	2207      	movs	r2, #7
 80068a0:	4013      	ands	r3, r2
 80068a2:	d002      	beq.n	80068aa <prvInitialiseNewTask+0x36>
 80068a4:	b672      	cpsid	i
 80068a6:	46c0      	nop			@ (mov r8, r8)
 80068a8:	e7fd      	b.n	80068a6 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d020      	beq.n	80068f2 <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068b0:	2300      	movs	r3, #0
 80068b2:	617b      	str	r3, [r7, #20]
 80068b4:	e013      	b.n	80068de <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	18d3      	adds	r3, r2, r3
 80068bc:	7818      	ldrb	r0, [r3, #0]
 80068be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068c0:	2134      	movs	r1, #52	@ 0x34
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	18d3      	adds	r3, r2, r3
 80068c6:	185b      	adds	r3, r3, r1
 80068c8:	1c02      	adds	r2, r0, #0
 80068ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	18d3      	adds	r3, r2, r3
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d006      	beq.n	80068e6 <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	3301      	adds	r3, #1
 80068dc:	617b      	str	r3, [r7, #20]
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	2b0f      	cmp	r3, #15
 80068e2:	d9e8      	bls.n	80068b6 <prvInitialiseNewTask+0x42>
 80068e4:	e000      	b.n	80068e8 <prvInitialiseNewTask+0x74>
			{
				break;
 80068e6:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80068e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ea:	2243      	movs	r2, #67	@ 0x43
 80068ec:	2100      	movs	r1, #0
 80068ee:	5499      	strb	r1, [r3, r2]
 80068f0:	e003      	b.n	80068fa <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80068f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f4:	2234      	movs	r2, #52	@ 0x34
 80068f6:	2100      	movs	r1, #0
 80068f8:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80068fa:	6a3b      	ldr	r3, [r7, #32]
 80068fc:	2b06      	cmp	r3, #6
 80068fe:	d901      	bls.n	8006904 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006900:	2306      	movs	r3, #6
 8006902:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006906:	6a3a      	ldr	r2, [r7, #32]
 8006908:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800690a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800690c:	6a3a      	ldr	r2, [r7, #32]
 800690e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006912:	2200      	movs	r2, #0
 8006914:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006918:	3304      	adds	r3, #4
 800691a:	0018      	movs	r0, r3
 800691c:	f7ff f926 	bl	8005b6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006922:	3318      	adds	r3, #24
 8006924:	0018      	movs	r0, r3
 8006926:	f7ff f921 	bl	8005b6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800692a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800692e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	2207      	movs	r2, #7
 8006934:	1ad2      	subs	r2, r2, r3
 8006936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006938:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800693a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800693e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006942:	2200      	movs	r2, #0
 8006944:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006948:	2250      	movs	r2, #80	@ 0x50
 800694a:	2100      	movs	r1, #0
 800694c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800694e:	683a      	ldr	r2, [r7, #0]
 8006950:	68f9      	ldr	r1, [r7, #12]
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	0018      	movs	r0, r3
 8006956:	f000 fdc3 	bl	80074e0 <pxPortInitialiseStack>
 800695a:	0002      	movs	r2, r0
 800695c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800695e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	2b00      	cmp	r3, #0
 8006964:	d002      	beq.n	800696c <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800696a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800696c:	46c0      	nop			@ (mov r8, r8)
 800696e:	46bd      	mov	sp, r7
 8006970:	b006      	add	sp, #24
 8006972:	bd80      	pop	{r7, pc}
 8006974:	3fffffff 	.word	0x3fffffff

08006978 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006980:	f000 fe46 	bl	8007610 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006984:	4b28      	ldr	r3, [pc, #160]	@ (8006a28 <prvAddNewTaskToReadyList+0xb0>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	1c5a      	adds	r2, r3, #1
 800698a:	4b27      	ldr	r3, [pc, #156]	@ (8006a28 <prvAddNewTaskToReadyList+0xb0>)
 800698c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800698e:	4b27      	ldr	r3, [pc, #156]	@ (8006a2c <prvAddNewTaskToReadyList+0xb4>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d109      	bne.n	80069aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006996:	4b25      	ldr	r3, [pc, #148]	@ (8006a2c <prvAddNewTaskToReadyList+0xb4>)
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800699c:	4b22      	ldr	r3, [pc, #136]	@ (8006a28 <prvAddNewTaskToReadyList+0xb0>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d110      	bne.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80069a4:	f000 fb40 	bl	8007028 <prvInitialiseTaskLists>
 80069a8:	e00d      	b.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80069aa:	4b21      	ldr	r3, [pc, #132]	@ (8006a30 <prvAddNewTaskToReadyList+0xb8>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d109      	bne.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80069b2:	4b1e      	ldr	r3, [pc, #120]	@ (8006a2c <prvAddNewTaskToReadyList+0xb4>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069bc:	429a      	cmp	r2, r3
 80069be:	d802      	bhi.n	80069c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80069c0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a2c <prvAddNewTaskToReadyList+0xb4>)
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80069c6:	4b1b      	ldr	r3, [pc, #108]	@ (8006a34 <prvAddNewTaskToReadyList+0xbc>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	1c5a      	adds	r2, r3, #1
 80069cc:	4b19      	ldr	r3, [pc, #100]	@ (8006a34 <prvAddNewTaskToReadyList+0xbc>)
 80069ce:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069d4:	4b18      	ldr	r3, [pc, #96]	@ (8006a38 <prvAddNewTaskToReadyList+0xc0>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d903      	bls.n	80069e4 <prvAddNewTaskToReadyList+0x6c>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069e0:	4b15      	ldr	r3, [pc, #84]	@ (8006a38 <prvAddNewTaskToReadyList+0xc0>)
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069e8:	0013      	movs	r3, r2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	189b      	adds	r3, r3, r2
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4a12      	ldr	r2, [pc, #72]	@ (8006a3c <prvAddNewTaskToReadyList+0xc4>)
 80069f2:	189a      	adds	r2, r3, r2
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	3304      	adds	r3, #4
 80069f8:	0019      	movs	r1, r3
 80069fa:	0010      	movs	r0, r2
 80069fc:	f7ff f8c1 	bl	8005b82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a00:	f000 fe18 	bl	8007634 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a04:	4b0a      	ldr	r3, [pc, #40]	@ (8006a30 <prvAddNewTaskToReadyList+0xb8>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d008      	beq.n	8006a1e <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a0c:	4b07      	ldr	r3, [pc, #28]	@ (8006a2c <prvAddNewTaskToReadyList+0xb4>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d201      	bcs.n	8006a1e <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a1a:	f000 fde9 	bl	80075f0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a1e:	46c0      	nop			@ (mov r8, r8)
 8006a20:	46bd      	mov	sp, r7
 8006a22:	b002      	add	sp, #8
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	46c0      	nop			@ (mov r8, r8)
 8006a28:	20000360 	.word	0x20000360
 8006a2c:	20000260 	.word	0x20000260
 8006a30:	2000036c 	.word	0x2000036c
 8006a34:	2000037c 	.word	0x2000037c
 8006a38:	20000368 	.word	0x20000368
 8006a3c:	20000264 	.word	0x20000264

08006a40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d011      	beq.n	8006a76 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006a52:	4b0d      	ldr	r3, [pc, #52]	@ (8006a88 <vTaskDelay+0x48>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d002      	beq.n	8006a60 <vTaskDelay+0x20>
 8006a5a:	b672      	cpsid	i
 8006a5c:	46c0      	nop			@ (mov r8, r8)
 8006a5e:	e7fd      	b.n	8006a5c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006a60:	f000 f84a 	bl	8006af8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2100      	movs	r1, #0
 8006a68:	0018      	movs	r0, r3
 8006a6a:	f000 fce5 	bl	8007438 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006a6e:	f000 f84f 	bl	8006b10 <xTaskResumeAll>
 8006a72:	0003      	movs	r3, r0
 8006a74:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d101      	bne.n	8006a80 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8006a7c:	f000 fdb8 	bl	80075f0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a80:	46c0      	nop			@ (mov r8, r8)
 8006a82:	46bd      	mov	sp, r7
 8006a84:	b004      	add	sp, #16
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	20000388 	.word	0x20000388

08006a8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8006a92:	4913      	ldr	r1, [pc, #76]	@ (8006ae0 <vTaskStartScheduler+0x54>)
 8006a94:	4813      	ldr	r0, [pc, #76]	@ (8006ae4 <vTaskStartScheduler+0x58>)
 8006a96:	4b14      	ldr	r3, [pc, #80]	@ (8006ae8 <vTaskStartScheduler+0x5c>)
 8006a98:	9301      	str	r3, [sp, #4]
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	2280      	movs	r2, #128	@ 0x80
 8006aa2:	f7ff fe9f 	bl	80067e4 <xTaskCreate>
 8006aa6:	0003      	movs	r3, r0
 8006aa8:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d10d      	bne.n	8006acc <vTaskStartScheduler+0x40>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8006ab0:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8006aec <vTaskStartScheduler+0x60>)
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	4252      	negs	r2, r2
 8006ab8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006aba:	4b0d      	ldr	r3, [pc, #52]	@ (8006af0 <vTaskStartScheduler+0x64>)
 8006abc:	2201      	movs	r2, #1
 8006abe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8006af4 <vTaskStartScheduler+0x68>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006ac6:	f000 fd6f 	bl	80075a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006aca:	e005      	b.n	8006ad8 <vTaskStartScheduler+0x4c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	d102      	bne.n	8006ad8 <vTaskStartScheduler+0x4c>
 8006ad2:	b672      	cpsid	i
 8006ad4:	46c0      	nop			@ (mov r8, r8)
 8006ad6:	e7fd      	b.n	8006ad4 <vTaskStartScheduler+0x48>
}
 8006ad8:	46c0      	nop			@ (mov r8, r8)
 8006ada:	46bd      	mov	sp, r7
 8006adc:	b002      	add	sp, #8
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	08007b80 	.word	0x08007b80
 8006ae4:	08007009 	.word	0x08007009
 8006ae8:	20000384 	.word	0x20000384
 8006aec:	20000380 	.word	0x20000380
 8006af0:	2000036c 	.word	0x2000036c
 8006af4:	20000364 	.word	0x20000364

08006af8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006afc:	4b03      	ldr	r3, [pc, #12]	@ (8006b0c <vTaskSuspendAll+0x14>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	1c5a      	adds	r2, r3, #1
 8006b02:	4b02      	ldr	r3, [pc, #8]	@ (8006b0c <vTaskSuspendAll+0x14>)
 8006b04:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006b06:	46c0      	nop			@ (mov r8, r8)
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	20000388 	.word	0x20000388

08006b10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b1e:	4b3a      	ldr	r3, [pc, #232]	@ (8006c08 <xTaskResumeAll+0xf8>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d102      	bne.n	8006b2c <xTaskResumeAll+0x1c>
 8006b26:	b672      	cpsid	i
 8006b28:	46c0      	nop			@ (mov r8, r8)
 8006b2a:	e7fd      	b.n	8006b28 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b2c:	f000 fd70 	bl	8007610 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b30:	4b35      	ldr	r3, [pc, #212]	@ (8006c08 <xTaskResumeAll+0xf8>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	1e5a      	subs	r2, r3, #1
 8006b36:	4b34      	ldr	r3, [pc, #208]	@ (8006c08 <xTaskResumeAll+0xf8>)
 8006b38:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b3a:	4b33      	ldr	r3, [pc, #204]	@ (8006c08 <xTaskResumeAll+0xf8>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d15b      	bne.n	8006bfa <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b42:	4b32      	ldr	r3, [pc, #200]	@ (8006c0c <xTaskResumeAll+0xfc>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d057      	beq.n	8006bfa <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b4a:	e02f      	b.n	8006bac <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b4c:	4b30      	ldr	r3, [pc, #192]	@ (8006c10 <xTaskResumeAll+0x100>)
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	3318      	adds	r3, #24
 8006b58:	0018      	movs	r0, r3
 8006b5a:	f7ff f86a 	bl	8005c32 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	3304      	adds	r3, #4
 8006b62:	0018      	movs	r0, r3
 8006b64:	f7ff f865 	bl	8005c32 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b6c:	4b29      	ldr	r3, [pc, #164]	@ (8006c14 <xTaskResumeAll+0x104>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d903      	bls.n	8006b7c <xTaskResumeAll+0x6c>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b78:	4b26      	ldr	r3, [pc, #152]	@ (8006c14 <xTaskResumeAll+0x104>)
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b80:	0013      	movs	r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	189b      	adds	r3, r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4a23      	ldr	r2, [pc, #140]	@ (8006c18 <xTaskResumeAll+0x108>)
 8006b8a:	189a      	adds	r2, r3, r2
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	3304      	adds	r3, #4
 8006b90:	0019      	movs	r1, r3
 8006b92:	0010      	movs	r0, r2
 8006b94:	f7fe fff5 	bl	8005b82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b9c:	4b1f      	ldr	r3, [pc, #124]	@ (8006c1c <xTaskResumeAll+0x10c>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d302      	bcc.n	8006bac <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8006ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8006c20 <xTaskResumeAll+0x110>)
 8006ba8:	2201      	movs	r2, #1
 8006baa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bac:	4b18      	ldr	r3, [pc, #96]	@ (8006c10 <xTaskResumeAll+0x100>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d1cb      	bne.n	8006b4c <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d001      	beq.n	8006bbe <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006bba:	f000 fab9 	bl	8007130 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006bbe:	4b19      	ldr	r3, [pc, #100]	@ (8006c24 <xTaskResumeAll+0x114>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d00f      	beq.n	8006bea <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006bca:	f000 f82d 	bl	8006c28 <xTaskIncrementTick>
 8006bce:	1e03      	subs	r3, r0, #0
 8006bd0:	d002      	beq.n	8006bd8 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8006bd2:	4b13      	ldr	r3, [pc, #76]	@ (8006c20 <xTaskResumeAll+0x110>)
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d1f2      	bne.n	8006bca <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8006be4:	4b0f      	ldr	r3, [pc, #60]	@ (8006c24 <xTaskResumeAll+0x114>)
 8006be6:	2200      	movs	r2, #0
 8006be8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006bea:	4b0d      	ldr	r3, [pc, #52]	@ (8006c20 <xTaskResumeAll+0x110>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d003      	beq.n	8006bfa <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006bf6:	f000 fcfb 	bl	80075f0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006bfa:	f000 fd1b 	bl	8007634 <vPortExitCritical>

	return xAlreadyYielded;
 8006bfe:	68bb      	ldr	r3, [r7, #8]
}
 8006c00:	0018      	movs	r0, r3
 8006c02:	46bd      	mov	sp, r7
 8006c04:	b004      	add	sp, #16
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	20000388 	.word	0x20000388
 8006c0c:	20000360 	.word	0x20000360
 8006c10:	20000320 	.word	0x20000320
 8006c14:	20000368 	.word	0x20000368
 8006c18:	20000264 	.word	0x20000264
 8006c1c:	20000260 	.word	0x20000260
 8006c20:	20000374 	.word	0x20000374
 8006c24:	20000370 	.word	0x20000370

08006c28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b086      	sub	sp, #24
 8006c2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c32:	4b4a      	ldr	r3, [pc, #296]	@ (8006d5c <xTaskIncrementTick+0x134>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d000      	beq.n	8006c3c <xTaskIncrementTick+0x14>
 8006c3a:	e085      	b.n	8006d48 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c3c:	4b48      	ldr	r3, [pc, #288]	@ (8006d60 <xTaskIncrementTick+0x138>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3301      	adds	r3, #1
 8006c42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c44:	4b46      	ldr	r3, [pc, #280]	@ (8006d60 <xTaskIncrementTick+0x138>)
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d118      	bne.n	8006c82 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c50:	4b44      	ldr	r3, [pc, #272]	@ (8006d64 <xTaskIncrementTick+0x13c>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d002      	beq.n	8006c60 <xTaskIncrementTick+0x38>
 8006c5a:	b672      	cpsid	i
 8006c5c:	46c0      	nop			@ (mov r8, r8)
 8006c5e:	e7fd      	b.n	8006c5c <xTaskIncrementTick+0x34>
 8006c60:	4b40      	ldr	r3, [pc, #256]	@ (8006d64 <xTaskIncrementTick+0x13c>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	60fb      	str	r3, [r7, #12]
 8006c66:	4b40      	ldr	r3, [pc, #256]	@ (8006d68 <xTaskIncrementTick+0x140>)
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	4b3e      	ldr	r3, [pc, #248]	@ (8006d64 <xTaskIncrementTick+0x13c>)
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	4b3e      	ldr	r3, [pc, #248]	@ (8006d68 <xTaskIncrementTick+0x140>)
 8006c70:	68fa      	ldr	r2, [r7, #12]
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	4b3d      	ldr	r3, [pc, #244]	@ (8006d6c <xTaskIncrementTick+0x144>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	1c5a      	adds	r2, r3, #1
 8006c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8006d6c <xTaskIncrementTick+0x144>)
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	f000 fa57 	bl	8007130 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006c82:	4b3b      	ldr	r3, [pc, #236]	@ (8006d70 <xTaskIncrementTick+0x148>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d349      	bcc.n	8006d20 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c8c:	4b35      	ldr	r3, [pc, #212]	@ (8006d64 <xTaskIncrementTick+0x13c>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d104      	bne.n	8006ca0 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c96:	4b36      	ldr	r3, [pc, #216]	@ (8006d70 <xTaskIncrementTick+0x148>)
 8006c98:	2201      	movs	r2, #1
 8006c9a:	4252      	negs	r2, r2
 8006c9c:	601a      	str	r2, [r3, #0]
					break;
 8006c9e:	e03f      	b.n	8006d20 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ca0:	4b30      	ldr	r3, [pc, #192]	@ (8006d64 <xTaskIncrementTick+0x13c>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d203      	bcs.n	8006cc0 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8006d70 <xTaskIncrementTick+0x148>)
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006cbe:	e02f      	b.n	8006d20 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	3304      	adds	r3, #4
 8006cc4:	0018      	movs	r0, r3
 8006cc6:	f7fe ffb4 	bl	8005c32 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d004      	beq.n	8006cdc <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	3318      	adds	r3, #24
 8006cd6:	0018      	movs	r0, r3
 8006cd8:	f7fe ffab 	bl	8005c32 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce0:	4b24      	ldr	r3, [pc, #144]	@ (8006d74 <xTaskIncrementTick+0x14c>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d903      	bls.n	8006cf0 <xTaskIncrementTick+0xc8>
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cec:	4b21      	ldr	r3, [pc, #132]	@ (8006d74 <xTaskIncrementTick+0x14c>)
 8006cee:	601a      	str	r2, [r3, #0]
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf4:	0013      	movs	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	189b      	adds	r3, r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8006d78 <xTaskIncrementTick+0x150>)
 8006cfe:	189a      	adds	r2, r3, r2
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	3304      	adds	r3, #4
 8006d04:	0019      	movs	r1, r3
 8006d06:	0010      	movs	r0, r2
 8006d08:	f7fe ff3b 	bl	8005b82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d10:	4b1a      	ldr	r3, [pc, #104]	@ (8006d7c <xTaskIncrementTick+0x154>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d3b8      	bcc.n	8006c8c <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d1e:	e7b5      	b.n	8006c8c <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d20:	4b16      	ldr	r3, [pc, #88]	@ (8006d7c <xTaskIncrementTick+0x154>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d26:	4914      	ldr	r1, [pc, #80]	@ (8006d78 <xTaskIncrementTick+0x150>)
 8006d28:	0013      	movs	r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	189b      	adds	r3, r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	585b      	ldr	r3, [r3, r1]
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d901      	bls.n	8006d3a <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 8006d36:	2301      	movs	r3, #1
 8006d38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d3a:	4b11      	ldr	r3, [pc, #68]	@ (8006d80 <xTaskIncrementTick+0x158>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d007      	beq.n	8006d52 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8006d42:	2301      	movs	r3, #1
 8006d44:	617b      	str	r3, [r7, #20]
 8006d46:	e004      	b.n	8006d52 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d48:	4b0e      	ldr	r3, [pc, #56]	@ (8006d84 <xTaskIncrementTick+0x15c>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	1c5a      	adds	r2, r3, #1
 8006d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d84 <xTaskIncrementTick+0x15c>)
 8006d50:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d52:	697b      	ldr	r3, [r7, #20]
}
 8006d54:	0018      	movs	r0, r3
 8006d56:	46bd      	mov	sp, r7
 8006d58:	b006      	add	sp, #24
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	20000388 	.word	0x20000388
 8006d60:	20000364 	.word	0x20000364
 8006d64:	20000318 	.word	0x20000318
 8006d68:	2000031c 	.word	0x2000031c
 8006d6c:	20000378 	.word	0x20000378
 8006d70:	20000380 	.word	0x20000380
 8006d74:	20000368 	.word	0x20000368
 8006d78:	20000264 	.word	0x20000264
 8006d7c:	20000260 	.word	0x20000260
 8006d80:	20000374 	.word	0x20000374
 8006d84:	20000370 	.word	0x20000370

08006d88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006d8e:	4b22      	ldr	r3, [pc, #136]	@ (8006e18 <vTaskSwitchContext+0x90>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006d96:	4b21      	ldr	r3, [pc, #132]	@ (8006e1c <vTaskSwitchContext+0x94>)
 8006d98:	2201      	movs	r2, #1
 8006d9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006d9c:	e038      	b.n	8006e10 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 8006d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8006e1c <vTaskSwitchContext+0x94>)
 8006da0:	2200      	movs	r2, #0
 8006da2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006da4:	4b1e      	ldr	r3, [pc, #120]	@ (8006e20 <vTaskSwitchContext+0x98>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	607b      	str	r3, [r7, #4]
 8006daa:	e008      	b.n	8006dbe <vTaskSwitchContext+0x36>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d102      	bne.n	8006db8 <vTaskSwitchContext+0x30>
 8006db2:	b672      	cpsid	i
 8006db4:	46c0      	nop			@ (mov r8, r8)
 8006db6:	e7fd      	b.n	8006db4 <vTaskSwitchContext+0x2c>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	607b      	str	r3, [r7, #4]
 8006dbe:	4919      	ldr	r1, [pc, #100]	@ (8006e24 <vTaskSwitchContext+0x9c>)
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	0013      	movs	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	189b      	adds	r3, r3, r2
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	585b      	ldr	r3, [r3, r1]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d0ed      	beq.n	8006dac <vTaskSwitchContext+0x24>
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	0013      	movs	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	189b      	adds	r3, r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4a12      	ldr	r2, [pc, #72]	@ (8006e24 <vTaskSwitchContext+0x9c>)
 8006ddc:	189b      	adds	r3, r3, r2
 8006dde:	603b      	str	r3, [r7, #0]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	605a      	str	r2, [r3, #4]
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	3308      	adds	r3, #8
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d104      	bne.n	8006e00 <vTaskSwitchContext+0x78>
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	605a      	str	r2, [r3, #4]
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	4b08      	ldr	r3, [pc, #32]	@ (8006e28 <vTaskSwitchContext+0xa0>)
 8006e08:	601a      	str	r2, [r3, #0]
 8006e0a:	4b05      	ldr	r3, [pc, #20]	@ (8006e20 <vTaskSwitchContext+0x98>)
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	601a      	str	r2, [r3, #0]
}
 8006e10:	46c0      	nop			@ (mov r8, r8)
 8006e12:	46bd      	mov	sp, r7
 8006e14:	b002      	add	sp, #8
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	20000388 	.word	0x20000388
 8006e1c:	20000374 	.word	0x20000374
 8006e20:	20000368 	.word	0x20000368
 8006e24:	20000264 	.word	0x20000264
 8006e28:	20000260 	.word	0x20000260

08006e2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b082      	sub	sp, #8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d102      	bne.n	8006e42 <vTaskPlaceOnEventList+0x16>
 8006e3c:	b672      	cpsid	i
 8006e3e:	46c0      	nop			@ (mov r8, r8)
 8006e40:	e7fd      	b.n	8006e3e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e42:	4b09      	ldr	r3, [pc, #36]	@ (8006e68 <vTaskPlaceOnEventList+0x3c>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3318      	adds	r3, #24
 8006e48:	001a      	movs	r2, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	0011      	movs	r1, r2
 8006e4e:	0018      	movs	r0, r3
 8006e50:	f7fe feb9 	bl	8005bc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	2101      	movs	r1, #1
 8006e58:	0018      	movs	r0, r3
 8006e5a:	f000 faed 	bl	8007438 <prvAddCurrentTaskToDelayedList>
}
 8006e5e:	46c0      	nop			@ (mov r8, r8)
 8006e60:	46bd      	mov	sp, r7
 8006e62:	b002      	add	sp, #8
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	46c0      	nop			@ (mov r8, r8)
 8006e68:	20000260 	.word	0x20000260

08006e6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d102      	bne.n	8006e88 <xTaskRemoveFromEventList+0x1c>
 8006e82:	b672      	cpsid	i
 8006e84:	46c0      	nop			@ (mov r8, r8)
 8006e86:	e7fd      	b.n	8006e84 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	3318      	adds	r3, #24
 8006e8c:	0018      	movs	r0, r3
 8006e8e:	f7fe fed0 	bl	8005c32 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e92:	4b1f      	ldr	r3, [pc, #124]	@ (8006f10 <xTaskRemoveFromEventList+0xa4>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d11d      	bne.n	8006ed6 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	3304      	adds	r3, #4
 8006e9e:	0018      	movs	r0, r3
 8006ea0:	f7fe fec7 	bl	8005c32 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8006f14 <xTaskRemoveFromEventList+0xa8>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d903      	bls.n	8006eb8 <xTaskRemoveFromEventList+0x4c>
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eb4:	4b17      	ldr	r3, [pc, #92]	@ (8006f14 <xTaskRemoveFromEventList+0xa8>)
 8006eb6:	601a      	str	r2, [r3, #0]
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ebc:	0013      	movs	r3, r2
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	189b      	adds	r3, r3, r2
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	4a14      	ldr	r2, [pc, #80]	@ (8006f18 <xTaskRemoveFromEventList+0xac>)
 8006ec6:	189a      	adds	r2, r3, r2
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	3304      	adds	r3, #4
 8006ecc:	0019      	movs	r1, r3
 8006ece:	0010      	movs	r0, r2
 8006ed0:	f7fe fe57 	bl	8005b82 <vListInsertEnd>
 8006ed4:	e007      	b.n	8006ee6 <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	3318      	adds	r3, #24
 8006eda:	001a      	movs	r2, r3
 8006edc:	4b0f      	ldr	r3, [pc, #60]	@ (8006f1c <xTaskRemoveFromEventList+0xb0>)
 8006ede:	0011      	movs	r1, r2
 8006ee0:	0018      	movs	r0, r3
 8006ee2:	f7fe fe4e 	bl	8005b82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	4b0d      	ldr	r3, [pc, #52]	@ (8006f20 <xTaskRemoveFromEventList+0xb4>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d905      	bls.n	8006f00 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f24 <xTaskRemoveFromEventList+0xb8>)
 8006efa:	2201      	movs	r2, #1
 8006efc:	601a      	str	r2, [r3, #0]
 8006efe:	e001      	b.n	8006f04 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8006f00:	2300      	movs	r3, #0
 8006f02:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8006f04:	68fb      	ldr	r3, [r7, #12]
}
 8006f06:	0018      	movs	r0, r3
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	b004      	add	sp, #16
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	46c0      	nop			@ (mov r8, r8)
 8006f10:	20000388 	.word	0x20000388
 8006f14:	20000368 	.word	0x20000368
 8006f18:	20000264 	.word	0x20000264
 8006f1c:	20000320 	.word	0x20000320
 8006f20:	20000260 	.word	0x20000260
 8006f24:	20000374 	.word	0x20000374

08006f28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006f30:	4b05      	ldr	r3, [pc, #20]	@ (8006f48 <vTaskInternalSetTimeOutState+0x20>)
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006f38:	4b04      	ldr	r3, [pc, #16]	@ (8006f4c <vTaskInternalSetTimeOutState+0x24>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	605a      	str	r2, [r3, #4]
}
 8006f40:	46c0      	nop			@ (mov r8, r8)
 8006f42:	46bd      	mov	sp, r7
 8006f44:	b002      	add	sp, #8
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	20000378 	.word	0x20000378
 8006f4c:	20000364 	.word	0x20000364

08006f50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d102      	bne.n	8006f66 <xTaskCheckForTimeOut+0x16>
 8006f60:	b672      	cpsid	i
 8006f62:	46c0      	nop			@ (mov r8, r8)
 8006f64:	e7fd      	b.n	8006f62 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d102      	bne.n	8006f72 <xTaskCheckForTimeOut+0x22>
 8006f6c:	b672      	cpsid	i
 8006f6e:	46c0      	nop			@ (mov r8, r8)
 8006f70:	e7fd      	b.n	8006f6e <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8006f72:	f000 fb4d 	bl	8007610 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006f76:	4b1d      	ldr	r3, [pc, #116]	@ (8006fec <xTaskCheckForTimeOut+0x9c>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	d102      	bne.n	8006f94 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	617b      	str	r3, [r7, #20]
 8006f92:	e024      	b.n	8006fde <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	4b15      	ldr	r3, [pc, #84]	@ (8006ff0 <xTaskCheckForTimeOut+0xa0>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d007      	beq.n	8006fb0 <xTaskCheckForTimeOut+0x60>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	693a      	ldr	r2, [r7, #16]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d302      	bcc.n	8006fb0 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006faa:	2301      	movs	r3, #1
 8006fac:	617b      	str	r3, [r7, #20]
 8006fae:	e016      	b.n	8006fde <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d20c      	bcs.n	8006fd4 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	1ad2      	subs	r2, r2, r3
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	0018      	movs	r0, r3
 8006fca:	f7ff ffad 	bl	8006f28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	617b      	str	r3, [r7, #20]
 8006fd2:	e004      	b.n	8006fde <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006fde:	f000 fb29 	bl	8007634 <vPortExitCritical>

	return xReturn;
 8006fe2:	697b      	ldr	r3, [r7, #20]
}
 8006fe4:	0018      	movs	r0, r3
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	b006      	add	sp, #24
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	20000364 	.word	0x20000364
 8006ff0:	20000378 	.word	0x20000378

08006ff4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ff8:	4b02      	ldr	r3, [pc, #8]	@ (8007004 <vTaskMissedYield+0x10>)
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	601a      	str	r2, [r3, #0]
}
 8006ffe:	46c0      	nop			@ (mov r8, r8)
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}
 8007004:	20000374 	.word	0x20000374

08007008 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007010:	f000 f84e 	bl	80070b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007014:	4b03      	ldr	r3, [pc, #12]	@ (8007024 <prvIdleTask+0x1c>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d9f9      	bls.n	8007010 <prvIdleTask+0x8>
			{
				taskYIELD();
 800701c:	f000 fae8 	bl	80075f0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8007020:	e7f6      	b.n	8007010 <prvIdleTask+0x8>
 8007022:	46c0      	nop			@ (mov r8, r8)
 8007024:	20000264 	.word	0x20000264

08007028 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800702e:	2300      	movs	r3, #0
 8007030:	607b      	str	r3, [r7, #4]
 8007032:	e00c      	b.n	800704e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	0013      	movs	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	189b      	adds	r3, r3, r2
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	4a14      	ldr	r2, [pc, #80]	@ (8007090 <prvInitialiseTaskLists+0x68>)
 8007040:	189b      	adds	r3, r3, r2
 8007042:	0018      	movs	r0, r3
 8007044:	f7fe fd74 	bl	8005b30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3301      	adds	r3, #1
 800704c:	607b      	str	r3, [r7, #4]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2b06      	cmp	r3, #6
 8007052:	d9ef      	bls.n	8007034 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007054:	4b0f      	ldr	r3, [pc, #60]	@ (8007094 <prvInitialiseTaskLists+0x6c>)
 8007056:	0018      	movs	r0, r3
 8007058:	f7fe fd6a 	bl	8005b30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800705c:	4b0e      	ldr	r3, [pc, #56]	@ (8007098 <prvInitialiseTaskLists+0x70>)
 800705e:	0018      	movs	r0, r3
 8007060:	f7fe fd66 	bl	8005b30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007064:	4b0d      	ldr	r3, [pc, #52]	@ (800709c <prvInitialiseTaskLists+0x74>)
 8007066:	0018      	movs	r0, r3
 8007068:	f7fe fd62 	bl	8005b30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800706c:	4b0c      	ldr	r3, [pc, #48]	@ (80070a0 <prvInitialiseTaskLists+0x78>)
 800706e:	0018      	movs	r0, r3
 8007070:	f7fe fd5e 	bl	8005b30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007074:	4b0b      	ldr	r3, [pc, #44]	@ (80070a4 <prvInitialiseTaskLists+0x7c>)
 8007076:	0018      	movs	r0, r3
 8007078:	f7fe fd5a 	bl	8005b30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800707c:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <prvInitialiseTaskLists+0x80>)
 800707e:	4a05      	ldr	r2, [pc, #20]	@ (8007094 <prvInitialiseTaskLists+0x6c>)
 8007080:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007082:	4b0a      	ldr	r3, [pc, #40]	@ (80070ac <prvInitialiseTaskLists+0x84>)
 8007084:	4a04      	ldr	r2, [pc, #16]	@ (8007098 <prvInitialiseTaskLists+0x70>)
 8007086:	601a      	str	r2, [r3, #0]
}
 8007088:	46c0      	nop			@ (mov r8, r8)
 800708a:	46bd      	mov	sp, r7
 800708c:	b002      	add	sp, #8
 800708e:	bd80      	pop	{r7, pc}
 8007090:	20000264 	.word	0x20000264
 8007094:	200002f0 	.word	0x200002f0
 8007098:	20000304 	.word	0x20000304
 800709c:	20000320 	.word	0x20000320
 80070a0:	20000334 	.word	0x20000334
 80070a4:	2000034c 	.word	0x2000034c
 80070a8:	20000318 	.word	0x20000318
 80070ac:	2000031c 	.word	0x2000031c

080070b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070b6:	e01a      	b.n	80070ee <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80070b8:	f000 faaa 	bl	8007610 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070bc:	4b10      	ldr	r3, [pc, #64]	@ (8007100 <prvCheckTasksWaitingTermination+0x50>)
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	3304      	adds	r3, #4
 80070c8:	0018      	movs	r0, r3
 80070ca:	f7fe fdb2 	bl	8005c32 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80070ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007104 <prvCheckTasksWaitingTermination+0x54>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	1e5a      	subs	r2, r3, #1
 80070d4:	4b0b      	ldr	r3, [pc, #44]	@ (8007104 <prvCheckTasksWaitingTermination+0x54>)
 80070d6:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80070d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007108 <prvCheckTasksWaitingTermination+0x58>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	1e5a      	subs	r2, r3, #1
 80070de:	4b0a      	ldr	r3, [pc, #40]	@ (8007108 <prvCheckTasksWaitingTermination+0x58>)
 80070e0:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80070e2:	f000 faa7 	bl	8007634 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	0018      	movs	r0, r3
 80070ea:	f000 f80f 	bl	800710c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070ee:	4b06      	ldr	r3, [pc, #24]	@ (8007108 <prvCheckTasksWaitingTermination+0x58>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d1e0      	bne.n	80070b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80070f6:	46c0      	nop			@ (mov r8, r8)
 80070f8:	46c0      	nop			@ (mov r8, r8)
 80070fa:	46bd      	mov	sp, r7
 80070fc:	b002      	add	sp, #8
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	20000334 	.word	0x20000334
 8007104:	20000360 	.word	0x20000360
 8007108:	20000348 	.word	0x20000348

0800710c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007118:	0018      	movs	r0, r3
 800711a:	f000 fbc1 	bl	80078a0 <vPortFree>
			vPortFree( pxTCB );
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	0018      	movs	r0, r3
 8007122:	f000 fbbd 	bl	80078a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007126:	46c0      	nop			@ (mov r8, r8)
 8007128:	46bd      	mov	sp, r7
 800712a:	b002      	add	sp, #8
 800712c:	bd80      	pop	{r7, pc}
	...

08007130 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007136:	4b0b      	ldr	r3, [pc, #44]	@ (8007164 <prvResetNextTaskUnblockTime+0x34>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d104      	bne.n	800714a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007140:	4b09      	ldr	r3, [pc, #36]	@ (8007168 <prvResetNextTaskUnblockTime+0x38>)
 8007142:	2201      	movs	r2, #1
 8007144:	4252      	negs	r2, r2
 8007146:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007148:	e008      	b.n	800715c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800714a:	4b06      	ldr	r3, [pc, #24]	@ (8007164 <prvResetNextTaskUnblockTime+0x34>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685a      	ldr	r2, [r3, #4]
 8007158:	4b03      	ldr	r3, [pc, #12]	@ (8007168 <prvResetNextTaskUnblockTime+0x38>)
 800715a:	601a      	str	r2, [r3, #0]
}
 800715c:	46c0      	nop			@ (mov r8, r8)
 800715e:	46bd      	mov	sp, r7
 8007160:	b002      	add	sp, #8
 8007162:	bd80      	pop	{r7, pc}
 8007164:	20000318 	.word	0x20000318
 8007168:	20000380 	.word	0x20000380

0800716c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007172:	4b0a      	ldr	r3, [pc, #40]	@ (800719c <xTaskGetSchedulerState+0x30>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d102      	bne.n	8007180 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800717a:	2301      	movs	r3, #1
 800717c:	607b      	str	r3, [r7, #4]
 800717e:	e008      	b.n	8007192 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007180:	4b07      	ldr	r3, [pc, #28]	@ (80071a0 <xTaskGetSchedulerState+0x34>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d102      	bne.n	800718e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007188:	2302      	movs	r3, #2
 800718a:	607b      	str	r3, [r7, #4]
 800718c:	e001      	b.n	8007192 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800718e:	2300      	movs	r3, #0
 8007190:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007192:	687b      	ldr	r3, [r7, #4]
	}
 8007194:	0018      	movs	r0, r3
 8007196:	46bd      	mov	sp, r7
 8007198:	b002      	add	sp, #8
 800719a:	bd80      	pop	{r7, pc}
 800719c:	2000036c 	.word	0x2000036c
 80071a0:	20000388 	.word	0x20000388

080071a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80071b0:	2300      	movs	r3, #0
 80071b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d051      	beq.n	800725e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071be:	4b2a      	ldr	r3, [pc, #168]	@ (8007268 <xTaskPriorityInherit+0xc4>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d241      	bcs.n	800724c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	db06      	blt.n	80071de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071d0:	4b25      	ldr	r3, [pc, #148]	@ (8007268 <xTaskPriorityInherit+0xc4>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d6:	2207      	movs	r2, #7
 80071d8:	1ad2      	subs	r2, r2, r3
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	6959      	ldr	r1, [r3, #20]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071e6:	0013      	movs	r3, r2
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	189b      	adds	r3, r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4a1f      	ldr	r2, [pc, #124]	@ (800726c <xTaskPriorityInherit+0xc8>)
 80071f0:	189b      	adds	r3, r3, r2
 80071f2:	4299      	cmp	r1, r3
 80071f4:	d122      	bne.n	800723c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	3304      	adds	r3, #4
 80071fa:	0018      	movs	r0, r3
 80071fc:	f7fe fd19 	bl	8005c32 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007200:	4b19      	ldr	r3, [pc, #100]	@ (8007268 <xTaskPriorityInherit+0xc4>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800720e:	4b18      	ldr	r3, [pc, #96]	@ (8007270 <xTaskPriorityInherit+0xcc>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	429a      	cmp	r2, r3
 8007214:	d903      	bls.n	800721e <xTaskPriorityInherit+0x7a>
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800721a:	4b15      	ldr	r3, [pc, #84]	@ (8007270 <xTaskPriorityInherit+0xcc>)
 800721c:	601a      	str	r2, [r3, #0]
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007222:	0013      	movs	r3, r2
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	189b      	adds	r3, r3, r2
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4a10      	ldr	r2, [pc, #64]	@ (800726c <xTaskPriorityInherit+0xc8>)
 800722c:	189a      	adds	r2, r3, r2
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	3304      	adds	r3, #4
 8007232:	0019      	movs	r1, r3
 8007234:	0010      	movs	r0, r2
 8007236:	f7fe fca4 	bl	8005b82 <vListInsertEnd>
 800723a:	e004      	b.n	8007246 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800723c:	4b0a      	ldr	r3, [pc, #40]	@ (8007268 <xTaskPriorityInherit+0xc4>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007246:	2301      	movs	r3, #1
 8007248:	60fb      	str	r3, [r7, #12]
 800724a:	e008      	b.n	800725e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007250:	4b05      	ldr	r3, [pc, #20]	@ (8007268 <xTaskPriorityInherit+0xc4>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007256:	429a      	cmp	r2, r3
 8007258:	d201      	bcs.n	800725e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800725a:	2301      	movs	r3, #1
 800725c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800725e:	68fb      	ldr	r3, [r7, #12]
	}
 8007260:	0018      	movs	r0, r3
 8007262:	46bd      	mov	sp, r7
 8007264:	b004      	add	sp, #16
 8007266:	bd80      	pop	{r7, pc}
 8007268:	20000260 	.word	0x20000260
 800726c:	20000264 	.word	0x20000264
 8007270:	20000368 	.word	0x20000368

08007274 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007280:	2300      	movs	r3, #0
 8007282:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d046      	beq.n	8007318 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800728a:	4b26      	ldr	r3, [pc, #152]	@ (8007324 <xTaskPriorityDisinherit+0xb0>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68ba      	ldr	r2, [r7, #8]
 8007290:	429a      	cmp	r2, r3
 8007292:	d002      	beq.n	800729a <xTaskPriorityDisinherit+0x26>
 8007294:	b672      	cpsid	i
 8007296:	46c0      	nop			@ (mov r8, r8)
 8007298:	e7fd      	b.n	8007296 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d102      	bne.n	80072a8 <xTaskPriorityDisinherit+0x34>
 80072a2:	b672      	cpsid	i
 80072a4:	46c0      	nop			@ (mov r8, r8)
 80072a6:	e7fd      	b.n	80072a4 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072ac:	1e5a      	subs	r2, r3, #1
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d02c      	beq.n	8007318 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d128      	bne.n	8007318 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	3304      	adds	r3, #4
 80072ca:	0018      	movs	r0, r3
 80072cc:	f7fe fcb1 	bl	8005c32 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	2207      	movs	r2, #7
 80072de:	1ad2      	subs	r2, r2, r3
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007328 <xTaskPriorityDisinherit+0xb4>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d903      	bls.n	80072f8 <xTaskPriorityDisinherit+0x84>
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007328 <xTaskPriorityDisinherit+0xb4>)
 80072f6:	601a      	str	r2, [r3, #0]
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072fc:	0013      	movs	r3, r2
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	189b      	adds	r3, r3, r2
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4a09      	ldr	r2, [pc, #36]	@ (800732c <xTaskPriorityDisinherit+0xb8>)
 8007306:	189a      	adds	r2, r3, r2
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	3304      	adds	r3, #4
 800730c:	0019      	movs	r1, r3
 800730e:	0010      	movs	r0, r2
 8007310:	f7fe fc37 	bl	8005b82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007314:	2301      	movs	r3, #1
 8007316:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007318:	68fb      	ldr	r3, [r7, #12]
	}
 800731a:	0018      	movs	r0, r3
 800731c:	46bd      	mov	sp, r7
 800731e:	b004      	add	sp, #16
 8007320:	bd80      	pop	{r7, pc}
 8007322:	46c0      	nop			@ (mov r8, r8)
 8007324:	20000260 	.word	0x20000260
 8007328:	20000368 	.word	0x20000368
 800732c:	20000264 	.word	0x20000264

08007330 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800733e:	2301      	movs	r3, #1
 8007340:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d05a      	beq.n	80073fe <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800734c:	2b00      	cmp	r3, #0
 800734e:	d102      	bne.n	8007356 <vTaskPriorityDisinheritAfterTimeout+0x26>
 8007350:	b672      	cpsid	i
 8007352:	46c0      	nop			@ (mov r8, r8)
 8007354:	e7fd      	b.n	8007352 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800735a:	683a      	ldr	r2, [r7, #0]
 800735c:	429a      	cmp	r2, r3
 800735e:	d902      	bls.n	8007366 <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	617b      	str	r3, [r7, #20]
 8007364:	e002      	b.n	800736c <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736a:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	429a      	cmp	r2, r3
 8007374:	d043      	beq.n	80073fe <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	429a      	cmp	r2, r3
 800737e:	d13e      	bne.n	80073fe <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007380:	4b21      	ldr	r3, [pc, #132]	@ (8007408 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	693a      	ldr	r2, [r7, #16]
 8007386:	429a      	cmp	r2, r3
 8007388:	d102      	bne.n	8007390 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800738a:	b672      	cpsid	i
 800738c:	46c0      	nop			@ (mov r8, r8)
 800738e:	e7fd      	b.n	800738c <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007394:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	db04      	blt.n	80073ae <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	2207      	movs	r2, #7
 80073a8:	1ad2      	subs	r2, r2, r3
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	6959      	ldr	r1, [r3, #20]
 80073b2:	68ba      	ldr	r2, [r7, #8]
 80073b4:	0013      	movs	r3, r2
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	189b      	adds	r3, r3, r2
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4a13      	ldr	r2, [pc, #76]	@ (800740c <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80073be:	189b      	adds	r3, r3, r2
 80073c0:	4299      	cmp	r1, r3
 80073c2:	d11c      	bne.n	80073fe <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	3304      	adds	r3, #4
 80073c8:	0018      	movs	r0, r3
 80073ca:	f7fe fc32 	bl	8005c32 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007410 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d903      	bls.n	80073e2 <vTaskPriorityDisinheritAfterTimeout+0xb2>
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073de:	4b0c      	ldr	r3, [pc, #48]	@ (8007410 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 80073e0:	601a      	str	r2, [r3, #0]
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e6:	0013      	movs	r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	189b      	adds	r3, r3, r2
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	4a07      	ldr	r2, [pc, #28]	@ (800740c <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 80073f0:	189a      	adds	r2, r3, r2
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	3304      	adds	r3, #4
 80073f6:	0019      	movs	r1, r3
 80073f8:	0010      	movs	r0, r2
 80073fa:	f7fe fbc2 	bl	8005b82 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80073fe:	46c0      	nop			@ (mov r8, r8)
 8007400:	46bd      	mov	sp, r7
 8007402:	b006      	add	sp, #24
 8007404:	bd80      	pop	{r7, pc}
 8007406:	46c0      	nop			@ (mov r8, r8)
 8007408:	20000260 	.word	0x20000260
 800740c:	20000264 	.word	0x20000264
 8007410:	20000368 	.word	0x20000368

08007414 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007414:	b580      	push	{r7, lr}
 8007416:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007418:	4b06      	ldr	r3, [pc, #24]	@ (8007434 <pvTaskIncrementMutexHeldCount+0x20>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d004      	beq.n	800742a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007420:	4b04      	ldr	r3, [pc, #16]	@ (8007434 <pvTaskIncrementMutexHeldCount+0x20>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007426:	3201      	adds	r2, #1
 8007428:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800742a:	4b02      	ldr	r3, [pc, #8]	@ (8007434 <pvTaskIncrementMutexHeldCount+0x20>)
 800742c:	681b      	ldr	r3, [r3, #0]
	}
 800742e:	0018      	movs	r0, r3
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	20000260 	.word	0x20000260

08007438 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007442:	4b21      	ldr	r3, [pc, #132]	@ (80074c8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007448:	4b20      	ldr	r3, [pc, #128]	@ (80074cc <prvAddCurrentTaskToDelayedList+0x94>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	3304      	adds	r3, #4
 800744e:	0018      	movs	r0, r3
 8007450:	f7fe fbef 	bl	8005c32 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	3301      	adds	r3, #1
 8007458:	d10b      	bne.n	8007472 <prvAddCurrentTaskToDelayedList+0x3a>
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d008      	beq.n	8007472 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007460:	4b1a      	ldr	r3, [pc, #104]	@ (80074cc <prvAddCurrentTaskToDelayedList+0x94>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	1d1a      	adds	r2, r3, #4
 8007466:	4b1a      	ldr	r3, [pc, #104]	@ (80074d0 <prvAddCurrentTaskToDelayedList+0x98>)
 8007468:	0011      	movs	r1, r2
 800746a:	0018      	movs	r0, r3
 800746c:	f7fe fb89 	bl	8005b82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007470:	e026      	b.n	80074c0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	18d3      	adds	r3, r2, r3
 8007478:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800747a:	4b14      	ldr	r3, [pc, #80]	@ (80074cc <prvAddCurrentTaskToDelayedList+0x94>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68ba      	ldr	r2, [r7, #8]
 8007480:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	429a      	cmp	r2, r3
 8007488:	d209      	bcs.n	800749e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800748a:	4b12      	ldr	r3, [pc, #72]	@ (80074d4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	4b0f      	ldr	r3, [pc, #60]	@ (80074cc <prvAddCurrentTaskToDelayedList+0x94>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	3304      	adds	r3, #4
 8007494:	0019      	movs	r1, r3
 8007496:	0010      	movs	r0, r2
 8007498:	f7fe fb95 	bl	8005bc6 <vListInsert>
}
 800749c:	e010      	b.n	80074c0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800749e:	4b0e      	ldr	r3, [pc, #56]	@ (80074d8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	4b0a      	ldr	r3, [pc, #40]	@ (80074cc <prvAddCurrentTaskToDelayedList+0x94>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	3304      	adds	r3, #4
 80074a8:	0019      	movs	r1, r3
 80074aa:	0010      	movs	r0, r2
 80074ac:	f7fe fb8b 	bl	8005bc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80074b0:	4b0a      	ldr	r3, [pc, #40]	@ (80074dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68ba      	ldr	r2, [r7, #8]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d202      	bcs.n	80074c0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80074ba:	4b08      	ldr	r3, [pc, #32]	@ (80074dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	601a      	str	r2, [r3, #0]
}
 80074c0:	46c0      	nop			@ (mov r8, r8)
 80074c2:	46bd      	mov	sp, r7
 80074c4:	b004      	add	sp, #16
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	20000364 	.word	0x20000364
 80074cc:	20000260 	.word	0x20000260
 80074d0:	2000034c 	.word	0x2000034c
 80074d4:	2000031c 	.word	0x2000031c
 80074d8:	20000318 	.word	0x20000318
 80074dc:	20000380 	.word	0x20000380

080074e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	3b04      	subs	r3, #4
 80074f0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2280      	movs	r2, #128	@ 0x80
 80074f6:	0452      	lsls	r2, r2, #17
 80074f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	3b04      	subs	r3, #4
 80074fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	3b04      	subs	r3, #4
 800750a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800750c:	4a08      	ldr	r2, [pc, #32]	@ (8007530 <pxPortInitialiseStack+0x50>)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	3b14      	subs	r3, #20
 8007516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	3b20      	subs	r3, #32
 8007522:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007524:	68fb      	ldr	r3, [r7, #12]
}
 8007526:	0018      	movs	r0, r3
 8007528:	46bd      	mov	sp, r7
 800752a:	b004      	add	sp, #16
 800752c:	bd80      	pop	{r7, pc}
 800752e:	46c0      	nop			@ (mov r8, r8)
 8007530:	08007535 	.word	0x08007535

08007534 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b082      	sub	sp, #8
 8007538:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800753a:	2300      	movs	r3, #0
 800753c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800753e:	4b08      	ldr	r3, [pc, #32]	@ (8007560 <prvTaskExitError+0x2c>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	3301      	adds	r3, #1
 8007544:	d002      	beq.n	800754c <prvTaskExitError+0x18>
 8007546:	b672      	cpsid	i
 8007548:	46c0      	nop			@ (mov r8, r8)
 800754a:	e7fd      	b.n	8007548 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800754c:	b672      	cpsid	i
	while( ulDummy == 0 )
 800754e:	46c0      	nop			@ (mov r8, r8)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d0fc      	beq.n	8007550 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007556:	46c0      	nop			@ (mov r8, r8)
 8007558:	46c0      	nop			@ (mov r8, r8)
 800755a:	46bd      	mov	sp, r7
 800755c:	b002      	add	sp, #8
 800755e:	bd80      	pop	{r7, pc}
 8007560:	20000010 	.word	0x20000010

08007564 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8007564:	b580      	push	{r7, lr}
 8007566:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8007568:	46c0      	nop			@ (mov r8, r8)
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
	...

08007570 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8007570:	4a0b      	ldr	r2, [pc, #44]	@ (80075a0 <pxCurrentTCBConst2>)
 8007572:	6813      	ldr	r3, [r2, #0]
 8007574:	6818      	ldr	r0, [r3, #0]
 8007576:	3020      	adds	r0, #32
 8007578:	f380 8809 	msr	PSP, r0
 800757c:	2002      	movs	r0, #2
 800757e:	f380 8814 	msr	CONTROL, r0
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8007588:	46ae      	mov	lr, r5
 800758a:	bc08      	pop	{r3}
 800758c:	bc04      	pop	{r2}
 800758e:	b662      	cpsie	i
 8007590:	4718      	bx	r3
 8007592:	46c0      	nop			@ (mov r8, r8)
 8007594:	46c0      	nop			@ (mov r8, r8)
 8007596:	46c0      	nop			@ (mov r8, r8)
 8007598:	46c0      	nop			@ (mov r8, r8)
 800759a:	46c0      	nop			@ (mov r8, r8)
 800759c:	46c0      	nop			@ (mov r8, r8)
 800759e:	46c0      	nop			@ (mov r8, r8)

080075a0 <pxCurrentTCBConst2>:
 80075a0:	20000260 	.word	0x20000260
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80075a4:	46c0      	nop			@ (mov r8, r8)
 80075a6:	46c0      	nop			@ (mov r8, r8)

080075a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80075ac:	4b0e      	ldr	r3, [pc, #56]	@ (80075e8 <xPortStartScheduler+0x40>)
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	4b0d      	ldr	r3, [pc, #52]	@ (80075e8 <xPortStartScheduler+0x40>)
 80075b2:	21ff      	movs	r1, #255	@ 0xff
 80075b4:	0409      	lsls	r1, r1, #16
 80075b6:	430a      	orrs	r2, r1
 80075b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80075ba:	4b0b      	ldr	r3, [pc, #44]	@ (80075e8 <xPortStartScheduler+0x40>)
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	4b0a      	ldr	r3, [pc, #40]	@ (80075e8 <xPortStartScheduler+0x40>)
 80075c0:	21ff      	movs	r1, #255	@ 0xff
 80075c2:	0609      	lsls	r1, r1, #24
 80075c4:	430a      	orrs	r2, r1
 80075c6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80075c8:	f000 f898 	bl	80076fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80075cc:	4b07      	ldr	r3, [pc, #28]	@ (80075ec <xPortStartScheduler+0x44>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80075d2:	f7ff ffcd 	bl	8007570 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80075d6:	f7ff fbd7 	bl	8006d88 <vTaskSwitchContext>
	prvTaskExitError();
 80075da:	f7ff ffab 	bl	8007534 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80075de:	2300      	movs	r3, #0
}
 80075e0:	0018      	movs	r0, r3
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	46c0      	nop			@ (mov r8, r8)
 80075e8:	e000ed20 	.word	0xe000ed20
 80075ec:	20000010 	.word	0x20000010

080075f0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80075f4:	4b05      	ldr	r3, [pc, #20]	@ (800760c <vPortYield+0x1c>)
 80075f6:	2280      	movs	r2, #128	@ 0x80
 80075f8:	0552      	lsls	r2, r2, #21
 80075fa:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80075fc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007600:	f3bf 8f6f 	isb	sy
}
 8007604:	46c0      	nop			@ (mov r8, r8)
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	46c0      	nop			@ (mov r8, r8)
 800760c:	e000ed04 	.word	0xe000ed04

08007610 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007610:	b580      	push	{r7, lr}
 8007612:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8007614:	b672      	cpsid	i
	uxCriticalNesting++;
 8007616:	4b06      	ldr	r3, [pc, #24]	@ (8007630 <vPortEnterCritical+0x20>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	1c5a      	adds	r2, r3, #1
 800761c:	4b04      	ldr	r3, [pc, #16]	@ (8007630 <vPortEnterCritical+0x20>)
 800761e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007620:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007624:	f3bf 8f6f 	isb	sy
}
 8007628:	46c0      	nop			@ (mov r8, r8)
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	46c0      	nop			@ (mov r8, r8)
 8007630:	20000010 	.word	0x20000010

08007634 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007638:	4b09      	ldr	r3, [pc, #36]	@ (8007660 <vPortExitCritical+0x2c>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d102      	bne.n	8007646 <vPortExitCritical+0x12>
 8007640:	b672      	cpsid	i
 8007642:	46c0      	nop			@ (mov r8, r8)
 8007644:	e7fd      	b.n	8007642 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8007646:	4b06      	ldr	r3, [pc, #24]	@ (8007660 <vPortExitCritical+0x2c>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	1e5a      	subs	r2, r3, #1
 800764c:	4b04      	ldr	r3, [pc, #16]	@ (8007660 <vPortExitCritical+0x2c>)
 800764e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8007650:	4b03      	ldr	r3, [pc, #12]	@ (8007660 <vPortExitCritical+0x2c>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d100      	bne.n	800765a <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8007658:	b662      	cpsie	i
	}
}
 800765a:	46c0      	nop			@ (mov r8, r8)
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}
 8007660:	20000010 	.word	0x20000010

08007664 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8007664:	f3ef 8010 	mrs	r0, PRIMASK
 8007668:	b672      	cpsid	i
 800766a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800766c:	46c0      	nop			@ (mov r8, r8)
 800766e:	0018      	movs	r0, r3

08007670 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8007670:	f380 8810 	msr	PRIMASK, r0
 8007674:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8007676:	46c0      	nop			@ (mov r8, r8)
	...

08007680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007680:	f3ef 8009 	mrs	r0, PSP
 8007684:	4b0e      	ldr	r3, [pc, #56]	@ (80076c0 <pxCurrentTCBConst>)
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	3820      	subs	r0, #32
 800768a:	6010      	str	r0, [r2, #0]
 800768c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800768e:	4644      	mov	r4, r8
 8007690:	464d      	mov	r5, r9
 8007692:	4656      	mov	r6, sl
 8007694:	465f      	mov	r7, fp
 8007696:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007698:	b508      	push	{r3, lr}
 800769a:	b672      	cpsid	i
 800769c:	f7ff fb74 	bl	8006d88 <vTaskSwitchContext>
 80076a0:	b662      	cpsie	i
 80076a2:	bc0c      	pop	{r2, r3}
 80076a4:	6811      	ldr	r1, [r2, #0]
 80076a6:	6808      	ldr	r0, [r1, #0]
 80076a8:	3010      	adds	r0, #16
 80076aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80076ac:	46a0      	mov	r8, r4
 80076ae:	46a9      	mov	r9, r5
 80076b0:	46b2      	mov	sl, r6
 80076b2:	46bb      	mov	fp, r7
 80076b4:	f380 8809 	msr	PSP, r0
 80076b8:	3820      	subs	r0, #32
 80076ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80076bc:	4718      	bx	r3
 80076be:	46c0      	nop			@ (mov r8, r8)

080076c0 <pxCurrentTCBConst>:
 80076c0:	20000260 	.word	0x20000260
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80076c4:	46c0      	nop			@ (mov r8, r8)
 80076c6:	46c0      	nop			@ (mov r8, r8)

080076c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b082      	sub	sp, #8
 80076cc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80076ce:	f7ff ffc9 	bl	8007664 <ulSetInterruptMaskFromISR>
 80076d2:	0003      	movs	r3, r0
 80076d4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80076d6:	f7ff faa7 	bl	8006c28 <xTaskIncrementTick>
 80076da:	1e03      	subs	r3, r0, #0
 80076dc:	d003      	beq.n	80076e6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076de:	4b06      	ldr	r3, [pc, #24]	@ (80076f8 <SysTick_Handler+0x30>)
 80076e0:	2280      	movs	r2, #128	@ 0x80
 80076e2:	0552      	lsls	r2, r2, #21
 80076e4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	0018      	movs	r0, r3
 80076ea:	f7ff ffc1 	bl	8007670 <vClearInterruptMaskFromISR>
}
 80076ee:	46c0      	nop			@ (mov r8, r8)
 80076f0:	46bd      	mov	sp, r7
 80076f2:	b002      	add	sp, #8
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	46c0      	nop			@ (mov r8, r8)
 80076f8:	e000ed04 	.word	0xe000ed04

080076fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007700:	4b0b      	ldr	r3, [pc, #44]	@ (8007730 <vPortSetupTimerInterrupt+0x34>)
 8007702:	2200      	movs	r2, #0
 8007704:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007706:	4b0b      	ldr	r3, [pc, #44]	@ (8007734 <vPortSetupTimerInterrupt+0x38>)
 8007708:	2200      	movs	r2, #0
 800770a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800770c:	4b0a      	ldr	r3, [pc, #40]	@ (8007738 <vPortSetupTimerInterrupt+0x3c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	22fa      	movs	r2, #250	@ 0xfa
 8007712:	0091      	lsls	r1, r2, #2
 8007714:	0018      	movs	r0, r3
 8007716:	f7f8 fcf7 	bl	8000108 <__udivsi3>
 800771a:	0003      	movs	r3, r0
 800771c:	001a      	movs	r2, r3
 800771e:	4b07      	ldr	r3, [pc, #28]	@ (800773c <vPortSetupTimerInterrupt+0x40>)
 8007720:	3a01      	subs	r2, #1
 8007722:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8007724:	4b02      	ldr	r3, [pc, #8]	@ (8007730 <vPortSetupTimerInterrupt+0x34>)
 8007726:	2207      	movs	r2, #7
 8007728:	601a      	str	r2, [r3, #0]
}
 800772a:	46c0      	nop			@ (mov r8, r8)
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	e000e010 	.word	0xe000e010
 8007734:	e000e018 	.word	0xe000e018
 8007738:	20000004 	.word	0x20000004
 800773c:	e000e014 	.word	0xe000e014

08007740 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007748:	2300      	movs	r3, #0
 800774a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800774c:	f7ff f9d4 	bl	8006af8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007750:	4b4d      	ldr	r3, [pc, #308]	@ (8007888 <pvPortMalloc+0x148>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d101      	bne.n	800775c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007758:	f000 f8f2 	bl	8007940 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800775c:	4b4b      	ldr	r3, [pc, #300]	@ (800788c <pvPortMalloc+0x14c>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	4013      	ands	r3, r2
 8007764:	d000      	beq.n	8007768 <pvPortMalloc+0x28>
 8007766:	e080      	b.n	800786a <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d013      	beq.n	8007796 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800776e:	2208      	movs	r2, #8
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	189b      	adds	r3, r3, r2
 8007774:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2207      	movs	r2, #7
 800777a:	4013      	ands	r3, r2
 800777c:	d00b      	beq.n	8007796 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2207      	movs	r2, #7
 8007782:	4393      	bics	r3, r2
 8007784:	3308      	adds	r3, #8
 8007786:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2207      	movs	r2, #7
 800778c:	4013      	ands	r3, r2
 800778e:	d002      	beq.n	8007796 <pvPortMalloc+0x56>
 8007790:	b672      	cpsid	i
 8007792:	46c0      	nop			@ (mov r8, r8)
 8007794:	e7fd      	b.n	8007792 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d066      	beq.n	800786a <pvPortMalloc+0x12a>
 800779c:	4b3c      	ldr	r3, [pc, #240]	@ (8007890 <pvPortMalloc+0x150>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d861      	bhi.n	800786a <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80077a6:	4b3b      	ldr	r3, [pc, #236]	@ (8007894 <pvPortMalloc+0x154>)
 80077a8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80077aa:	4b3a      	ldr	r3, [pc, #232]	@ (8007894 <pvPortMalloc+0x154>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077b0:	e004      	b.n	80077bc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d903      	bls.n	80077ce <pvPortMalloc+0x8e>
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1f1      	bne.n	80077b2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80077ce:	4b2e      	ldr	r3, [pc, #184]	@ (8007888 <pvPortMalloc+0x148>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d048      	beq.n	800786a <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2208      	movs	r2, #8
 80077de:	189b      	adds	r3, r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	685a      	ldr	r2, [r3, #4]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	1ad2      	subs	r2, r2, r3
 80077f2:	2308      	movs	r3, #8
 80077f4:	005b      	lsls	r3, r3, #1
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d917      	bls.n	800782a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80077fa:	697a      	ldr	r2, [r7, #20]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	18d3      	adds	r3, r2, r3
 8007800:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	2207      	movs	r2, #7
 8007806:	4013      	ands	r3, r2
 8007808:	d002      	beq.n	8007810 <pvPortMalloc+0xd0>
 800780a:	b672      	cpsid	i
 800780c:	46c0      	nop			@ (mov r8, r8)
 800780e:	e7fd      	b.n	800780c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	685a      	ldr	r2, [r3, #4]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	1ad2      	subs	r2, r2, r3
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	0018      	movs	r0, r3
 8007826:	f000 f8eb 	bl	8007a00 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800782a:	4b19      	ldr	r3, [pc, #100]	@ (8007890 <pvPortMalloc+0x150>)
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	1ad2      	subs	r2, r2, r3
 8007834:	4b16      	ldr	r3, [pc, #88]	@ (8007890 <pvPortMalloc+0x150>)
 8007836:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007838:	4b15      	ldr	r3, [pc, #84]	@ (8007890 <pvPortMalloc+0x150>)
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	4b16      	ldr	r3, [pc, #88]	@ (8007898 <pvPortMalloc+0x158>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	429a      	cmp	r2, r3
 8007842:	d203      	bcs.n	800784c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007844:	4b12      	ldr	r3, [pc, #72]	@ (8007890 <pvPortMalloc+0x150>)
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	4b13      	ldr	r3, [pc, #76]	@ (8007898 <pvPortMalloc+0x158>)
 800784a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	685a      	ldr	r2, [r3, #4]
 8007850:	4b0e      	ldr	r3, [pc, #56]	@ (800788c <pvPortMalloc+0x14c>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	431a      	orrs	r2, r3
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	2200      	movs	r2, #0
 800785e:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007860:	4b0e      	ldr	r3, [pc, #56]	@ (800789c <pvPortMalloc+0x15c>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	1c5a      	adds	r2, r3, #1
 8007866:	4b0d      	ldr	r3, [pc, #52]	@ (800789c <pvPortMalloc+0x15c>)
 8007868:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800786a:	f7ff f951 	bl	8006b10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2207      	movs	r2, #7
 8007872:	4013      	ands	r3, r2
 8007874:	d002      	beq.n	800787c <pvPortMalloc+0x13c>
 8007876:	b672      	cpsid	i
 8007878:	46c0      	nop			@ (mov r8, r8)
 800787a:	e7fd      	b.n	8007878 <pvPortMalloc+0x138>
	return pvReturn;
 800787c:	68fb      	ldr	r3, [r7, #12]
}
 800787e:	0018      	movs	r0, r3
 8007880:	46bd      	mov	sp, r7
 8007882:	b006      	add	sp, #24
 8007884:	bd80      	pop	{r7, pc}
 8007886:	46c0      	nop			@ (mov r8, r8)
 8007888:	20000f94 	.word	0x20000f94
 800788c:	20000fa8 	.word	0x20000fa8
 8007890:	20000f98 	.word	0x20000f98
 8007894:	20000f8c 	.word	0x20000f8c
 8007898:	20000f9c 	.word	0x20000f9c
 800789c:	20000fa0 	.word	0x20000fa0

080078a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d03c      	beq.n	800792c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80078b2:	2308      	movs	r3, #8
 80078b4:	425b      	negs	r3, r3
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	18d3      	adds	r3, r2, r3
 80078ba:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	4b1b      	ldr	r3, [pc, #108]	@ (8007934 <vPortFree+0x94>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4013      	ands	r3, r2
 80078ca:	d102      	bne.n	80078d2 <vPortFree+0x32>
 80078cc:	b672      	cpsid	i
 80078ce:	46c0      	nop			@ (mov r8, r8)
 80078d0:	e7fd      	b.n	80078ce <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d002      	beq.n	80078e0 <vPortFree+0x40>
 80078da:	b672      	cpsid	i
 80078dc:	46c0      	nop			@ (mov r8, r8)
 80078de:	e7fd      	b.n	80078dc <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	685a      	ldr	r2, [r3, #4]
 80078e4:	4b13      	ldr	r3, [pc, #76]	@ (8007934 <vPortFree+0x94>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4013      	ands	r3, r2
 80078ea:	d01f      	beq.n	800792c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d11b      	bne.n	800792c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007934 <vPortFree+0x94>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	43db      	mvns	r3, r3
 80078fe:	401a      	ands	r2, r3
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007904:	f7ff f8f8 	bl	8006af8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	4b0a      	ldr	r3, [pc, #40]	@ (8007938 <vPortFree+0x98>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	18d2      	adds	r2, r2, r3
 8007912:	4b09      	ldr	r3, [pc, #36]	@ (8007938 <vPortFree+0x98>)
 8007914:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	0018      	movs	r0, r3
 800791a:	f000 f871 	bl	8007a00 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800791e:	4b07      	ldr	r3, [pc, #28]	@ (800793c <vPortFree+0x9c>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	1c5a      	adds	r2, r3, #1
 8007924:	4b05      	ldr	r3, [pc, #20]	@ (800793c <vPortFree+0x9c>)
 8007926:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8007928:	f7ff f8f2 	bl	8006b10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800792c:	46c0      	nop			@ (mov r8, r8)
 800792e:	46bd      	mov	sp, r7
 8007930:	b004      	add	sp, #16
 8007932:	bd80      	pop	{r7, pc}
 8007934:	20000fa8 	.word	0x20000fa8
 8007938:	20000f98 	.word	0x20000f98
 800793c:	20000fa4 	.word	0x20000fa4

08007940 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007946:	23c0      	movs	r3, #192	@ 0xc0
 8007948:	011b      	lsls	r3, r3, #4
 800794a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800794c:	4b26      	ldr	r3, [pc, #152]	@ (80079e8 <prvHeapInit+0xa8>)
 800794e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2207      	movs	r2, #7
 8007954:	4013      	ands	r3, r2
 8007956:	d00c      	beq.n	8007972 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	3307      	adds	r3, #7
 800795c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2207      	movs	r2, #7
 8007962:	4393      	bics	r3, r2
 8007964:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	1ad2      	subs	r2, r2, r3
 800796c:	4b1e      	ldr	r3, [pc, #120]	@ (80079e8 <prvHeapInit+0xa8>)
 800796e:	18d3      	adds	r3, r2, r3
 8007970:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007976:	4b1d      	ldr	r3, [pc, #116]	@ (80079ec <prvHeapInit+0xac>)
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800797c:	4b1b      	ldr	r3, [pc, #108]	@ (80079ec <prvHeapInit+0xac>)
 800797e:	2200      	movs	r2, #0
 8007980:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	18d3      	adds	r3, r2, r3
 8007988:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800798a:	2208      	movs	r2, #8
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	1a9b      	subs	r3, r3, r2
 8007990:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2207      	movs	r2, #7
 8007996:	4393      	bics	r3, r2
 8007998:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800799a:	68fa      	ldr	r2, [r7, #12]
 800799c:	4b14      	ldr	r3, [pc, #80]	@ (80079f0 <prvHeapInit+0xb0>)
 800799e:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80079a0:	4b13      	ldr	r3, [pc, #76]	@ (80079f0 <prvHeapInit+0xb0>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	2200      	movs	r2, #0
 80079a6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80079a8:	4b11      	ldr	r3, [pc, #68]	@ (80079f0 <prvHeapInit+0xb0>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2200      	movs	r2, #0
 80079ae:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	1ad2      	subs	r2, r2, r3
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80079be:	4b0c      	ldr	r3, [pc, #48]	@ (80079f0 <prvHeapInit+0xb0>)
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	4b0a      	ldr	r3, [pc, #40]	@ (80079f4 <prvHeapInit+0xb4>)
 80079cc:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	685a      	ldr	r2, [r3, #4]
 80079d2:	4b09      	ldr	r3, [pc, #36]	@ (80079f8 <prvHeapInit+0xb8>)
 80079d4:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80079d6:	4b09      	ldr	r3, [pc, #36]	@ (80079fc <prvHeapInit+0xbc>)
 80079d8:	2280      	movs	r2, #128	@ 0x80
 80079da:	0612      	lsls	r2, r2, #24
 80079dc:	601a      	str	r2, [r3, #0]
}
 80079de:	46c0      	nop			@ (mov r8, r8)
 80079e0:	46bd      	mov	sp, r7
 80079e2:	b004      	add	sp, #16
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	46c0      	nop			@ (mov r8, r8)
 80079e8:	2000038c 	.word	0x2000038c
 80079ec:	20000f8c 	.word	0x20000f8c
 80079f0:	20000f94 	.word	0x20000f94
 80079f4:	20000f9c 	.word	0x20000f9c
 80079f8:	20000f98 	.word	0x20000f98
 80079fc:	20000fa8 	.word	0x20000fa8

08007a00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a08:	4b27      	ldr	r3, [pc, #156]	@ (8007aa8 <prvInsertBlockIntoFreeList+0xa8>)
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	e002      	b.n	8007a14 <prvInsertBlockIntoFreeList+0x14>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	60fb      	str	r3, [r7, #12]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d8f7      	bhi.n	8007a0e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	68ba      	ldr	r2, [r7, #8]
 8007a28:	18d3      	adds	r3, r2, r3
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d108      	bne.n	8007a42 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	685a      	ldr	r2, [r3, #4]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	18d2      	adds	r2, r2, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	18d2      	adds	r2, r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d118      	bne.n	8007a88 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	4b14      	ldr	r3, [pc, #80]	@ (8007aac <prvInsertBlockIntoFreeList+0xac>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d00d      	beq.n	8007a7e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	685a      	ldr	r2, [r3, #4]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	18d2      	adds	r2, r2, r3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	601a      	str	r2, [r3, #0]
 8007a7c:	e008      	b.n	8007a90 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007aac <prvInsertBlockIntoFreeList+0xac>)
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	601a      	str	r2, [r3, #0]
 8007a86:	e003      	b.n	8007a90 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d002      	beq.n	8007a9e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a9e:	46c0      	nop			@ (mov r8, r8)
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	b004      	add	sp, #16
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	46c0      	nop			@ (mov r8, r8)
 8007aa8:	20000f8c 	.word	0x20000f8c
 8007aac:	20000f94 	.word	0x20000f94

08007ab0 <memset>:
 8007ab0:	0003      	movs	r3, r0
 8007ab2:	1882      	adds	r2, r0, r2
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d100      	bne.n	8007aba <memset+0xa>
 8007ab8:	4770      	bx	lr
 8007aba:	7019      	strb	r1, [r3, #0]
 8007abc:	3301      	adds	r3, #1
 8007abe:	e7f9      	b.n	8007ab4 <memset+0x4>

08007ac0 <__libc_init_array>:
 8007ac0:	b570      	push	{r4, r5, r6, lr}
 8007ac2:	2600      	movs	r6, #0
 8007ac4:	4c0c      	ldr	r4, [pc, #48]	@ (8007af8 <__libc_init_array+0x38>)
 8007ac6:	4d0d      	ldr	r5, [pc, #52]	@ (8007afc <__libc_init_array+0x3c>)
 8007ac8:	1b64      	subs	r4, r4, r5
 8007aca:	10a4      	asrs	r4, r4, #2
 8007acc:	42a6      	cmp	r6, r4
 8007ace:	d109      	bne.n	8007ae4 <__libc_init_array+0x24>
 8007ad0:	2600      	movs	r6, #0
 8007ad2:	f000 f823 	bl	8007b1c <_init>
 8007ad6:	4c0a      	ldr	r4, [pc, #40]	@ (8007b00 <__libc_init_array+0x40>)
 8007ad8:	4d0a      	ldr	r5, [pc, #40]	@ (8007b04 <__libc_init_array+0x44>)
 8007ada:	1b64      	subs	r4, r4, r5
 8007adc:	10a4      	asrs	r4, r4, #2
 8007ade:	42a6      	cmp	r6, r4
 8007ae0:	d105      	bne.n	8007aee <__libc_init_array+0x2e>
 8007ae2:	bd70      	pop	{r4, r5, r6, pc}
 8007ae4:	00b3      	lsls	r3, r6, #2
 8007ae6:	58eb      	ldr	r3, [r5, r3]
 8007ae8:	4798      	blx	r3
 8007aea:	3601      	adds	r6, #1
 8007aec:	e7ee      	b.n	8007acc <__libc_init_array+0xc>
 8007aee:	00b3      	lsls	r3, r6, #2
 8007af0:	58eb      	ldr	r3, [r5, r3]
 8007af2:	4798      	blx	r3
 8007af4:	3601      	adds	r6, #1
 8007af6:	e7f2      	b.n	8007ade <__libc_init_array+0x1e>
 8007af8:	08007c18 	.word	0x08007c18
 8007afc:	08007c18 	.word	0x08007c18
 8007b00:	08007c1c 	.word	0x08007c1c
 8007b04:	08007c18 	.word	0x08007c18

08007b08 <memcpy>:
 8007b08:	2300      	movs	r3, #0
 8007b0a:	b510      	push	{r4, lr}
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d100      	bne.n	8007b12 <memcpy+0xa>
 8007b10:	bd10      	pop	{r4, pc}
 8007b12:	5ccc      	ldrb	r4, [r1, r3]
 8007b14:	54c4      	strb	r4, [r0, r3]
 8007b16:	3301      	adds	r3, #1
 8007b18:	e7f8      	b.n	8007b0c <memcpy+0x4>
	...

08007b1c <_init>:
 8007b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1e:	46c0      	nop			@ (mov r8, r8)
 8007b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b22:	bc08      	pop	{r3}
 8007b24:	469e      	mov	lr, r3
 8007b26:	4770      	bx	lr

08007b28 <_fini>:
 8007b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b2a:	46c0      	nop			@ (mov r8, r8)
 8007b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b2e:	bc08      	pop	{r3}
 8007b30:	469e      	mov	lr, r3
 8007b32:	4770      	bx	lr
