
---------- Begin Simulation Statistics ----------
host_inst_rate                                 217525                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380380                       # Number of bytes of host memory used
host_seconds                                    91.94                       # Real time elapsed on the host
host_tick_rate                              250200421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023004                       # Number of seconds simulated
sim_ticks                                 23004430000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4695119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33095.411487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29638.091409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4266418                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    14188036000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.091308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               428701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            293134                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4017917500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135566                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63603.560763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65949.648450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12795509940                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              201176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           128973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4761762467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72203                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32839.541748                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  37.987638                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           94710                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3110232999                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6982757                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 42839.389182                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 42256.929412                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6352880                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     26983545940                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.090205                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                629877                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             422107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8779679967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207769                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996698                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.619000                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6982757                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 42839.389182                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 42256.929412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6352880                       # number of overall hits
system.cpu.dcache.overall_miss_latency    26983545940                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.090205                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               629877                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            422107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8779679967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167874                       # number of replacements
system.cpu.dcache.sampled_refs                 168898                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.619000                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6416036                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525107515000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72165                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13376365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67929.530201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66030.434783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13376067                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20243000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  298                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15187000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 77916.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57905.051948                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       467500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13376365                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67929.530201                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66030.434783                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13376067                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20243000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   298                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15187000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206285                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.618061                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13376365                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67929.530201                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66030.434783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13376067                       # number of overall hits
system.cpu.icache.overall_miss_latency       20243000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  298                       # number of overall misses
system.cpu.icache.overall_mshr_hits                67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15187000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.618061                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13376067                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 39921.200587                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       789321978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 19772                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69412.051576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 57689.308549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          215                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2298649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.993550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      33116                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2774                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1750409000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.910324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 30342                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69255.477106                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  55665.662206                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          93166                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2952499500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.313937                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        42632                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1978                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2262920500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.299356                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   40652                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61023.345647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45180.682754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2372099492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1756263500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72165                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72165                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.361878                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169129                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        69323.929345                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   56530.544835                       # average overall mshr miss latency
system.l2.demand_hits                           93381                       # number of demand (read+write) hits
system.l2.demand_miss_latency              5251149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.447871                       # miss rate for demand accesses
system.l2.demand_misses                         75748                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       4752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         4013329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.419762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    70994                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.126065                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.332700                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   2065.448959                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5450.963586                       # Average occupied blocks per context
system.l2.overall_accesses                     169129                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       69323.929345                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  52912.450455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          93381                       # number of overall hits
system.l2.overall_miss_latency             5251149000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.447871                       # miss rate for overall accesses
system.l2.overall_misses                        75748                       # number of overall misses
system.l2.overall_mshr_hits                      4752                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        4802651478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.536667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   90766                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.418825                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          8281                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         3963                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        63119                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            19857                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        39299                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          80147                       # number of replacements
system.l2.sampled_refs                          89475                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7516.412545                       # Cycle average of tags in use
system.l2.total_refs                           121854                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42535                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31660340                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1813077                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1895413                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51148                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1902428                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1917996                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7547                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       225196                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12759190                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.786729                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.819417                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9838160     77.11%     77.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738501      5.79%     82.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       569481      4.46%     87.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484546      3.80%     91.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       391102      3.07%     94.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        83214      0.65%     94.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78053      0.61%     95.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       350937      2.75%     98.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       225196      1.76%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12759190                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51041                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7381288                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.434852                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.434852                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1178824                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7633                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     23123238                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7580924                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3940951                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1318945                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58490                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4876230                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4686575                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189655                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3676234                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3489139                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           187095                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199996                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197436                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2560                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1917996                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3371826                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8096344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28862750                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        826505                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133672                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3372080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1820624                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.011549                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     14078135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.050183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.194893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9353643     66.44%     66.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         581515      4.13%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          47794      0.34%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37480      0.27%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         541768      3.85%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43108      0.31%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         568815      4.04%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         954391      6.78%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1949621     13.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     14078135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                270384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1030282                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73557                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.117182                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6164930                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336891                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7695899                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14643942                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812822                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6255394                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.020589                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14847050                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62146                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        498780                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5053793                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       108136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1858909                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17557330                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4828039                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       298921                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16029913                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1318945                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10612                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1156691                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1580                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64968                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2109900                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       562522                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64968                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.696936                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.696936                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8179388     50.09%     50.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4028      0.02%     50.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     50.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       866418      5.31%     55.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3370      0.02%     55.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020154      6.25%     61.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          664      0.00%     61.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4903421     30.03%     91.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1351312      8.28%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16328836                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55343                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003389                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          761      1.38%      1.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          378      0.68%      2.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42829     77.39%     79.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            8      0.01%     79.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10601     19.16%     98.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          766      1.38%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     14078135                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.159872                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.817132                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8587756     61.00%     61.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1636442     11.62%     72.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       716761      5.09%     77.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1194618      8.49%     86.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       908164      6.45%     92.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       259410      1.84%     94.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       686710      4.88%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        81140      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     14078135                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.138015                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17483773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16328836                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7407939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10236                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3534970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3371856                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3371826                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985723                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999097                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5053793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1858909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14348519                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       913503                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21323                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7675958                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       245578                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         3263                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     32137274                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     22630486                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15678269                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3903839                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1318945                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       265889                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8638806                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       441025                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  5454                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
