check memory map and fpga code to make pulsed asg possible
if someone needs this, please let me know. For now all necessary registers are implemented in python but no high-level configuration function is available. Implementing this should not take more than an hour, but we need someone to test and validate what this does.
implemented recently
