cocci_test_suite() {
	unsigned int *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 905 */;
	u8 *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 902 */;
	u8 cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 872 */[FIFO_DEPTH];
	dma_cookie_t cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 825 */;
	struct scatterlist cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 824 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 823 */;
	enum dma_data_direction cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 819 */;
	irqreturn_t cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 746 */;
	void *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 746 */;
	const char *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 650 */;
	unsigned int cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 483 */;
	void cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 483 */;
	struct marvell_nfc_op {
		u32 ndcb[4];
		unsigned int cle_ale_delay_ns;
		unsigned int rdy_timeout_ms;
		unsigned int rdy_delay_ns;
		unsigned int data_delay_ns;
		unsigned int data_instr_idx;
		const struct nand_op_instr *data_instr;
	} cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 469 */;
	struct marvell_nfc_timings {
		unsigned int tRP;
		unsigned int tRH;
		unsigned int tWP;
		unsigned int tWH;
		unsigned int tCS;
		unsigned int tCH;
		unsigned int tADL;
		unsigned int tAR;
		unsigned int tWHR;
		unsigned int tRHW;
		unsigned int tR;
	} cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 428 */;
	struct nand_controller *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 408 */;
	struct marvell_nfc {
		struct nand_controller controller;
		struct device *dev;
		void __iomem *regs;
		struct clk *core_clk;
		struct clk *reg_clk;
		struct completion complete;
		unsigned long assigned_cs;
		struct list_head chips;
		struct nand_chip *selected_chip;
		const struct marvell_nfc_caps *caps;
		bool use_dma;
		struct dma_chan *dma_chan;
		u8 *dma_buf;
	} cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 390 */;
	struct marvell_nfc_caps {
		unsigned int max_cs_nb;
		unsigned int max_rb_nb;
		bool need_system_controller;
		bool legacy_of_bindings;
		bool is_nfcv2;
		bool use_dma;
	} cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 365 */;
	struct marvell_nand_chip_sel *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 345 */;
	struct marvell_nand_chip cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 342 */;
	struct marvell_nand_chip {
		struct nand_chip chip;
		struct list_head node;
		const struct marvell_hw_ecc_layout *layout;
		u32 ndcr;
		u32 ndtr0;
		u32 ndtr1;
		int addr_cyc;
		int selected_die;
		unsigned int nsels;
		struct marvell_nand_chip_sel sels[0];
	} cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 327 */;
	struct marvell_nand_chip_sel {
		unsigned int cs;
		u32 ndcb0_csel;
		unsigned int rb;
	} cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 308 */;
	struct platform_driver cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 3075 */;
	const struct of_device_id cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 3045 */[];
	const struct platform_device_id cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 3036 */[];
	const struct marvell_nfc_caps cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 3002 */;
	const struct dev_pm_ops cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2991 */;
	int __maybe_unused cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2966 */;
	struct marvell_nfc cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2849 */;
	const struct marvell_hw_ecc_layout cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 283 */[];
	struct regmap *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2810 */;
	struct resource *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2733 */;
	struct dma_slave_config cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2732 */;
	struct platform_device cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2730 */;
	struct platform_device *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2729 */;
	u32 cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2522 */;
	struct device_node *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2515 */;
	struct device *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2514 */;
	struct marvell_hw_ecc_layout {
		int writesize;
		int chunk;
		int strength;
		int nchunks;
		int full_chunk_cnt;
		int data_bytes;
		int spare_bytes;
		int ecc_bytes;
		int last_data_bytes;
		int last_spare_bytes;
		int last_ecc_bytes;
	} cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 251 */;
	const struct nand_controller_ops cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2508 */;
	struct pxa3xx_nand_platform_data *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2412 */;
	struct marvell_nfc *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2411 */;
	struct marvell_nand_chip *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2410 */;
	struct mtd_info *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2409 */;
	struct nand_chip *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2407 */;
	int cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2407 */;
	struct marvell_nfc_timings cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2316 */;
	const struct nand_sdr_timings *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2315 */;
	const struct nand_data_interface *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2309 */;
	struct nand_bbt_descr cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2288 */;
	u8 cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2286 */[];
	struct nand_ecc_ctrl *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2244 */;
	const struct marvell_hw_ecc_layout *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2174 */;
	const struct mtd_ooblayout_ops cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2164 */;
	struct mtd_oob_region *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2125 */;
	bool cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2106 */;
	const struct nand_operation *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2105 */;
	const struct nand_op_parser cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2078 */;
	struct marvell_nfc_op cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2018 */;
	const struct nand_subop *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 2016 */;
	const struct nand_op_instr *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 1639 */;
	struct marvell_nfc_op *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 1637 */;
	const u8 *cocci_id/* drivers/mtd/nand/raw/marvell_nand.c 1502 */;
}
