Design Assistant report for bts_xcvr
Tue Oct 28 13:05:17 2025
Quartus Prime Version 24.2.0 Build 40 06/27/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Signoff) Results - 13 of 84 Rules Failed
  3. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
  4. RES-50001 - Asynchronous Reset Is Not Synchronized
  5. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
  6. CLK-30026 - Missing Clock Assignment
  7. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
  8. TMC-20012 - Missing Output Delay Constraint
  9. TMC-20025 - Ignored or Overridden Constraints
 10. LNT-30023 - Reset Nets with Polarity Conflict
 11. RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain
 12. TMC-20026 - Empty Collection Due To Unmatched Filter
 13. CDC-50101 - Intra-Clock False Path Synchronizer
 14. CLK-30032 - Improper Clock Targets
 15. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 16. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 17. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 18. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 19. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 20. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 21. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 22. CDC-50011 - Combinational Logic Before Synchronizer Chain
 23. CLK-30027 - Multiple Clock Assignments Found
 24. CLK-30028 - Invalid Generated Clock
 25. CLK-30029 - Invalid Clock Assignments
 26. CLK-30030 - PLL Setting Violation
 27. CLK-30033 - Invalid Clock Group Assignment
 28. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 29. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 30. CLK-30042 - Incorrect Clock Group Type
 31. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 32. RES-50003 - Asynchronous Reset with Insufficient Constraints
 33. TMC-20011 - Missing Input Delay Constraint
 34. TMC-20013 - Partial Input Delay
 35. TMC-20014 - Partial Output Delay
 36. TMC-20015 - Inconsistent Min-Max Delay
 37. TMC-20016 - Invalid Reference Pin
 38. TMC-20017 - Loops Detected
 39. TMC-20019 - Partial Multicycle Assignment
 40. TMC-20022 - I/O Delay Assignment Missing Parameters
 41. TMC-20023 - Invalid Set Net Delay Assignment
 42. TMC-20027 - Collection Filter Matching Multiple Types
 43. TMC-30041 - Constraint with Invalid Clock Reference
 44. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 45. CLK-30031 - Input Delay Assigned to Clock
 46. FLP-10000 - Physical RAM with Utilization Below Threshold
 47. TMC-20018 - Unsupported Latches Detected
 48. TMC-20021 - Partial Min-Max Delay Assignment
 49. TMC-20024 - Synchronous Data Delay Assignment
 50. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 51. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 52. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 53. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
 54. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 55. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 56. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 57. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 58. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 59. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
 60. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 61. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
 62. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
 63. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
 64. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
 65. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
 66. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
 67. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 68. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
 69. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
 70. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
 71. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
 72. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
 73. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
 74. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
 75. CDC-50102 - Synchronizer after CDC Topology with Control Signal
 76. FLP-40006 - Pipelining Registers That Might Be Recoverable
 77. RES-50010 - Reset Synchronizer Chains with Constant Output
 78. RES-50101 - Intra-Clock False Path Reset Synchronizer
 79. TMC-20020 - Invalid Multicycle Assignment
 80. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
 81. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
 82. TMC-20552 - User Selected Duplication Candidate was Rejected
 83. TMC-20601 - Registers with High Immediate Fan-Out Tension
 84. TMC-20602 - Registers with High Timing Path Endpoint Tension
 85. TMC-20603 - Registers with High Immediate Fan-Out Span
 86. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 13 of 84 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 432        ; 0      ; synchronizer                                   ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 13         ; 0      ; synchronizer                                   ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 12         ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 1          ; 0      ; sdc                                            ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 1          ; 0      ; synchronizer                                   ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 1          ; 0      ; sdc, system                                    ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 81         ; 0      ; sdc                                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 48         ; 0      ; reset-usage                                    ;
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain                             ; Medium   ; 2          ; 0      ; reset-usage, reset-reachability                ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 2          ; 0      ; sdc                                            ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 432        ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 424        ; 0      ; sdc                                            ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 12         ; 0      ; reset-usage                                    ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	432
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+--------+
; From                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To                                                                                  ; From Clock                                                                                             ; To Clock                 ; Reason                ; Waived ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+--------+
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[25]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                        ; q_sys_u0|ftile_xcvr_test_3|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[28]   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read [+ 22 more]        ; q_sys_u0|ftile_xcvr_test_2|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[31]   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                  ; q_sys_u0|ftile_xcvr_test_1|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[34]   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read [+ 22 more]        ; q_sys_u0|ftile_xcvr_test_0|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more] ; q_sys_u0|ftile_xcvr_test_7|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[16]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more] ; q_sys_u0|ftile_xcvr_test_6|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[19]   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                  ; q_sys_u0|ftile_xcvr_test_5|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[22]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                 ; q_sys_u0|ftile_xcvr_test_4|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[25]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                    ; q_sys_u0|ftile_xcvr_test_11|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[28]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read [+ 22 more]    ; q_sys_u0|ftile_xcvr_test_10|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[31]   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read [+ 22 more]        ; q_sys_u0|ftile_xcvr_test_9|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[34]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                        ; q_sys_u0|ftile_xcvr_test_8|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[9]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_0|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_0|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[0]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[10]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[11]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[12]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[13]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[14]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[15]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[16]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[17]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[18]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[19]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[1]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[20]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[21]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[22]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[23]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[24]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[25]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[26]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[27]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[28]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[29]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[2]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[30]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[31]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[3]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[4]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[5]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[6]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[7]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[8]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                  ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|csr_readdata[9]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                           ; q_sys_u0|ftile_xcvr_test_10|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                           ; q_sys_u0|ftile_xcvr_test_10|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_10|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                           ; q_sys_u0|ftile_xcvr_test_10|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[0]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[10]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[11]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[12]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[13]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[14]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[15]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[16]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[17]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[18]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[19]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[1]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[20]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[21]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[22]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[23]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[24]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[25]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[26]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[27]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[28]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[29]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[2]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[30]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[31]          ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[3]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[4]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[5]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[6]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[7]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[8]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|csr_readdata[9]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12      ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_11|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                           ; q_sys_u0|ftile_xcvr_test_11|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8] ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[19] [+ 22 more]                                                                                          ; q_sys_u0|ftile_xcvr_test_1|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[19] [+ 22 more]                                                                                          ; q_sys_u0|ftile_xcvr_test_1|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[19] [+ 22 more]                                                                                          ; q_sys_u0|ftile_xcvr_test_1|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_1|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_2|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_2|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[15] [+ 21 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_3|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_3|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_3|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_3|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_4|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_4|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_4|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 22 more]                                                                                         ; q_sys_u0|ftile_xcvr_test_4|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[19] [+ 22 more]                                                                                          ; q_sys_u0|ftile_xcvr_test_5|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[19] [+ 22 more]                                                                                          ; q_sys_u0|ftile_xcvr_test_5|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[19] [+ 22 more]                                                                                          ; q_sys_u0|ftile_xcvr_test_5|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_5|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                   ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[20] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                         ; q_sys_u0|ftile_xcvr_test_6|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                         ; q_sys_u0|ftile_xcvr_test_6|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_6|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                         ; q_sys_u0|ftile_xcvr_test_6|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                                       ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8        ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                         ; q_sys_u0|ftile_xcvr_test_7|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                         ; q_sys_u0|ftile_xcvr_test_7|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[13]   q_sys_u0|ftile_xcvr_test_7|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                         ; q_sys_u0|ftile_xcvr_test_7|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 21 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[14]   q_sys_u0|ftile_xcvr_test_8|mm_bridge_0|mm_bridge_0|cmd_address[13] [+ 22 more]                                                                                                ; q_sys_u0|ftile_xcvr_test_8|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[0]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[10]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[11]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[12]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[13]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[14]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[15]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[16]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[17]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[18]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[19]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[1]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[20]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[21]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[22]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[23]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[24]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[25]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[26]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[27]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[28]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[29]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[2]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[30]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[31]           ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[3]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[4]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[5]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[6]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[7]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[8]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 21 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|csr_readdata[9]            ; iopll_u0|iopll_0_outclk1   q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14       ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[4]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[5]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_write   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_agent|hold_waitrequest   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|mm_bridge_0_m0_limiter|has_pending_responses   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_read   q_sys_u0|ftile_xcvr_test_9|mm_bridge_0|mm_bridge_0|cmd_address[14] [+ 22 more]                                                                                ; q_sys_u0|ftile_xcvr_test_9|xcvr_conduit_ctrl_0|xcvr_conduit_ctrl_0|csr_readdata[8]  ; iopll_u0|iopll_0_outclk1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ; iopll_u0|iopll_0_outclk1 ; Asynchronous transfer ;        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	13
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------------------------+--------+
; Reset Source                                                                                                                               ; Reset Source Clock                  ; Register Clock                                                         ; Number of Registers Being Reset ; Sample Register Being Reset                                           ; Waived ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   cpu_1v2_resetn ; Unconstrained domain   internal_clk ; iopll_u0|iopll_0_outclk1                                               ; 35                              ; heart_beat_cnt[26]                                                    ;        ;
; q_sys_u0|ftile_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15  ; 80                              ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_10|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                    ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13 ; 76                              ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_u0|ftile_xcvr_test_11|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                    ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12 ; 75                              ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_u0|ftile_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14  ; 78                              ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13  ; 74                              ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12  ; 73                              ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11  ; 69                              ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_5|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10  ; 76                              ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_6|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9   ; 73                              ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8   ; 77                              ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_8|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15  ; 76                              ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_u0|ftile_xcvr_test_9|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; iopll_u0|iopll_0_outclk1            ; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14  ; 76                              ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------------------------------------------+---------------------------------+-----------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	12
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------------+-----------------------+--------+
; From                                                                ; To                                                                                ; From Clock               ; To Clock                                                               ; Reason                ; Waived ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------------+-----------------------+--------+
; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_0|directphy_f_0|directphy_f_0|tx_clkout|ch15  ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|pulse_1ms ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1 ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_10|directphy_f_0|directphy_f_0|tx_clkout|ch13 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|pulse_1ms ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1 ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_11|directphy_f_0|directphy_f_0|tx_clkout|ch12 ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_1|directphy_f_0|directphy_f_0|tx_clkout|ch14  ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_2|directphy_f_0|directphy_f_0|tx_clkout|ch13  ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_3|directphy_f_0|directphy_f_0|tx_clkout|ch12  ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_4|directphy_f_0|directphy_f_0|tx_clkout|ch11  ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_5|directphy_f_0|directphy_f_0|tx_clkout|ch10  ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_6|directphy_f_0|directphy_f_0|tx_clkout|ch9   ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_7|directphy_f_0|directphy_f_0|tx_clkout|ch8   ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_8|directphy_f_0|directphy_f_0|tx_clkout|ch15  ; Asynchronous transfer ;        ;
; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|pulse_1ms  ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1  ; iopll_u0|iopll_0_outclk1 ; q_sys_u0|ftile_xcvr_test_9|directphy_f_0|directphy_f_0|tx_clkout|ch14  ; Asynchronous transfer ;        ;
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------+
; CLK-30026 - Missing Clock Assignment                                                                                     ;
+----------------+------------------------------------------------------------------------------------------------+--------+
; Clock          ; Reason                                                                                         ; Waived ;
+----------------+------------------------------------------------------------------------------------------------+--------+
; fpga_sgpio_clk ; Node was determined to feed a clock port but was found without an associated clock assignment. ;        ;
+----------------+------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Reset Chain Head                                                                                                                   ; Leading Reset Source                                                                    ; Violating Reset Chain Register                                                                                                                                                                                                                                           ; Uncommon Reset Source                                                                                                                                                                                           ; Waived ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|reset_merged|combout ; q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[0]   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain_out ; q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|reset_merged~cw_ml_mlab/laboutb[13]   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|reset_merged~cw_ml_mlab/laboutb[13] ;        ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                      ;
+-----------+---------------------------------------------+--------+
; Port      ; Reason                                      ; Waived ;
+-----------+---------------------------------------------+--------+
; fpga_sgpo ; No output delay was set on the output port. ;        ;
+-----------+---------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	81
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                            ; Location                                                                ; Reason                                                                                                    ; Waived ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------+
; set_false_path -from [get_clocks {bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk}] -to [get_clocks {*tx_clkout|*}]                                                                                               ; f_tile_soft_reset_ctlr_ip_v1.sdc:269                                    ; Exception is fully overridden                                                                             ;        ;
; set_false_path -to [get_registers {*hdpldadapt_rx_chnl_*~aib_fabric_pld_pma_hclk.reg}]                                                                                                                                                        ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:740 (from IP) ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_false_path -from [get_ports {fpga_sgpio_clk}]                                                                                                                                                                                             ; bts_xcvr.sdc:54                                                         ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_false_path -from [get_ports {fpga_sgpio_sync}]                                                                                                                                                                                            ; bts_xcvr.sdc:56                                                         ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_false_path -to [get_ports {fpga_sgpo}]                                                                                                                                                                                                    ; bts_xcvr.sdc:57                                                         ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_false_path -from [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|din*}] -to [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|dout*}]                                                             ; data_pattern_checker.sdc:16                                             ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_false_path -to [get_registers {bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|*|din_s1}]                                                                             ; f_tile_soft_reset_ctlr_ip_v1.sdc:24                                     ; Exception is fully overridden                                                                             ;        ;
; set_false_path -to [get_registers {bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|*|din_s1}]                                                                             ; f_tile_soft_reset_ctlr_ip_v1.sdc:24                                     ; Exception is fully overridden                                                                             ;        ;
; set_false_path -to [get_registers {bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|*|din_s1}]                                                                             ; f_tile_soft_reset_ctlr_ip_v1.sdc:24                                     ; Exception is fully overridden                                                                             ;        ;
; set_false_path -from [get_keepers -no_duplicates {*|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|*dp_sip_*x_reset_control_select_inst[*]|dreg[*]}] -to [get_keepers -no_duplicates {*|hdpldadapt_*x_chnl_*~pld_*x_clk*_*.reg}] ; f_tile_soft_reset_ctlr_ip_v1.sdc:312                                    ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_max_delay -from [get_registers {*alt_hiconnect_clock_crosser:*|in_data_buffer*}] -to [get_registers {*alt_hiconnect_clock_crosser:*|out_data_buffer*}] 100.000                                                                            ; alt_hiconnect_handshake_clock_crosser.sdc:53 (from IP)                  ; Exception is fully overridden                                                                             ;        ;
; set_false_path -from [get_clocks {bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk}] -to [get_clocks {*rx_clkout|*}]                                                                                               ; f_tile_soft_reset_ctlr_ip_v1.sdc:273                                    ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -from [get_registers {*alt_hiconnect_clock_crosser:*|in_data_buffer*}] -to [get_registers {*alt_hiconnect_clock_crosser:*|out_data_buffer*}] -100.000                                                                           ; alt_hiconnect_handshake_clock_crosser.sdc:54 (from IP)                  ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -from [get_registers {*alt_hiconnect_clock_crosser:*}] -to [get_registers {*alt_hiconnect_clock_crosser:*|altera_std_synchronizer:*|din_s1}] 100.000                                                                            ; alt_hiconnect_handshake_clock_crosser.sdc:57 (from IP)                  ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -from [get_registers {*alt_hiconnect_clock_crosser:*}] -to [get_registers {*alt_hiconnect_clock_crosser:*|altera_std_synchronizer:*|din_s1}] -100.000                                                                           ; alt_hiconnect_handshake_clock_crosser.sdc:58 (from IP)                  ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_0|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_0|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_1|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_false_path -from [get_clocks {bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk}] -to [get_clocks {*tx_clkout|*}]                                                                                               ; f_tile_soft_reset_ctlr_ip_v1.sdc:269                                    ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_1|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                        ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                       ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_10|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                           ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_10|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                          ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                        ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                       ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_11|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                           ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_11|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                          ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_false_path -from [get_clocks {bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk}] -to [get_clocks {*rx_clkout|*}]                                                                                               ; f_tile_soft_reset_ctlr_ip_v1.sdc:273                                    ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_2|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_2|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_3|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_3|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_4|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_false_path -from [get_clocks {bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk}] -to [get_clocks {*tx_clkout|*}]                                                                                               ; f_tile_soft_reset_ctlr_ip_v1.sdc:269                                    ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_4|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_5|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_5|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_6|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_6|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_false_path -from [get_clocks {bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk}] -to [get_clocks {*rx_clkout|*}]                                                                                               ; f_tile_soft_reset_ctlr_ip_v1.sdc:273                                    ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_7|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_7|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_8|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_8|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                         ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller_001|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                        ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_9|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                            ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_false_path -through [get_pins {iopll_u0|iopll_0|tennm_pll|dprio_rst_n}]                                                                                                                                                                   ; iopll_altera_iopll_1931_cj6yqyq.sdc:177 (from IP)                       ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|ftile_xcvr_test_9|rst_controller_002|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                           ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_max_delay -to [get_registers {q_sys_u0|rst_controller|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] 100.000                                                                                                                  ; altera_reset_controller.sdc:31 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_min_delay -to [get_registers {q_sys_u0|rst_controller|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}] -100.000                                                                                                                 ; altera_reset_controller.sdc:32 (from IP)                                ; Exception is fully overridden                                                                             ;        ;
; set_clock_groups -asynchronous -group [get_clocks {internal_clk}]                                                                                                                                                                             ; altera_s10_user_rst_clkgate_fm.sdc:30 (from IP)                         ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]                                                                                                                                                                      ; bts_xcvr.sdc:44                                                         ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_clock_groups -asynchronous -group [get_clocks {refclk_fgt13Ach4_p}]                                                                                                                                                                       ; bts_xcvr.sdc:46                                                         ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_clock_groups -asynchronous -group [get_clocks {refclk_fgt13Cch4_p}]                                                                                                                                                                       ; bts_xcvr.sdc:47                                                         ; Exception is invalid (covers no paths)                                                                    ;        ;
; set_false_path -from [get_ports {fpga_sgpi}]                                                                                                                                                                                                  ; bts_xcvr.sdc:55                                                         ; Exception contains errors and will not be analyzed. Run report_exceptions for the more detailed analysis. ;        ;
; set_clock_groups -asynchronous -group [get_clocks {clk_sys_100m_p}]                                                                                                                                                                           ; bts_xcvr.sdc:45                                                         ; Exception contains errors and will not be analyzed. Run report_exceptions for the more detailed analysis. ;        ;
; create_clock -name {clk_sys_100m_p} -period 10.000 -waveform { 0.000 5.000 } [get_ports {clk_sys_100m_p}]                                                                                                                                     ; bts_xcvr.sdc:7                                                          ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly.     ;        ;
; set_false_path -from [get_registers {*hdpldadapt_rx_chnl_*~aib_fabric_pld_pma_hclk.reg}] -to [get_registers {*hdpldadapt_tx_chnl_*~aib_fabric_pma_aib_tx_clk.reg}]                                                                            ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:728 (from IP) ; Exception is invalid (covers no paths)                                                                    ;        ;
; create_generated_clock -name {clk_sys_50m} -source [get_ports {clk_sys_100m_p}] -divide_by 2 [get_pins {iopll_u0|iopll_0|tennm_pll|outclk[2]}]                                                                                                ; bts_xcvr.sdc:13                                                         ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly.     ;        ;
; create_generated_clock -name {clk_sys_100m} -source [get_ports {clk_sys_100m_p}] [get_pins {iopll_u0|iopll_0|tennm_pll|outclk[1]}]                                                                                                            ; bts_xcvr.sdc:14                                                         ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly.     ;        ;
; set_false_path -from [get_registers {*hdpldadapt_rx_chnl_*~aib_fabric_pld_pma_hclk.reg}] -to [get_registers {*hdpldadapt_rx_chnl_*~pld_rx_clk1_dcm.reg}]                                                                                      ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:732 (from IP) ; Exception is invalid (covers no paths)                                                                    ;        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	48
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------+
; Driver                                                                                                                                ; Non-Inverted Signal                                                                                                                      ; Number of Non-Inverted Signals ; Inverted Signal                                                                                                                           ; Number of Inverted Signals ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------+
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[2][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[2][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[2][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[11][0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[11][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[11][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[0][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[0][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[0][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[6][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[6][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[6][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[12][0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[12][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[12][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[1][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[1][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[1][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[7][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[7][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[7][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[13][0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[13][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[13][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[2][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[2][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[2][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[8][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[8][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[8][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[14][0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[14][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[14][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[8][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[8][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[8][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[3][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[3][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[3][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[9][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[9][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[9][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[15][0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[15][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[15][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[4][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[4][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[4][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[10][0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[10][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[10][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[5][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[5][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[5][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[11][0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[11][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[11][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[0][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[0][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[0][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[6][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[6][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[6][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[12][0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[12][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[12][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[14][0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[14][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[14][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[1][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[1][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[1][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[7][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[7][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[7][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[13][0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[13][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[13][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[2][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[2][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[2][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[8][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[8][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[8][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[14][0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[14][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[14][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[3][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[3][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[3][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[9][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[9][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[9][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[15][0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[15][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[15][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[4][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[4][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[4][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[3][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[3][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[3][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[10][0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[10][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[10][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[5][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[5][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[5][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[11][0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[11][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[11][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[0][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[0][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[0][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[6][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[6][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[6][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[12][0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[12][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[12][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[1][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[1][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[1][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[7][0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[7][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[7][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[13][0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[13][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[13][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[9][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[9][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[9][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[15][0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[15][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[15][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[4][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[4][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[4][11]|SCLR  ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[10][0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[10][3]|SCLR ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[10][11]|SCLR ; 1                          ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_avvm_state[5][0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[5][3]|SCLR  ; 1                              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m32_writedata[5][11]|SCLR  ; 1                          ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Reset Clock Domain       ; Number of Reset Chains ; Reset Chain Register Heads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Reset Sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Waived ;
+--------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; iopll_u0|iopll_0_outclk0 ; 55                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1   q_sys_u0|ftile_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_10|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_11|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_5|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_6|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_8|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_9|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__avmm2_6|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__avmm2_7|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__avmm2_4|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x1_y330_n0__avmm2_5|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__avmm2_8|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__avmm2_9|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__avmm2_10|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x1_y166_n0__avmm2_11|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__avmm2_8|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__avmm2_9|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__avmm2_10|ai_arb_01.av2_ai_inst|u_reset|din_s1   bts_xcvr_auto_tiles|z1577b_x390_y2_n0__avmm2_11|ai_arb_01.av2_ai_inst|u_reset|din_s1   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|has_mgmt.debug_reset_synchronizer|dreg[6]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser_001|clock_xer|internal_in_sclr   cpu_1v2_resetn ;        ;
; iopll_u0|iopll_0_outclk1 ; 51                     ; q_sys_u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_6|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_7|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_11|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_10|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_2|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_5|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_8|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_9|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_10|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_11|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_5|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_6|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_8|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_9|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser|clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser_001|clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1                                          ; q_sys_u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser|clock_xer|internal_in_sclr   q_sys_u0|ftile_xcvr_test_0|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_1|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_10|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_11|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_2|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_3|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_4|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_5|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_6|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_7|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_8|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|ftile_xcvr_test_9|mm_interconnect_0|crosser_001|clock_xer|internal_out_sclr   q_sys_u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n   cpu_1v2_resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
+--------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                             ;
+-------------------------+-----------------------------+-----------------+--------+
; Empty Collection Filter ; SDC Command                 ; Location        ; Waived ;
+-------------------------+-----------------------------+-----------------+--------+
; clk_sys_100m_p          ; get_clocks {clk_sys_100m_p} ; bts_xcvr.sdc:45 ;        ;
; fpga_sgpi               ; get_ports {fpga_sgpi}       ; bts_xcvr.sdc:55 ;        ;
+-------------------------+-----------------------------+-----------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	432
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------+
; From                                                                                                                                                      ; To                                                                                                                                                                                  ; From/To Clock                                                               ; Waived ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------+
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[0].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[10].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[11].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[12].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[13].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[14].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[15].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[1].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[2].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[3].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[8].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[9].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[0]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[10]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[11]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[12]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[13]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[14]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[15]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[1]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[2]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[3]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[8]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[9]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[0]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[10]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[11]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[12]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[13]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[14]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[15]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[1]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[2]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[3]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[8]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[9]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[0]            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[10]           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[11]           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[12]           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[13]           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[14]           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[15]           ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[1]            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[2]            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[3]            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[8]            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[9]            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[0]                  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[10]                 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[11]                 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[12]                 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[13]                 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[14]                 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[15]                 ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[1]                  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[2]                  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[3]                  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[8]                  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[9]                  ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[12]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[15]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[18]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[21]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[36]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[39]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[42]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[45]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[48]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[51]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[54]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[57]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[0]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[10]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[11]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[12]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[13]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[14]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[15]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[1]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[2]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[3]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[8]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[9]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[0]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[10]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[11]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[12]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[13]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[14]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[15]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[1]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[2]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[3]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[8]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[9]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[0]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[10]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[11]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[12]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[13]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[14]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[15]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[1]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[2]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[3]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[8]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[9]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[0]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[10]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[11]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[12]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[13]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[14]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[15]                       ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[1]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[2]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[3]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[8]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[9]                        ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[0]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[10]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[11]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[12]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[13]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[14]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[15]                   ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[1]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[2]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[3]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[8]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[9]                    ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[0]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[10]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[11]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[12]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[13]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[14]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[15]               ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[1]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[2]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[3]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[8]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[9]                ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y166_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[10].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[11].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[12].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[13].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[14].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[15].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[4].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[5].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[6].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[7].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[8].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[9].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[10]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[11]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[12]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[13]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[14]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[15]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[4]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[5]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[6]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[7]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[8]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[9]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[10]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[11]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[12]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[13]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[14]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[15]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[4]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[5]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[6]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[7]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[8]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[9]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[10]           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[11]           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[12]           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[13]           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[14]           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[15]           ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[4]            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[5]            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[6]            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[7]            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[8]            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[9]            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[10]                 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[11]                 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[12]                 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[13]                 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[14]                 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[15]                 ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[4]                  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[5]                  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[6]                  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[7]                  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[8]                  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[9]                  ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[24]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[27]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[30]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[33]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[36]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[39]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[42]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[45]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[48]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[51]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[54]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[57]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[10]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[11]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[12]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[13]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[14]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[15]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[4]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[5]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[6]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[7]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[8]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[9]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[10]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[11]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[12]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[13]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[14]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[15]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[4]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[5]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[6]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[7]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[8]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[9]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[10]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[11]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[12]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[13]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[14]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[15]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[4]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[5]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[6]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[7]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[8]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[9]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[10]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[11]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[12]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[13]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[14]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[15]                       ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[4]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[5]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[6]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[7]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[8]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[9]                        ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[10]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[11]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[12]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[13]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[14]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[15]                   ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[4]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[5]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[6]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[7]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[8]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[9]                    ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[10]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[11]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[12]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[13]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[14]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[15]               ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[4]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[4].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[5]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[5].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[6]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[6].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[7]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[7].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[8]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[9]                ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x1_y330_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[0].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[10].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[11].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[12].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[13].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[14].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[15].sclr_in_inst|din_s1                          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[1].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[2].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[3].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[8].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|sclr_sync_inst|dreg[0]                                            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_sclr_avmm[9].sclr_in_inst|din_s1                           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[0]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[10]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[11]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[12]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[13]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[14]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[15]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_octl_pcs_rxstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[1]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[2]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[3]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[8]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_rxstatus_inst[9]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_octl_pcs_rxstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[0]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[10]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[11]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[12]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[13]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[14]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[15]|dreg[0] ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_octl_pcs_txstatus_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[1]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[2]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[3]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[8]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl_sync|ux_octl_pcs_txstatus_inst[9]|dreg[0]  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_octl_pcs_txstatus_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[0]            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[10]           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[11]           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[12]           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[13]           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[14]           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[15]           ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].m20_fsm_flux_pause_wait_done_inst|din_s1 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[1]            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[2]            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[3]            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[8]            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20_fsm_flux_pause_wait_done[9]            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].m20_fsm_flux_pause_wait_done_inst|din_s1  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[0]                  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[10]                 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[11]                 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[12]                 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[13]                 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[14]                 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[15]                 ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].m20k_fsm_iflux_ingress_inst|din_s1       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[1]                  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[2]                  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[3]                  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[8]                  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|m20k_fsm_iflux_ingress[9]                  ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].m20k_fsm_iflux_ingress_inst|din_s1        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[12]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[15]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[18]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[21]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[36]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[39]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_reset_state_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[42]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[45]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[48]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[51]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[54]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|rx_lane_current_state_r[57]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_reset_state_inst|din_s1            ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[0]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[10]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[11]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[12]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[13]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[14]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[15]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[1]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[2]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[3]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[8]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_ack[9]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[0]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[10]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[11]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[12]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[13]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[14]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[15]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[1]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[2]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[3]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[8]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_r[9]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[0]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[10]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[11]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[12]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[13]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[14]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[15]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_rx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[1]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[2]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[3]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[8]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_rx_pstate_write_sel_r[9]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_rx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[0]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[10]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[11]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[12]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[13]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[14]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[15]                       ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_ack_inst|din_s1             ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[1]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[2]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[3]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[8]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_ack[9]                        ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_ack_inst|din_s1              ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[0]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[10]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[11]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[12]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[13]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[14]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[15]                   ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_write_r_inst|din_s1         ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[1]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[2]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[3]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[8]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_r[9]                    ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_write_r_inst|din_s1          ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[0]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[0].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[10]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[10].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[11]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[11].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[12]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[12].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[13]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[13].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[14]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[14].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[15]               ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[15].ux_tx_pstate_write_sel_r_inst|din_s1     ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[1]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[1].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[2]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[2].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[3]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[3].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[8]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[8].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|ux_tx_pstate_write_sel_r[9]                ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller|x_f_tile_soft_reset_ctlr_sip_v1|x_ftile_reset|rst_ctrl|gen_block_m20k_avmm_fsm[9].ux_tx_pstate_write_sel_r_inst|din_s1      ; bts_xcvr_auto_tiles|z1577b_x390_y2_n0__reset_controller_src_divided_osc_clk ;        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	424
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------+--------+
; Assignment                                                                                                         ; Reason                                                 ; Location                                                                ; Waived ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------+--------+
; [get_pins {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2]}] ; Target contains node other than top level input ports. ; q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sdc:24 (from IP)            ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch14_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch11_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch13_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch8_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch9_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch13_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch10_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch13_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch11_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch12_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch12_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch0_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch6_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch12_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch12_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch18_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch1_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch7_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch13_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch13_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch12_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch19_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch2_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch14_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch13_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch3_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_pins {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2]}] ; Target contains node other than top level input ports. ; q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sdc:24 (from IP)            ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch15_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch4_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch14_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch16_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch5_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch13_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch15_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch17_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch13_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch12_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch13_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch12_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch13_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch12_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch14_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch12_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch15_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch12_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch11_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch11_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch15_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch11_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch0_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch6_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch18_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch1_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch10_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch7_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch19_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch2_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch8_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch3_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch9_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch8_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch4_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch10_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch16_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch5_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch10_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch9_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch11_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch17_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch10_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch10_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch2_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch7_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch9_ref}]                     ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch11_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch17_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch19_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch23_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch20_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch2_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch0_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch3_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch8_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9_ref}]                         ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch6_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch9_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch12_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch20_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch18_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch21_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch3_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch1_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch4_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch9_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch9_ref}]                     ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch7_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch10_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch13_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch16_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch21_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch19_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch22_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch4_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch2_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch5_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch9_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch10_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch8_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch11_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch16_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch14_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch17_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch22_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch20_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch23_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch5_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch8_ref}]                     ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch3_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch11_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch9_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch17_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch15_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch23_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch21_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch0_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch4_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch6_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch8_ref}]                         ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch10_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch12_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch16_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch18_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch22_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch1_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch5_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch7_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch11_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch13_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch8_ref}]                     ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch17_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch19_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_tx_user_ch23_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch2_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch8_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch14_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch20_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch3_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch9_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch15_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y330_n0|z1577b~aib_hssi_rx_transfer_clk_ch8_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch21_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch4_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch10_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch16_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch22_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch15_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch15_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch15_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch15_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch14_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch14_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch15_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|z1577b~aib_hssi_rx_transfer_clk_ch14_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_ports {clk_sys_100m_p}]                                                                                       ; Target already has clock assigned.                     ; bts_xcvr.sdc:7                                                          ;        ;
; [get_pins {bts_xcvr_auto_tiles|z1577b_x390_y2_n0|hdpldadapt_tx_chnl_4|pld_fpll_shared_direct_async_out_hioint[2]}] ; Target contains node other than top level input ports. ; q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sdc:24 (from IP)            ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch0_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch5_ref}]                 ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch6_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch11_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch17_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch18_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pma_clkdiv_rx_user_ch23_ref}]                ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch15_ref}]                       ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch1_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch0_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch7_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch6_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch19_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch18_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch2_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch1_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch8_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch7_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch14_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch3_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch19_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch9_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch2_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch8_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch4_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch10_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch20_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch16_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch3_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch14_ref}]                        ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch0_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch5_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch9_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch6_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch11_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_rx_transfer_clk_ch17_ref}]                       ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch21_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch18_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch0_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch4_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch14_ref}]                    ; Target contains node other than top level input ports. ; ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc:516 (from IP) ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch1_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch6_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch10_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch7_ref}]                         ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch16_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch18_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch22_ref}]                    ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pma_aib_tx_clk_ch19_ref}]                        ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_tx_clk_out_ch1_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
; [get_nodes {bts_xcvr_auto_tiles|z1577b_x1_y166_n0|z1577b~aib_hssi_pld_pcs_rx_clk_out_ch5_ref}]                     ; Target contains node other than top level input ports. ; ftileb_ag_v0.sdc:80                                                     ;        ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	12
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver                                                             ; Asynchronous Reset Signal ; Synchronous Reset Signal                                                   ; Clock Enable Signal                                                   ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+--------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_u0|ftile_xcvr_test_10|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 40                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_6|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 37                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_5|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 40                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_4|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 33                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_1|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 42                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_0|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 44                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_3|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 37                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_u0|ftile_xcvr_test_11|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 39                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_2|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 38                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_7|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 41                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_9|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 40                                  ; 32                             ;        ;
; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_u0|ftile_xcvr_test_8|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 40                                  ; 32                             ;        ;
+--------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


