#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 27 20:37:00 2017
# Process ID: 1488
# Current directory: Z:/Documents/workspace/zysh101/src/tcl/testphasegen
# Command line: vivado.exe -mode tcl -source ../v1.test.phasegen.tcl
# Log file: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/vivado.log
# Journal file: Z:/Documents/workspace/zysh101/src/tcl/testphasegen\vivado.jou
#-----------------------------------------------------------
source ../v1.test.phasegen.tcl
# create_project test_phasegen test_phasegen -part xc7z010clg225-1
# create_bd_design "test_phasegen_1"
Wrote  : <Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/test_phasegen_1.bd> 
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
# set_property -dict [list     \
#     CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF}  \
#     CONFIG.PCW_FCLK_CLK1_BUF {FALSE}  \
#     CONFIG.PCW_FCLK_CLK2_BUF {FALSE}  \
#     CONFIG.PCW_FCLK_CLK3_BUF {TRUE}  \
#     CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15}  \
#     CONFIG.PCW_UIPARAM_DDR_T_RC {48.91}  \
#     CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0}  \
#     CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {81.244}  \
#     CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {57.044}  \
#     CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {520}  \
#     CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {700}  \
#     CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {77.166}  \
#     CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {53.995}  \
#     CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {550}  \
#     CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {780}  \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {86.1835}  \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {86.1835}  \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {86.1835}  \
#     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {86.1835}  \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.005}  \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.029}  \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.434}  \
#     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.614}  \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.082}  \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.070}  \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.318}  \
#     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.433}  \
#     CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667}  \
#     CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115}  \
#     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}  \
#     CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100}  \
#     CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200}  \
#     CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {12.288}  \
#     CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000}  \
#     CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000}  \
#     CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000}  \
#     CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000}  \
#     CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000}  \
#     CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000}  \
#     CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000}  \
#     CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {12.280701}  \
#     CONFIG.PCW_CLK0_FREQ {100000000}  \
#     CONFIG.PCW_CLK1_FREQ {10000000}  \
#     CONFIG.PCW_CLK2_FREQ {10000000}  \
#     CONFIG.PCW_CLK3_FREQ {12280701}  \
#     CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {7}  \
#     CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {14}  \
#     CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {14}  \
#     CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1}  \
#     CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {7}  \
#     CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1}  \
#     CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1}  \
#     CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {19}  \
#     CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2}  \
#     CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {6}  \
#     CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15}  \
#     CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7}  \
#     CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {7}  \
#     CONFIG.PCW_IOPLL_CTRL_FBDIV {42}  \
#     CONFIG.PCW_IO_IO_PLL_FREQMHZ {1400.000}  \
#     CONFIG.PCW_SDIO_PERIPHERAL_VALID {1}  \
#     CONFIG.PCW_SPI_PERIPHERAL_VALID {0}  \
#     CONFIG.PCW_UART_PERIPHERAL_VALID {1}  \
#     CONFIG.PCW_EN_EMIO_GPIO {1}  \
#     CONFIG.PCW_EN_EMIO_I2C0 {1}  \
#     CONFIG.PCW_EN_EMIO_PJTAG {0}  \
#     CONFIG.PCW_EN_EMIO_SDIO0 {0}  \
#     CONFIG.PCW_EN_EMIO_CD_SDIO0 {0}  \
#     CONFIG.PCW_EN_EMIO_WP_SDIO0 {0}  \
#     CONFIG.PCW_EN_EMIO_SPI0 {0}  \
#     CONFIG.PCW_EN_EMIO_SPI1 {0}  \
#     CONFIG.PCW_EN_EMIO_UART0 {0}  \
#     CONFIG.PCW_EN_EMIO_TTC0 {1}  \
#     CONFIG.PCW_EN_EMIO_TTC1 {0}  \
#     CONFIG.PCW_USE_M_AXI_GP0 {1}  \
#     CONFIG.PCW_USE_M_AXI_GP1 {0}  \
#     CONFIG.PCW_USE_S_AXI_HP0 {0}  \
#     CONFIG.PCW_USE_S_AXI_HP1 {0}  \
#     CONFIG.PCW_USE_DMA0 {0}  \
#     CONFIG.PCW_USE_DMA1 {0}  \
#     CONFIG.PCW_FTM_CTI_IN0 {<Select>}  \
#     CONFIG.PCW_FTM_CTI_IN1 {<Select>}  \
#     CONFIG.PCW_FTM_CTI_IN2 {<Select>}  \
#     CONFIG.PCW_FTM_CTI_IN3 {<Select>}  \
#     CONFIG.PCW_FTM_CTI_OUT0 {<Select>}  \
#     CONFIG.PCW_FTM_CTI_OUT1 {<Select>}  \
#     CONFIG.PCW_FTM_CTI_OUT2 {<Select>}  \
#     CONFIG.PCW_FTM_CTI_OUT3 {<Select>}  \
#     CONFIG.PCW_USE_FABRIC_INTERRUPT {1}  \
#     CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {24}  \
#     CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32}  \
#     CONFIG.PCW_EN_QSPI {1}  \
#     CONFIG.PCW_EN_GPIO {1}  \
#     CONFIG.PCW_EN_I2C0 {1}  \
#     CONFIG.PCW_EN_I2C1 {1}  \
#     CONFIG.PCW_EN_SDIO0 {0}  \
#     CONFIG.PCW_EN_SDIO1 {1}  \
#     CONFIG.PCW_EN_SPI0 {0}  \
#     CONFIG.PCW_EN_SPI1 {0}  \
#     CONFIG.PCW_EN_UART0 {0}  \
#     CONFIG.PCW_EN_UART1 {1}  \
#     CONFIG.PCW_EN_TTC0 {1}  \
#     CONFIG.PCW_EN_TTC1 {0}  \
#     CONFIG.PCW_EN_USB0 {1}  \
#     CONFIG.PCW_DQ_WIDTH {16}  \
#     CONFIG.PCW_DQS_WIDTH {2}  \
#     CONFIG.PCW_DM_WIDTH {2}  \
#     CONFIG.PCW_MIO_PRIMITIVE {32}  \
#     CONFIG.PCW_EN_CLK1_PORT {0}  \
#     CONFIG.PCW_EN_CLK2_PORT {0}  \
#     CONFIG.PCW_EN_CLK3_PORT {1}  \
#     CONFIG.PCW_IRQ_F2P_INTR {1}  \
#     CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0}  \
#     CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)}  \
#     CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit}  \
#     CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}  \
#     CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits}  \
#     CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits}  \
#     CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1}  \
#     CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6}  \
#     CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}  \
#     CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6}  \
#     CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0}  \
#     CONFIG.PCW_SD0_SD0_IO {<Select>}  \
#     CONFIG.PCW_SD0_GRP_CD_ENABLE {0}  \
#     CONFIG.PCW_SD0_GRP_CD_IO {<Select>}  \
#     CONFIG.PCW_SD0_GRP_WP_ENABLE {0}  \
#     CONFIG.PCW_SD0_GRP_WP_IO {<Select>}  \
#     CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1}  \
#     CONFIG.PCW_SD1_SD1_IO {MIO 10 .. 15}  \
#     CONFIG.PCW_SD1_GRP_CD_ENABLE {1}  \
#     CONFIG.PCW_SD1_GRP_CD_IO {MIO 0}  \
#     CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0}  \
#     CONFIG.PCW_UART0_UART0_IO {<Select>}  \
#     CONFIG.PCW_UART0_GRP_FULL_ENABLE {0}  \
#     CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}  \
#     CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9}  \
#     CONFIG.PCW_UART1_GRP_FULL_ENABLE {0}  \
#     CONFIG.PCW_SPI0_SPI0_IO {<Select>}  \
#     CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0}  \
#     CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>}  \
#     CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0}  \
#     CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>}  \
#     CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0}  \
#     CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>}  \
#     CONFIG.PCW_SPI1_SPI1_IO {<Select>}  \
#     CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0}  \
#     CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>}  \
#     CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0}  \
#     CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>}  \
#     CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0}  \
#     CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>}  \
#     CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1}  \
#     CONFIG.PCW_TTC0_TTC0_IO {EMIO}  \
#     CONFIG.PCW_TTC1_TTC1_IO {<Select>}  \
#     CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1}  \
#     CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39}  \
#     CONFIG.PCW_USB_RESET_ENABLE {1}  \
#     CONFIG.PCW_USB_RESET_SELECT {Share reset pin}  \
#     CONFIG.PCW_USB0_RESET_ENABLE {1}  \
#     CONFIG.PCW_USB0_RESET_IO {MIO 7}  \
#     CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}  \
#     CONFIG.PCW_I2C0_I2C0_IO {EMIO}  \
#     CONFIG.PCW_I2C0_GRP_INT_ENABLE {1}  \
#     CONFIG.PCW_I2C0_GRP_INT_IO {EMIO}  \
#     CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}  \
#     CONFIG.PCW_I2C1_I2C1_IO {MIO 48 .. 49}  \
#     CONFIG.PCW_I2C1_GRP_INT_ENABLE {1}  \
#     CONFIG.PCW_I2C1_GRP_INT_IO {EMIO}  \
#     CONFIG.PCW_I2C_RESET_ENABLE {0}  \
#     CONFIG.PCW_I2C_RESET_SELECT {<Select>}  \
#     CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1}  \
#     CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO}  \
#     CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}  \
#     CONFIG.PCW_GPIO_EMIO_GPIO_IO {24}  \
#     CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL}  \
#     CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL}  \
#     CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL}  \
#     CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL}  \
#     CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL}  \
#     CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {External}  \
#     CONFIG.PCW_MIO_0_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_0_DIRECTION {in}  \
#     CONFIG.PCW_MIO_0_SLEW {slow}  \
#     CONFIG.PCW_MIO_1_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_1_DIRECTION {out}  \
#     CONFIG.PCW_MIO_1_SLEW {slow}  \
#     CONFIG.PCW_MIO_2_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_2_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_2_SLEW {slow}  \
#     CONFIG.PCW_MIO_3_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_3_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_3_SLEW {slow}  \
#     CONFIG.PCW_MIO_4_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_4_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_4_SLEW {slow}  \
#     CONFIG.PCW_MIO_5_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_5_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_5_SLEW {slow}  \
#     CONFIG.PCW_MIO_6_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_6_DIRECTION {out}  \
#     CONFIG.PCW_MIO_6_SLEW {slow}  \
#     CONFIG.PCW_MIO_7_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_7_DIRECTION {out}  \
#     CONFIG.PCW_MIO_7_SLEW {slow}  \
#     CONFIG.PCW_MIO_8_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_8_DIRECTION {out}  \
#     CONFIG.PCW_MIO_8_SLEW {slow}  \
#     CONFIG.PCW_MIO_9_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_9_DIRECTION {in}  \
#     CONFIG.PCW_MIO_9_SLEW {slow}  \
#     CONFIG.PCW_MIO_10_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_10_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_10_SLEW {slow}  \
#     CONFIG.PCW_MIO_11_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_11_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_11_SLEW {slow}  \
#     CONFIG.PCW_MIO_12_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_12_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_12_SLEW {slow}  \
#     CONFIG.PCW_MIO_13_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_13_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_13_SLEW {slow}  \
#     CONFIG.PCW_MIO_14_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_14_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_14_SLEW {slow}  \
#     CONFIG.PCW_MIO_15_PULLUP {disabled}  \
#     CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_15_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_15_SLEW {slow}  \
#     CONFIG.PCW_MIO_28_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_28_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_28_SLEW {slow}  \
#     CONFIG.PCW_MIO_29_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_29_DIRECTION {in}  \
#     CONFIG.PCW_MIO_29_SLEW {slow}  \
#     CONFIG.PCW_MIO_30_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_30_DIRECTION {out}  \
#     CONFIG.PCW_MIO_30_SLEW {slow}  \
#     CONFIG.PCW_MIO_31_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_31_DIRECTION {in}  \
#     CONFIG.PCW_MIO_31_SLEW {slow}  \
#     CONFIG.PCW_MIO_32_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_32_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_32_SLEW {slow}  \
#     CONFIG.PCW_MIO_33_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_33_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_33_SLEW {slow}  \
#     CONFIG.PCW_MIO_34_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_34_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_34_SLEW {slow}  \
#     CONFIG.PCW_MIO_35_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_35_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_35_SLEW {slow}  \
#     CONFIG.PCW_MIO_36_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_36_DIRECTION {in}  \
#     CONFIG.PCW_MIO_36_SLEW {slow}  \
#     CONFIG.PCW_MIO_37_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_37_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_37_SLEW {slow}  \
#     CONFIG.PCW_MIO_38_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_38_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_38_SLEW {slow}  \
#     CONFIG.PCW_MIO_39_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_39_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_39_SLEW {slow}  \
#     CONFIG.PCW_MIO_48_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_48_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_48_SLEW {slow}  \
#     CONFIG.PCW_MIO_49_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_49_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_49_SLEW {slow}  \
#     CONFIG.PCW_MIO_52_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_52_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_52_SLEW {slow}  \
#     CONFIG.PCW_MIO_53_PULLUP {enabled}  \
#     CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 3.3V}  \
#     CONFIG.PCW_MIO_53_DIRECTION {inout}  \
#     CONFIG.PCW_MIO_53_SLEW {slow}  \
#     CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NONE}  \
#     CONFIG.PCW_MIO_TREE_PERIPHERALS {SD 1#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#UART 1#UART 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#I2C 1#I2C 1#Unbonded#Unbonded#GPIO#GPIO}  \
#     CONFIG.PCW_MIO_TREE_SIGNALS {cd#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#reset#tx#rx#data[0]#cmd#clk#data[1]#data[2]#data[3]#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#scl#sda#Unbonded#Unbonded#gpio[52]#gpio[53]}  \
#     CONFIG.PCW_FPGA_FCLK1_ENABLE {0}  \
#     CONFIG.PCW_FPGA_FCLK2_ENABLE {0}  \
#     CONFIG.PCW_FPGA_FCLK3_ENABLE {0}  \
#     CONFIG.PCW_PACKAGE_NAME {clg225}  \
#   ] [get_bd_cells processing_system7_0]
# endgroup
# startgroup
# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_phasegen_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_phasegen_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
# apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
# set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} \
# CONFIG.Enable_B {Use_ENB_Pin} \
# CONFIG.Use_RSTB_Pin {true} \
# CONFIG.Port_B_Clock {100} \
# CONFIG.Port_B_Write_Rate {50} \
# CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells axi_bram_ctrl_0_bram]
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" \
# intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
# set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
# set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_phasegen_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_phasegen_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells axi_bram_ctrl_0_bram]
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_phasegen_1_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_phasegen_1_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
# apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
# set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} \
# CONFIG.Enable_B {Use_ENB_Pin} \
# CONFIG.Use_RSTB_Pin {true} \
# CONFIG.Port_B_Clock {100} \
# CONFIG.Port_B_Write_Rate {50} \
# CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells axi_bram_ctrl_1_bram]
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" \
# intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x42000000 [ 8K ]>
# set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
# set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_phasegen_1_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_phasegen_1_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells axi_bram_ctrl_1_bram]
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/axi_bram_ctrl_0/S_AXI" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins jtag_axi_0/M_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </jtag_axi_0/Data> at <0x40000000 [ 4K ]>
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </jtag_axi_0/Data> at <0x42000000 [ 4K ]>
# endgroup
# set_property  ip_repo_paths  {../../../iplib/} [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Documents/workspace/zysh101/iplib'.
# create_bd_cell -type ip -vlnv xilinx.com:hls:phasegen:1.0 phasegen_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /phasegen_0/outval_V. Setting parameter on /phasegen_0/outval_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /phasegen_0/outval_V. Setting parameter on /phasegen_0/outval_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /phasegen_0/outval_V. Setting parameter on /phasegen_0/outval_V failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /phasegen_0/outval_V. Setting parameter on /phasegen_0/outval_V failed
# create_bd_cell -type ip -vlnv xilinx.com:hls:phasedevnull:1.0 phasedevnull_0
# apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_0_bram" }  [get_bd_intf_pins phasegen_0/params_V_PORTA]
# apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_1_bram" }  [get_bd_intf_pins phasedevnull_0/params_V_PORTA]
# connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins phasedevnull_0/ap_clk]
# connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins phasegen_0/ap_clk]
# connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins phasedevnull_0/ap_rst_n]
# connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins phasegen_0/ap_rst_n]
# connect_bd_intf_net [get_bd_intf_pins phasegen_0/outval_V] [get_bd_intf_pins phasedevnull_0/inv_V]
# regenerate_bd_layout
# regenerate_bd_layout -routing
# make_wrapper -files [get_files ./test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/test_phasegen_1.bd] -top
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_1' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_1' is ignored
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 578.703 ; gain = 48.672
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_1' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_1' is ignored
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /phasedevnull_0/inv_V(xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}) and /phasegen_0/outval_V(xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 31} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_voice {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value voice} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_layer {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value layer} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 28} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32})
Wrote  : <Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/test_phasegen_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v
Verilog Output written to : Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 614.902 ; gain = 99.910
# add_files -norecurse ./test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1_wrapper.v
# launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'test_phasegen_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v
Verilog Output written to : Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hw_handoff/test_phasegen_1_axi_smc_0.hwh
Generated Block Design Tcl file z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hw_handoff/test_phasegen_1_axi_smc_0_bd.tcl
Generated Hardware Definition File z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/test_phasegen_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phasegen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phasedevnull_0 .
Exporting to file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hw_handoff/test_phasegen_1.hwh
Generated Block Design Tcl file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hw_handoff/test_phasegen_1_bd.tcl
Generated Hardware Definition File Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.hwdef
[Mon Nov 27 20:38:24 2017] Launched test_phasegen_1_axi_bram_ctrl_0_0_synth_1, test_phasegen_1_processing_system7_0_0_synth_1, test_phasegen_1_axi_bram_ctrl_0_bram_0_synth_1, test_phasegen_1_axi_smc_0_synth_1, test_phasegen_1_rst_ps7_0_100M_0_synth_1, test_phasegen_1_axi_bram_ctrl_1_0_synth_1, test_phasegen_1_axi_bram_ctrl_1_bram_0_synth_1, test_phasegen_1_jtag_axi_0_0_synth_1, test_phasegen_1_phasegen_0_0_synth_1, test_phasegen_1_phasedevnull_0_0_synth_1...
Run output will be captured here:
test_phasegen_1_axi_bram_ctrl_0_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_axi_bram_ctrl_0_0_synth_1/runme.log
test_phasegen_1_processing_system7_0_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_processing_system7_0_0_synth_1/runme.log
test_phasegen_1_axi_bram_ctrl_0_bram_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_axi_bram_ctrl_0_bram_0_synth_1/runme.log
test_phasegen_1_axi_smc_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_axi_smc_0_synth_1/runme.log
test_phasegen_1_rst_ps7_0_100M_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_rst_ps7_0_100M_0_synth_1/runme.log
test_phasegen_1_axi_bram_ctrl_1_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_axi_bram_ctrl_1_0_synth_1/runme.log
test_phasegen_1_axi_bram_ctrl_1_bram_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_axi_bram_ctrl_1_bram_0_synth_1/runme.log
test_phasegen_1_jtag_axi_0_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_jtag_axi_0_0_synth_1/runme.log
test_phasegen_1_phasegen_0_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_phasegen_0_0_synth_1/runme.log
test_phasegen_1_phasedevnull_0_0_synth_1: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_phasedevnull_0_0_synth_1/runme.log
[Mon Nov 27 20:38:24 2017] Launched synth_1...
Run output will be captured here: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 736.297 ; gain = 121.395
# wait_on_run -timeout 30 synth_1
[Mon Nov 27 20:38:24 2017] Waiting for synth_1 to finish (timeout in 30 minutes)...

*** Running vivado
    with args -log test_phasegen_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_phasegen_1_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_phasegen_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Documents/workspace/zysh101/iplib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 268.387 ; gain = 48.656
Command: synth_design -top test_phasegen_1_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.250 ; gain = 76.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_wrapper' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:13]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_0' (1#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_bram_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_bram_0' (2#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_0' (3#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_bram_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_bram_0' (4#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_bram_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_smc_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_smc_0' (5#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_jtag_axi_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_jtag_axi_0_0' (6#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_phasedevnull_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_phasedevnull_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_phasedevnull_0_0' (7#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_phasedevnull_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_phasegen_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_phasegen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_phasegen_0_0' (8#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_phasegen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_processing_system7_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_processing_system7_0_0' (9#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'test_phasegen_1_processing_system7_0_0' requires 79 connections, but only 67 given [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:502]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_rst_ps7_0_100M_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_rst_ps7_0_100M_0' (10#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/realtime/test_phasegen_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'test_phasegen_1_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:570]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1' (11#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_wrapper' (12#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.328 ; gain = 116.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.328 ; gain = 116.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc] for cell 'test_phasegen_1_i/processing_system7_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc] for cell 'test_phasegen_1_i/processing_system7_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp23/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp23/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp25/test_phasegen_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp25/test_phasegen_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp27/test_phasegen_1_axi_smc_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_smc'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp27/test_phasegen_1_axi_smc_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_smc'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp29/test_phasegen_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp29/test_phasegen_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp31/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp31/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp33/test_phasegen_1_axi_bram_ctrl_1_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1_bram'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp33/test_phasegen_1_axi_bram_ctrl_1_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1_bram'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp35/test_phasegen_1_jtag_axi_0_0_in_context.xdc] for cell 'test_phasegen_1_i/jtag_axi_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp35/test_phasegen_1_jtag_axi_0_0_in_context.xdc] for cell 'test_phasegen_1_i/jtag_axi_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp37/test_phasegen_1_phasegen_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasegen_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp37/test_phasegen_1_phasegen_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasegen_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp39/test_phasegen_1_phasedevnull_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasedevnull_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp39/test_phasegen_1_phasedevnull_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasedevnull_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 635.727 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_phasegen_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_phasegen_1_i/axi_bram_ctrl_1_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 635.727 ; gain = 355.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 635.727 ; gain = 355.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-2772-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_1_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/phasedevnull_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/phasegen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 635.727 ; gain = 355.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 635.727 ; gain = 355.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 635.727 ; gain = 355.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/processing_system7_0/FCLK_CLK0' to pin 'test_phasegen_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/processing_system7_0/FCLK_CLK3' to pin 'test_phasegen_1_i/processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'test_phasegen_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/axi_bram_ctrl_1/bram_clk_a' to pin 'test_phasegen_1_i/axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/phasegen_0/params_V_Clk_A' to pin 'test_phasegen_1_i/phasegen_0/bbstub_params_V_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/phasedevnull_0/params_V_Clk_A' to pin 'test_phasegen_1_i/phasedevnull_0/bbstub_params_V_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 648.883 ; gain = 368.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 648.883 ; gain = 368.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |test_phasegen_1_axi_bram_ctrl_0_0      |         1|
|2     |test_phasegen_1_axi_bram_ctrl_0_bram_0 |         1|
|3     |test_phasegen_1_axi_bram_ctrl_1_0      |         1|
|4     |test_phasegen_1_axi_bram_ctrl_1_bram_0 |         1|
|5     |test_phasegen_1_axi_smc_0              |         1|
|6     |test_phasegen_1_jtag_axi_0_0           |         1|
|7     |test_phasegen_1_phasedevnull_0_0       |         1|
|8     |test_phasegen_1_phasegen_0_0           |         1|
|9     |test_phasegen_1_processing_system7_0_0 |         1|
|10    |test_phasegen_1_rst_ps7_0_100M_0       |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |test_phasegen_1_axi_bram_ctrl_0_0      |     1|
|2     |test_phasegen_1_axi_bram_ctrl_0_bram_0 |     1|
|3     |test_phasegen_1_axi_bram_ctrl_1_0      |     1|
|4     |test_phasegen_1_axi_bram_ctrl_1_bram_0 |     1|
|5     |test_phasegen_1_axi_smc_0              |     1|
|6     |test_phasegen_1_jtag_axi_0_0           |     1|
|7     |test_phasegen_1_phasedevnull_0_0       |     1|
|8     |test_phasegen_1_phasegen_0_0           |     1|
|9     |test_phasegen_1_processing_system7_0_0 |     1|
|10    |test_phasegen_1_rst_ps7_0_100M_0       |     1|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1150|
|2     |  test_phasegen_1_i |test_phasegen_1 |  1150|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 658.023 ; gain = 138.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 658.023 ; gain = 377.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

42 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 676.625 ; gain = 408.238
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/test_phasegen_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 676.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:44:40 2017...
[Mon Nov 27 20:44:45 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:06:21 . Memory (MB): peak = 740.344 ; gain = 4.047
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg225-1
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_0_0/test_phasegen_1_axi_bram_ctrl_0_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_0_bram_0/test_phasegen_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_0/test_phasegen_1_axi_bram_ctrl_1_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_bram_0/test_phasegen_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/test_phasegen_1_axi_smc_0.dcp' for cell 'test_phasegen_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/test_phasegen_1_jtag_axi_0_0.dcp' for cell 'test_phasegen_1_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_phasedevnull_0_0/test_phasegen_1_phasedevnull_0_0.dcp' for cell 'test_phasegen_1_i/phasedevnull_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_phasegen_0_0/test_phasegen_1_phasegen_0_0.dcp' for cell 'test_phasegen_1_i/phasegen_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.dcp' for cell 'test_phasegen_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.dcp' for cell 'test_phasegen_1_i/rst_ps7_0_100M'
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc] for cell 'test_phasegen_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.442840 which will be rounded to 2.443 to ensure it is an integer multiple of 1 picosecond [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc] for cell 'test_phasegen_1_i/processing_system7_0/inst'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0_board.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0_board.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0_board.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0_board.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'test_phasegen_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 404 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 342 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 920.797 ; gain = 180.453
# set_property mark_debug true [get_nets [list \
# test_phasegen_1_i/phasegen_0/outval_V_TREADY \
# test_phasegen_1_i/phasegen_0/outval_V_TVALID \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[0]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[1]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[2]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[3]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[4]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[5]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[6]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[7]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[8]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[9]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[10]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[11]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[12]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[13]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[14]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[15]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[16]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[17]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[18]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[19]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[20]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[21]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[22]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[23]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[24]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[25]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[26]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[27]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[28]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[29]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[30]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[31]}]]
# create_debug_core u_ila_0 ila
# set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
# set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
# set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
# set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
# set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
# set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
# set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
# set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
# set_property port_width 1 [get_debug_ports u_ila_0/clk]
# connect_debug_port u_ila_0/clk [get_nets [list test_phasegen_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
# set_property port_width 32 [get_debug_ports u_ila_0/probe0]
# set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
# connect_debug_port u_ila_0/probe0 [get_nets [list \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[0]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[1]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[2]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[3]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[4]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[5]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[6]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[7]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[8]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[9]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[10]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[11]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[12]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[13]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[14]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[15]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[16]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[17]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[18]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[19]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[20]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[21]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[22]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[23]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[24]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[25]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[26]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[27]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[28]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[29]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[30]} \
# {test_phasegen_1_i/phasegen_0/outval_V_TDATA[31]} ]]
# create_debug_port u_ila_0 probe
# set_property port_width 1 [get_debug_ports u_ila_0/probe1]
# set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
# connect_debug_port u_ila_0/probe1 [get_nets [list test_phasegen_1_i/phasegen_0/outval_V_TREADY ]]
# create_debug_port u_ila_0 probe
# set_property port_width 1 [get_debug_ports u_ila_0/probe2]
# set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
# connect_debug_port u_ila_0/probe2 [get_nets [list test_phasegen_1_i/phasegen_0/outval_V_TVALID ]]
# file mkdir ./test_phasegen/test_phasegen.srcs/constrs_1/
# close [ open ./test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc w ]
# add_files -fileset constrs_1 ./test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc
# set_property target_constrs_file ./test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc [current_fileset -constrset]
# save_constraints -force
# reset_run synth_1
# set_property strategy Performance_Explore [get_runs impl_1]
# launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 27 20:45:04 2017] Launched synth_1...
Run output will be captured here: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/runme.log
[Mon Nov 27 20:45:04 2017] Launched impl_1...
Run output will be captured here: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/runme.log
# wait_on_run -timeout 30 synth_1
[Mon Nov 27 20:45:04 2017] Waiting for synth_1 to finish (timeout in 30 minutes)...

*** Running vivado
    with args -log test_phasegen_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_phasegen_1_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_phasegen_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Documents/workspace/zysh101/iplib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 268.695 ; gain = 48.914
Command: synth_design -top test_phasegen_1_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 355.707 ; gain = 75.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_wrapper' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:13]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_0' (1#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_bram_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_0_bram_0' (2#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_0' (3#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_bram_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_bram_0' (4#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_bram_ctrl_1_bram_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_smc_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_smc_0' (5#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_jtag_axi_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_jtag_axi_0_0' (6#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_phasedevnull_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_phasedevnull_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_phasedevnull_0_0' (7#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_phasedevnull_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_phasegen_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_phasegen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_phasegen_0_0' (8#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_phasegen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_processing_system7_0_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_processing_system7_0_0' (9#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'test_phasegen_1_processing_system7_0_0' requires 79 connections, but only 67 given [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:502]
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_rst_ps7_0_100M_0' [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_rst_ps7_0_100M_0' (10#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/realtime/test_phasegen_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'test_phasegen_1_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:570]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1' (11#1) [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_wrapper' (12#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/hdl/test_phasegen_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.785 ; gain = 116.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.785 ; gain = 116.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc] for cell 'test_phasegen_1_i/processing_system7_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc] for cell 'test_phasegen_1_i/processing_system7_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp23/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp23/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp25/test_phasegen_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp25/test_phasegen_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp27/test_phasegen_1_axi_smc_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_smc'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp27/test_phasegen_1_axi_smc_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_smc'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp29/test_phasegen_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp29/test_phasegen_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp31/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp31/test_phasegen_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp33/test_phasegen_1_axi_bram_ctrl_1_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1_bram'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp33/test_phasegen_1_axi_bram_ctrl_1_bram_0_in_context.xdc] for cell 'test_phasegen_1_i/axi_bram_ctrl_1_bram'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp35/test_phasegen_1_jtag_axi_0_0_in_context.xdc] for cell 'test_phasegen_1_i/jtag_axi_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp35/test_phasegen_1_jtag_axi_0_0_in_context.xdc] for cell 'test_phasegen_1_i/jtag_axi_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp37/test_phasegen_1_phasegen_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasegen_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp37/test_phasegen_1_phasegen_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasegen_0'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp39/test_phasegen_1_phasedevnull_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasedevnull_0'
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp39/test_phasegen_1_phasedevnull_0_0_in_context.xdc] for cell 'test_phasegen_1_i/phasedevnull_0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TVALID'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[25]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[16]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[31]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[28]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[1]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[7]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[8]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[11]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[17]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[20]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[22]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:12]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[19]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[5]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[9]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[3]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[0]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[26]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[27]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[29]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[30]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[23]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[24]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:23]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[14]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TREADY'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[2]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[4]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[6]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[10]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:29]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[12]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[13]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[15]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[18]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:33]
WARNING: [Vivado 12-507] No nets matched 'test_phasegen_1_i/phasegen_0/outval_V_TDATA[21]'. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc:34]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/test_phasegen_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_phasegen_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_phasegen_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 638.195 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_phasegen_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_phasegen_1_i/axi_bram_ctrl_1_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 638.195 ; gain = 357.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 638.195 ; gain = 357.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/.Xil/Vivado-10168-MANOVELLA4169/dcp21/test_phasegen_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_bram_ctrl_1_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/phasedevnull_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/phasegen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_phasegen_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 638.195 ; gain = 357.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 638.195 ; gain = 357.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 638.195 ; gain = 357.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/processing_system7_0/FCLK_CLK0' to pin 'test_phasegen_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/processing_system7_0/FCLK_CLK3' to pin 'test_phasegen_1_i/processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'test_phasegen_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/axi_bram_ctrl_1/bram_clk_a' to pin 'test_phasegen_1_i/axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/phasegen_0/params_V_Clk_A' to pin 'test_phasegen_1_i/phasegen_0/bbstub_params_V_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_phasegen_1_i/phasedevnull_0/params_V_Clk_A' to pin 'test_phasegen_1_i/phasedevnull_0/bbstub_params_V_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 650.352 ; gain = 369.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 650.352 ; gain = 369.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |test_phasegen_1_axi_bram_ctrl_0_0      |         1|
|2     |test_phasegen_1_axi_bram_ctrl_0_bram_0 |         1|
|3     |test_phasegen_1_axi_bram_ctrl_1_0      |         1|
|4     |test_phasegen_1_axi_bram_ctrl_1_bram_0 |         1|
|5     |test_phasegen_1_axi_smc_0              |         1|
|6     |test_phasegen_1_jtag_axi_0_0           |         1|
|7     |test_phasegen_1_phasedevnull_0_0       |         1|
|8     |test_phasegen_1_phasegen_0_0           |         1|
|9     |test_phasegen_1_processing_system7_0_0 |         1|
|10    |test_phasegen_1_rst_ps7_0_100M_0       |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |test_phasegen_1_axi_bram_ctrl_0_0      |     1|
|2     |test_phasegen_1_axi_bram_ctrl_0_bram_0 |     1|
|3     |test_phasegen_1_axi_bram_ctrl_1_0      |     1|
|4     |test_phasegen_1_axi_bram_ctrl_1_bram_0 |     1|
|5     |test_phasegen_1_axi_smc_0              |     1|
|6     |test_phasegen_1_jtag_axi_0_0           |     1|
|7     |test_phasegen_1_phasedevnull_0_0       |     1|
|8     |test_phasegen_1_phasegen_0_0           |     1|
|9     |test_phasegen_1_processing_system7_0_0 |     1|
|10    |test_phasegen_1_rst_ps7_0_100M_0       |     1|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1150|
|2     |  test_phasegen_1_i |test_phasegen_1 |  1150|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 659.492 ; gain = 137.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 659.492 ; gain = 378.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

43 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 678.090 ; gain = 409.395
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/synth_1/test_phasegen_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 678.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:45:54 2017...
[Mon Nov 27 20:45:56 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 929.336 ; gain = 0.000
# wait_on_run -timeout 30 impl_1
[Mon Nov 27 20:45:56 2017] Waiting for impl_1 to finish (timeout in 30 minutes)...

*** Running vivado
    with args -log test_phasegen_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source test_phasegen_1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_phasegen_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Documents/workspace/zysh101/iplib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 271.047 ; gain = 46.980
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_0_0/test_phasegen_1_axi_bram_ctrl_0_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_0_bram_0/test_phasegen_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_0/test_phasegen_1_axi_bram_ctrl_1_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_bram_0/test_phasegen_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/test_phasegen_1_axi_smc_0.dcp' for cell 'test_phasegen_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/test_phasegen_1_jtag_axi_0_0.dcp' for cell 'test_phasegen_1_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_phasedevnull_0_0/test_phasegen_1_phasedevnull_0_0.dcp' for cell 'test_phasegen_1_i/phasedevnull_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_phasegen_0_0/test_phasegen_1_phasegen_0_0.dcp' for cell 'test_phasegen_1_i/phasegen_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.dcp' for cell 'test_phasegen_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.dcp' for cell 'test_phasegen_1_i/rst_ps7_0_100M'
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc] for cell 'test_phasegen_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.442840 which will be rounded to 2.443 to ensure it is an integer multiple of 1 picosecond [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc] for cell 'test_phasegen_1_i/processing_system7_0/inst'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0_board.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0_board.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0_board.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0_board.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'test_phasegen_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 404 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 342 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 647.328 ; gain = 376.281
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 650.457 ; gain = 3.129
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1211.379 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a7261b13

Time (s): cpu = 00:00:06 ; elapsed = 00:03:30 . Memory (MB): peak = 1211.379 ; gain = 56.188
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 24 inverter(s) to 102 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15b96ad29

Time (s): cpu = 00:00:10 ; elapsed = 00:03:32 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 182 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 11c72d175

Time (s): cpu = 00:00:11 ; elapsed = 00:03:34 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 308 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: ff1ad079

Time (s): cpu = 00:00:15 ; elapsed = 00:03:38 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3071 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: ff1ad079

Time (s): cpu = 00:00:16 ; elapsed = 00:03:39 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: ff1ad079

Time (s): cpu = 00:00:16 ; elapsed = 00:03:39 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1223.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ff1ad079

Time (s): cpu = 00:00:16 ; elapsed = 00:03:39 . Memory (MB): peak = 1223.465 ; gain = 68.273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1c1c31896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1419.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c1c31896

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.461 ; gain = 195.996
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:03:57 . Memory (MB): peak = 1419.461 ; gain = 772.133
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file test_phasegen_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc] from IP Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/test_phasegen_1_jtag_axi_0_0.xci
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc:62]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][5]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][6]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][7]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][4]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_fifo_wr_en_reg[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ae4e0c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6305fbb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 140fd6d25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 140fd6d25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 140fd6d25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16fe0c72e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16fe0c72e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15a2614a5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17fb7b8fc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 147ff8bb5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 199026094

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17d562043

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14e6eb11b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e6eb11b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14e6eb11b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ad139438

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ad139438

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.739. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17871497b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17871497b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17871497b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17871497b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1dd5fb697

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dd5fb697

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Ending Placer Task | Checksum: 163381b7d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
70 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1419.461 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1419.461 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1419.461 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1419.461 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
75 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6709007f ConstDB: 0 ShapeSum: fc2f1afe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d6e49a19

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d6e49a19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d6e49a19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d6e49a19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.461 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fdbcd611

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.912  | TNS=0.000  | WHS=-0.358 | THS=-693.300|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1c9f6bf14

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.912  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b9ac7224

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1df62b7e8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24cd0e465

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1386
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d01220db

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17edeed06

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 17edeed06

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11ea13d67

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ccfa7b91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ccfa7b91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ccfa7b91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 144a6f44b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1989d67cf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1989d67cf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.58896 %
  Global Horizontal Routing Utilization  = 8.58433 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c681a7f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c681a7f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 179f4f6e0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.495  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1b8f1231e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.461 ; gain = 0.000

Routing Is Done.
91 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file test_phasegen_1_wrapper_drc_routed.rpt -pb test_phasegen_1_wrapper_drc_routed.pb -rpx test_phasegen_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file test_phasegen_1_wrapper_methodology_drc_routed.rpt -rpx test_phasegen_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1419.461 ; gain = 0.000
Command: report_power -file test_phasegen_1_wrapper_power_routed.rpt -pb test_phasegen_1_wrapper_power_summary_routed.pb -rpx test_phasegen_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:52:31 2017...
[Mon Nov 27 20:52:32 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:06:37 . Memory (MB): peak = 929.336 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 27 20:52:32 2017] Launched impl_1...
Run output will be captured here: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/runme.log
# wait_on_run -timeout 30 impl_1
[Mon Nov 27 20:52:32 2017] Waiting for impl_1 to finish (timeout in 30 minutes)...

*** Running vivado
    with args -log test_phasegen_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source test_phasegen_1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_phasegen_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Documents/workspace/zysh101/iplib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 271.047 ; gain = 46.980
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_0_0/test_phasegen_1_axi_bram_ctrl_0_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_0_bram_0/test_phasegen_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_0/test_phasegen_1_axi_bram_ctrl_1_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_bram_0/test_phasegen_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'test_phasegen_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/test_phasegen_1_axi_smc_0.dcp' for cell 'test_phasegen_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/test_phasegen_1_jtag_axi_0_0.dcp' for cell 'test_phasegen_1_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_phasedevnull_0_0/test_phasegen_1_phasedevnull_0_0.dcp' for cell 'test_phasegen_1_i/phasedevnull_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_phasegen_0_0/test_phasegen_1_phasegen_0_0.dcp' for cell 'test_phasegen_1_i/phasegen_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.dcp' for cell 'test_phasegen_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.dcp' for cell 'test_phasegen_1_i/rst_ps7_0_100M'
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc] for cell 'test_phasegen_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.442840 which will be rounded to 2.443 to ensure it is an integer multiple of 1 picosecond [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_processing_system7_0_0/test_phasegen_1_processing_system7_0_0.xdc] for cell 'test_phasegen_1_i/processing_system7_0/inst'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0_board.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0_board.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/bd_b6d7_psr_aclk_0.xdc] for cell 'test_phasegen_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0_board.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0_board.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_rst_ps7_0_100M_0/test_phasegen_1_rst_ps7_0_100M_0.xdc] for cell 'test_phasegen_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/constrs_1/constraint_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'test_phasegen_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 404 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 342 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 647.328 ; gain = 376.281
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 650.457 ; gain = 3.129
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1211.379 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a7261b13

Time (s): cpu = 00:00:06 ; elapsed = 00:03:30 . Memory (MB): peak = 1211.379 ; gain = 56.188
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 24 inverter(s) to 102 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15b96ad29

Time (s): cpu = 00:00:10 ; elapsed = 00:03:32 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 182 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 11c72d175

Time (s): cpu = 00:00:11 ; elapsed = 00:03:34 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 308 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: ff1ad079

Time (s): cpu = 00:00:15 ; elapsed = 00:03:38 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3071 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: ff1ad079

Time (s): cpu = 00:00:16 ; elapsed = 00:03:39 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: ff1ad079

Time (s): cpu = 00:00:16 ; elapsed = 00:03:39 . Memory (MB): peak = 1223.465 ; gain = 68.273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1223.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ff1ad079

Time (s): cpu = 00:00:16 ; elapsed = 00:03:39 . Memory (MB): peak = 1223.465 ; gain = 68.273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1c1c31896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1419.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c1c31896

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.461 ; gain = 195.996
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:03:57 . Memory (MB): peak = 1419.461 ; gain = 772.133
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file test_phasegen_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc] from IP Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/test_phasegen_1_jtag_axi_0_0.xci
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc:62]
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/constraints/test_phasegen_1_jtag_axi_0_0_impl.xdc] for cell 'test_phasegen_1_i/jtag_axi_0/inst'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][5]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][6]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][7]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][4]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_fifo_wr_en_reg[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ae4e0c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6305fbb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 140fd6d25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 140fd6d25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 140fd6d25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16fe0c72e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16fe0c72e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15a2614a5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17fb7b8fc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 147ff8bb5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 199026094

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17d562043

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14e6eb11b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e6eb11b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14e6eb11b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ad139438

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ad139438

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.739. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17871497b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17871497b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17871497b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17871497b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1dd5fb697

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dd5fb697

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Ending Placer Task | Checksum: 163381b7d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
70 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1419.461 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1419.461 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1419.461 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1419.461 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
75 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6709007f ConstDB: 0 ShapeSum: fc2f1afe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d6e49a19

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d6e49a19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d6e49a19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d6e49a19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.461 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fdbcd611

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.912  | TNS=0.000  | WHS=-0.358 | THS=-693.300|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1c9f6bf14

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.912  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b9ac7224

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1df62b7e8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24cd0e465

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1386
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d01220db

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17edeed06

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 17edeed06

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11ea13d67

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ccfa7b91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ccfa7b91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ccfa7b91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 144a6f44b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.492  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1989d67cf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1989d67cf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.58896 %
  Global Horizontal Routing Utilization  = 8.58433 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c681a7f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c681a7f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 179f4f6e0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 1419.461 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.495  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1b8f1231e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.461 ; gain = 0.000

Routing Is Done.
91 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.461 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file test_phasegen_1_wrapper_drc_routed.rpt -pb test_phasegen_1_wrapper_drc_routed.pb -rpx test_phasegen_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file test_phasegen_1_wrapper_methodology_drc_routed.rpt -rpx test_phasegen_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/test_phasegen_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1419.461 ; gain = 0.000
Command: report_power -file test_phasegen_1_wrapper_power_routed.rpt -pb test_phasegen_1_wrapper_power_summary_routed.pb -rpx test_phasegen_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.461 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:52:31 2017...

*** Running vivado
    with args -log test_phasegen_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source test_phasegen_1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_phasegen_1_wrapper.tcl -notrace
Command: open_checkpoint test_phasegen_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 219.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/.Xil/Vivado-9744-MANOVELLA4169/dcp3/test_phasegen_1_wrapper_board.xdc]
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/.Xil/Vivado-9744-MANOVELLA4169/dcp3/test_phasegen_1_wrapper_board.xdc]
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/.Xil/Vivado-9744-MANOVELLA4169/dcp3/test_phasegen_1_wrapper_early.xdc]
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/.Xil/Vivado-9744-MANOVELLA4169/dcp3/test_phasegen_1_wrapper_early.xdc]
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/.Xil/Vivado-9744-MANOVELLA4169/dcp3/test_phasegen_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/.Xil/Vivado-10496-MANOVELLA4169/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.512 ; gain = 513.441
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/impl_1/.Xil/Vivado-9744-MANOVELLA4169/dcp3/test_phasegen_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.625 ; gain = 21.102
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.625 ; gain = 21.102
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 52 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 126 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1137.625 ; gain = 917.926
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block test_phasegen_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
Command: write_bitstream -force test_phasegen_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][5]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][6]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][7]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[7][4]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_fifo_wr_en_reg[0]) which is driven by a register (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0]... and (the first 15 of 36 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (test_phasegen_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 43 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_phasegen_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
19 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1534.445 ; gain = 396.820
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:53:41 2017...
[Mon Nov 27 20:53:43 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:10 . Memory (MB): peak = 929.336 ; gain = 0.000
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 20:53:43 2017...
