# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project3_uart_sensor1_0327.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Source/btn_debounce.v" \
"../../../../project3_uart_sensor1_0327.srcs/sources_1/imports/sources_1/new/fifo.v" \
"../../../../project3_uart_sensor1_0327.srcs/sources_1/imports/sources_1/imports/sources_1/new/fnd_controller.v" \
"../../../../project3_uart_sensor1_0327.srcs/sources_1/imports/sources_1/new/top_all.v" \
"../../../../project3_uart_sensor1_0327.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_sensor.v" \
"../../../../project3_uart_sensor1_0327.srcs/sources_1/imports/sources_1/new/uart_cu.v" \
"../../../../project3_uart_sensor1_0327.srcs/sources_1/imports/sources_1/new/uart_fsm.v" \
"../../../../project3_uart_sensor1_0327.srcs/sim_1/new/tb_top_all.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
