{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483769467807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483769467807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:11:07 2017 " "Processing started: Sat Jan 07 14:11:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483769467807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483769467807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off karnaugh -c karnaugh " "Command: quartus_map --read_settings_files=on --write_settings_files=off karnaugh -c karnaugh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483769467807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483769468510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karnaugh.v 1 1 " "Found 1 design units, including 1 entities, in source file karnaugh.v" { { "Info" "ISGN_ENTITY_NAME" "1 karnaugh " "Found entity 1: karnaugh" {  } { { "karnaugh.v" "" { Text "F:/tutorial2/Lab_karnaugh/karnaugh.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483769490433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483769490433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "karnaugh " "Elaborating entity \"karnaugh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483769490480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1483769491245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483769491949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483769491949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483769491980 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483769491980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483769491980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483769491980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483769492011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 14:11:32 2017 " "Processing ended: Sat Jan 07 14:11:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483769492011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483769492011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483769492011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483769492011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483769495933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483769495949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:11:35 2017 " "Processing started: Sat Jan 07 14:11:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483769495949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483769495949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh " "Command: quartus_fit --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483769495949 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483769496199 ""}
{ "Info" "0" "" "Project  = karnaugh" {  } {  } 0 0 "Project  = karnaugh" 0 0 "Fitter" 0 0 1483769496199 ""}
{ "Info" "0" "" "Revision = karnaugh" {  } {  } 0 0 "Revision = karnaugh" 0 0 "Fitter" 0 0 1483769496199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1483769496371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "karnaugh 10M02SCM153I7G " "Selected device 10M02SCM153I7G for design \"karnaugh\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483769496418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483769496496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483769496496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483769496683 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1483769496980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCM153I7G " "Device 10M08SCM153I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1483769497011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCM153I7G " "Device 10M04SCM153I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1483769497011 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1483769497011 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 21 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 23 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 25 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 35 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483769497043 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1483769497043 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1483769497043 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1483769497043 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1483769497043 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1483769497043 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483769497043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "karnaugh.sdc " "Synopsys Design Constraints File file not found: 'karnaugh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483769497652 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483769497652 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1483769497652 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1483769497652 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1483769497652 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1483769497652 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483769497652 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483769497668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1483769497668 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483769497668 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483769497699 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1483769497714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483769498589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483769498652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483769498683 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483769498824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483769498839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483769499558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1483769499871 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483769499871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483769499902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1483769499902 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1483769499902 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483769499902 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483769499918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483769500136 ""}
{ "Warning" "WTAPI_ESTIMATED_TIMING" "10M02SCM153I7G " "Advance timing characteristics for device 10M02SCM153I7G. Delays will change in future releases." {  } {  } 0 12535 "Advance timing characteristics for device %1!s!. Delays will change in future releases." 0 0 "Fitter" 0 -1 1483769500136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483769500465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483769500652 ""}
{ "Warning" "WTAPI_ESTIMATED_TIMING" "10M02SCM153I7G " "Advance timing characteristics for device 10M02SCM153I7G. Delays will change in future releases." {  } {  } 0 12535 "Advance timing characteristics for device %1!s!. Delays will change in future releases." 0 0 "Fitter" 0 -1 1483769500652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483769500965 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483769501574 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 MAX 10 " "4 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c 3.3-V LVTTL H12 " "Pin c uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { c } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c" } } } } { "karnaugh.v" "" { Text "F:/tutorial2/Lab_karnaugh/karnaugh.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 5 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1483769501762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d 3.3-V LVTTL H13 " "Pin d uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { d } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d" } } } } { "karnaugh.v" "" { Text "F:/tutorial2/Lab_karnaugh/karnaugh.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 6 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1483769501762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a 3.3-V LVTTL J12 " "Pin a uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { a } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a" } } } } { "karnaugh.v" "" { Text "F:/tutorial2/Lab_karnaugh/karnaugh.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 3 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1483769501762 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b 3.3-V LVTTL H11 " "Pin b uses I/O standard 3.3-V LVTTL at H11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { b } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b" } } } } { "karnaugh.v" "" { Text "F:/tutorial2/Lab_karnaugh/karnaugh.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/tutorial2/Lab_karnaugh/" { { 0 { 0 ""} 0 4 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1483769501762 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1483769501762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/tutorial2/Lab_karnaugh/output_files/karnaugh.fit.smsg " "Generated suppressed messages file F:/tutorial2/Lab_karnaugh/output_files/karnaugh.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483769501840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483769502621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 14:11:42 2017 " "Processing ended: Sat Jan 07 14:11:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483769502621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483769502621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483769502621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483769502621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483769506324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483769506324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:11:46 2017 " "Processing started: Sat Jan 07 14:11:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483769506324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483769506324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh " "Command: quartus_asm --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483769506324 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1483769507199 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483769507230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483769507668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 14:11:47 2017 " "Processing ended: Sat Jan 07 14:11:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483769507668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483769507668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483769507668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483769507668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483769511090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483769511106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:11:50 2017 " "Processing started: Sat Jan 07 14:11:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483769511106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483769511106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh " "Command: quartus_pow --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483769511106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483769511606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483769511606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "karnaugh.sdc " "Synopsys Design Constraints File file not found: 'karnaugh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1483769512028 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1483769512028 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1483769512028 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1483769512028 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1483769512028 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1483769512371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1483769512481 ""}
{ "Warning" "WTAPI_ESTIMATED_TIMING" "10M02SCM153I7G " "Advance timing characteristics for device 10M02SCM153I7G. Delays will change in future releases." {  } {  } 0 12535 "Advance timing characteristics for device %1!s!. Delays will change in future releases." 0 0 "Quartus II" 0 -1 1483769512481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1483769512824 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1483769515762 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "437.43 mW " "Total thermal power estimate for the design is 437.43 mW" {  } { { "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1483769515934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483769516215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 14:11:56 2017 " "Processing ended: Sat Jan 07 14:11:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483769516215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483769516215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483769516215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483769516215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483769519997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483769520012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:11:59 2017 " "Processing started: Sat Jan 07 14:11:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483769520012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483769520012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta karnaugh -c karnaugh " "Command: quartus_sta karnaugh -c karnaugh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483769520012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1483769520262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483769520575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483769520637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483769520637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "karnaugh.sdc " "Synopsys Design Constraints File file not found: 'karnaugh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1483769521200 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1483769521200 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1483769521200 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1483769521200 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1483769521200 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1483769521200 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1483769521200 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1483769521215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1483769521215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521215 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1483769521231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521247 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1483769521262 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1483769521262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1483769521309 ""}
{ "Warning" "WTAPI_ESTIMATED_TIMING" "10M02SCM153I7G " "Advance timing characteristics for device 10M02SCM153I7G. Delays will change in future releases." {  } {  } 0 12535 "Advance timing characteristics for device %1!s!. Delays will change in future releases." 0 0 "Quartus II" 0 -1 1483769521309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1483769521700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1483769521762 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1483769521762 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1483769521762 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1483769521762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769521794 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1483769521794 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1483769521809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1483769522247 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1483769522247 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1483769522247 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1483769522247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769522262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769522262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769522262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769522278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1483769522278 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1483769522278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483769523387 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483769523387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483769523434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 14:12:03 2017 " "Processing ended: Sat Jan 07 14:12:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483769523434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483769523434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483769523434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483769523434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483769526919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483769526934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:12:06 2017 " "Processing started: Sat Jan 07 14:12:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483769526934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483769526934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh " "Command: quartus_eda --read_settings_files=off --write_settings_files=off karnaugh -c karnaugh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483769526934 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1483769527731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "karnaugh.vo F:/tutorial2/Lab_karnaugh/simulation/modelsim/ simulation " "Generated file karnaugh.vo in folder \"F:/tutorial2/Lab_karnaugh/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1483769527950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483769528013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 14:12:08 2017 " "Processing ended: Sat Jan 07 14:12:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483769528013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483769528013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483769528013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483769528013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483769531481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483769531497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:12:10 2017 " "Processing started: Sat Jan 07 14:12:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483769531497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483769531497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/15.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui karnaugh karnaugh " "Command: quartus_sh -t c:/altera/15.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui karnaugh karnaugh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483769531497 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui karnaugh karnaugh " "Quartus(args): --block_on_gui karnaugh karnaugh" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1483769531497 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1483769531716 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Quartus II" 0 0 1483769531856 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file F:/tutorial2/Lab_karnaugh/simulation/modelsim/karnaugh_run_msim_gate_verilog.do" {  } { { "F:/tutorial2/Lab_karnaugh/simulation/modelsim/karnaugh_run_msim_gate_verilog.do" "0" { Text "F:/tutorial2/Lab_karnaugh/simulation/modelsim/karnaugh_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file F:/tutorial2/Lab_karnaugh/simulation/modelsim/karnaugh_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1483769532028 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1483769595109 ""}
{ "Info" "0" "" "ModelSim Info: # Reading C:/modeltech64_10.1c/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim Info: # Reading C:/modeltech64_10.1c/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1483769595109 ""}
{ "Info" "0" "" "ModelSim Info: # //  ModelSim SE-64 10.1c Jul 28 2012 " {  } {  } 0 0 "ModelSim Info: # //  ModelSim SE-64 10.1c Jul 28 2012 " 0 0 "Quartus II" 0 0 1483769595109 ""}
{ "Info" "0" "" "ModelSim Info: # //" {  } {  } 0 0 "ModelSim Info: # //" 0 0 "Quartus II" 0 0 1483769595109 ""}
{ "Info" "0" "" "ModelSim Info: # //  Copyright 1991-2012 Mentor Graphics Corporation" {  } {  } 0 0 "ModelSim Info: # //  Copyright 1991-2012 Mentor Graphics Corporation" 0 0 "Quartus II" 0 0 1483769595109 ""}
{ "Info" "0" "" "ModelSim Info: # //  All Rights Reserved." {  } {  } 0 0 "ModelSim Info: # //  All Rights Reserved." 0 0 "Quartus II" 0 0 1483769595109 ""}
{ "Info" "0" "" "ModelSim Info: # //" {  } {  } 0 0 "ModelSim Info: # //" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION" {  } {  } 0 0 "ModelSim Info: # //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS" {  } {  } 0 0 "ModelSim Info: # //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # //  LICENSORS AND IS SUBJECT TO LICENSE TERMS." {  } {  } 0 0 "ModelSim Info: # //  LICENSORS AND IS SUBJECT TO LICENSE TERMS." 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # //" {  } {  } 0 0 "ModelSim Info: # //" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # do karnaugh_run_msim_gate_verilog.do " {  } {  } 0 0 "ModelSim Info: # do karnaugh_run_msim_gate_verilog.do " 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir verilog_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir verilog_libs" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_ver" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # Copying C:\\modeltech64_10.1c\\win64/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying C:\\modeltech64_10.1c\\win64/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: Copied C:\\modeltech64_10.1c\\win64/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim Warning: # ** Warning: Copied C:\\modeltech64_10.1c\\win64/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/altera/15.0/quartus/eda/sim_lib/altera_primitives.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/altera/15.0/quartus/eda/sim_lib/altera_primitives.v\}" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module global" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cascade" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cascade" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry_sum" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry_sum" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module exp" {  } {  } 0 0 "ModelSim Info: # -- Compiling module exp" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module soft" {  } {  } 0 0 "ModelSim Info: # -- Compiling module soft" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module opndrn" {  } {  } 0 0 "ModelSim Info: # -- Compiling module opndrn" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module row_global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module row_global" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling module TRI" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_input" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_input" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_output" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module latch" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dlatch" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gdff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gdff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffea" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffea" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffeas" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gtff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gtff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gjkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gjkff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gsrff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gsrff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module clklock" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf_diff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_diff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf_diff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_diff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_buf" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     global" {  } {  } 0 0 "ModelSim Info: #     global" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     carry" {  } {  } 0 0 "ModelSim Info: #     carry" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     cascade" {  } {  } 0 0 "ModelSim Info: #     cascade" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     carry_sum" {  } {  } 0 0 "ModelSim Info: #     carry_sum" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     exp" {  } {  } 0 0 "ModelSim Info: #     exp" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     soft" {  } {  } 0 0 "ModelSim Info: #     soft" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     opndrn" {  } {  } 0 0 "ModelSim Info: #     opndrn" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     row_global" {  } {  } 0 0 "ModelSim Info: #     row_global" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     TRI" {  } {  } 0 0 "ModelSim Info: #     TRI" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_input" {  } {  } 0 0 "ModelSim Info: #     lut_input" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_output" {  } {  } 0 0 "ModelSim Info: #     lut_output" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     latch" {  } {  } 0 0 "ModelSim Info: #     latch" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     dlatch" {  } {  } 0 0 "ModelSim Info: #     dlatch" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     dff" {  } {  } 0 0 "ModelSim Info: #     dff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     dffe" {  } {  } 0 0 "ModelSim Info: #     dffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     dffea" {  } {  } 0 0 "ModelSim Info: #     dffea" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     dffeas" {  } {  } 0 0 "ModelSim Info: #     dffeas" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     tff" {  } {  } 0 0 "ModelSim Info: #     tff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     tffe" {  } {  } 0 0 "ModelSim Info: #     tffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     jkff" {  } {  } 0 0 "ModelSim Info: #     jkff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     jkffe" {  } {  } 0 0 "ModelSim Info: #     jkffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     srff" {  } {  } 0 0 "ModelSim Info: #     srff" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     srffe" {  } {  } 0 0 "ModelSim Info: #     srffe" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     clklock" {  } {  } 0 0 "ModelSim Info: #     clklock" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf" 0 0 "Quartus II" 0 0 1483769595124 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf_diff" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_diff" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri_diff" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf_diff" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_diff" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_buf" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_lnsim_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_lnsim_ver" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work altera_lnsim_ver \{c:/altera/15.0/quartus/eda/sim_lib/altera_lnsim.sv\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work altera_lnsim_ver \{c:/altera/15.0/quartus/eda/sim_lib/altera_lnsim.sv\}" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_lnsim_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_lnsim_functions" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_generic_pll_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_generic_pll_functions" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package altera_lnsim_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package altera_lnsim_functions" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package altera_generic_pll_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package altera_generic_pll_functions" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_cdr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_cdr" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_pulse_generator" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_register" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_block" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_m20k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_m20k" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_m10k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_m10k" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_pulse_generator" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_latch" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_core" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_core" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_porta_latches" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_porta_latches" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_28nm_hp_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_28nm_hp_mlab_cell_impl" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_porta_registers" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_porta_registers" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_28nm_lc_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_28nm_lc_mlab_cell_impl" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_mux" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_device_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_device_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_14nm_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_14nm_ram_pulse_generator" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_14nm_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_14nm_ram_register" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fourteennm_m20k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fourteennm_m20k" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module nadder_m20k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module nadder_m20k" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_mult_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_mult_add" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_mult_add_rtl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_mult_add_rtl" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_signed_extension_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_signed_extension_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_dynamic_signed_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_dynamic_signed_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_register_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_register_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_register_with_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_register_with_ext_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_data_split_reg_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_data_split_reg_ext_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_coef_reg_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_coef_reg_ext_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_adder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_adder_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_multiplier_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_multiplier_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_preadder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_preadder_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_chainout_adder_accumulator_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_chainout_adder_accumulator_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_systolic_adder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_systolic_adder_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_scanchain" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_scanchain" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_latency_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_latency_function" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll_reconfig_tasks" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll_reconfig_tasks" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_syncram" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_syncram" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_stratixv_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_stratixv_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_arriav_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_arriav_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_arriavgz_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_arriavgz_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_cyclonev_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_cyclonev_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_extra_kick" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_extra_kick" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dprio_init" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dprio_init" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_pulse_gen" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_pulse_gen" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module twentynm_iopll_ip" {  } {  } 0 0 "ModelSim Info: # -- Compiling module twentynm_iopll_ip" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll_dps_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll_dps_lcell_comb" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_cdr" {  } {  } 0 0 "ModelSim Info: #     generic_cdr" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_m20k" {  } {  } 0 0 "ModelSim Info: #     generic_m20k" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_m10k" {  } {  } 0 0 "ModelSim Info: #     generic_m10k" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     common_porta_latches" {  } {  } 0 0 "ModelSim Info: #     common_porta_latches" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_28nm_hp_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_28nm_hp_mlab_cell_impl" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_28nm_lc_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_28nm_lc_mlab_cell_impl" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_mux" {  } {  } 0 0 "ModelSim Info: #     generic_mux" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_device_pll" {  } {  } 0 0 "ModelSim Info: #     generic_device_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     nadder_m20k" {  } {  } 0 0 "ModelSim Info: #     nadder_m20k" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_mult_add" {  } {  } 0 0 "ModelSim Info: #     altera_mult_add" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_pll_reconfig_tasks" {  } {  } 0 0 "ModelSim Info: #     altera_pll_reconfig_tasks" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_syncram" {  } {  } 0 0 "ModelSim Info: #     altera_syncram" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_pll" {  } {  } 0 0 "ModelSim Info: #     altera_pll" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/fiftyfivenm_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/fiftyfivenm_ver" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver" {  } {  } 0 0 "ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/altera/15.0/quartus/eda/sim_lib/fiftyfivenm_atoms.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/altera/15.0/quartus/eda/sim_lib/fiftyfivenm_atoms.v\}" 0 0 "Quartus II" 0 0 1483769595140 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFE" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_dffe" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mux41" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_and1" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_and16" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_and16" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_bmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_bmux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_b17mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_b17mux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_nmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_nmux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_b5mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_b5mux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_latch" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_routing_wire" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_lcell_comb" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ff" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ram_pulse_generator" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ram_register" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ram_block" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_data_reg" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_sign_reg" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult_internal" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_out" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_pseudo_diff_out" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_pad" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_m_cntr" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_n_cntr" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_scale_cntr" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_pll_reg" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_pll" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ena_reg" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_clkctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_clkctrl" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_latch" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_phy_clkbuf" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_clock_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_clock_divider" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_ibuf" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_obuf" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_out" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_oe" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_in" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_in" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_unvm" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_unvm" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_asmiblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_chipidblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_chipidblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_oscillator" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_controller" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_controller" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_crcblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_rublock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_jtag" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_adcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_adcblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_phase_detector" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_phase_detector" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_dffe" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_dffe" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_mux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_mux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_and1" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_and1" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_and16" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_and16" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_bmux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_bmux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_b17mux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_b17mux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_nmux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_nmux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_b5mux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_b5mux21" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_latch" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_latch" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_routing_wire" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_routing_wire" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_lcell_comb" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_lcell_comb" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ff" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ff" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ram_block" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ram_block" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_mac_mult" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_mac_mult" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_mac_out" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_mac_out" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_pseudo_diff_out" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_pad" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_pad" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_pll_reg" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_pll_reg" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_pll" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_pll" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_clkctrl" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_clkctrl" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_latch" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_latch" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_phy_clkbuf" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_clock_divider" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_clock_divider" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_ibuf" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_ibuf" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_obuf" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_obuf" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ddio_out" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ddio_out" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ddio_oe" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ddio_oe" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ddio_in" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ddio_in" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_unvm" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_unvm" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_asmiblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_asmiblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_chipidblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_chipidblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_oscillator" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_oscillator" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_controller" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_controller" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_crcblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_crcblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_rublock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_rublock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_jtag" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_jtag" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_adcblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_adcblock" 0 0 "Quartus II" 0 0 1483769595156 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_phase_detector" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_phase_detector" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/altera/15.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/altera/15.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v\}" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # vlib gate_work" {  } {  } 0 0 "ModelSim Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work work +incdir+. \{karnaugh.vo\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work work +incdir+. \{karnaugh.vo\}" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module karnaugh" {  } {  } 0 0 "ModelSim Info: # -- Compiling module karnaugh" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: #     karnaugh" {  } {  } 0 0 "ModelSim Info: #     karnaugh" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work work +incdir+F:/tutorial2/Lab_karnaugh \{F:/tutorial2/Lab_karnaugh/karnaugh_tb.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work work +incdir+F:/tutorial2/Lab_karnaugh \{F:/tutorial2/Lab_karnaugh/karnaugh_tb.v\}" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module karnaugh_tb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module karnaugh_tb" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: #     karnaugh_tb" {  } {  } 0 0 "ModelSim Info: #     karnaugh_tb" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  karnaugh_tb" {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  karnaugh_tb" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # vsim +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps karnaugh_tb " {  } {  } 0 0 "ModelSim Info: # vsim +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps karnaugh_tb " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # ** Note: (vsim-3812) Design is being optimized..." {  } {  } 0 0 "ModelSim Info: # ** Note: (vsim-3812) Design is being optimized..." 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Error" "0" "" "ModelSim Error: # ** Error: F:/tutorial2/Lab_karnaugh/karnaugh_tb.v(125): (vopt-2135) Too many port connections. Expected 5, found 6." {  } {  } 0 0 "ModelSim Error: # ** Error: F:/tutorial2/Lab_karnaugh/karnaugh_tb.v(125): (vopt-2135) Too many port connections. Expected 5, found 6." 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Optimization failed" {  } {  } 0 0 "ModelSim Info: # Optimization failed" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Error loading design" {  } {  } 0 0 "ModelSim Info: # Error loading design" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # Error: Error loading design " {  } {  } 0 0 "ModelSim Info: # Error: Error loading design " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: #        Pausing macro execution " {  } {  } 0 0 "ModelSim Info: #        Pausing macro execution " 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Info" "0" "" "ModelSim Info: # MACRO ./karnaugh_run_msim_gate_verilog.do PAUSED at line 29" {  } {  } 0 0 "ModelSim Info: # MACRO ./karnaugh_run_msim_gate_verilog.do PAUSED at line 29" 0 0 "Quartus II" 0 0 1483769595171 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Quartus II" 0 0 1483769595281 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Quartus II" 0 0 1483769595281 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file F:/tutorial2/Lab_karnaugh/karnaugh_nativelink_simulation.rpt" {  } { { "F:/tutorial2/Lab_karnaugh/karnaugh_nativelink_simulation.rpt" "0" { Text "F:/tutorial2/Lab_karnaugh/karnaugh_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file F:/tutorial2/Lab_karnaugh/karnaugh_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1483769595281 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 18 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483769595859 ""}
