Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul 29 14:04:58 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-8   Critical Warning  No common period between related clocks         2           
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           92          
TIMING-18  Warning           Missing input or output delay                   19          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (5)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.548     -645.297                    344                20904        0.053        0.000                      0                20904        0.889        0.000                       0                  7540  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 7.000}        14.000          71.429          
lvds_clk_0  {0.000 1.389}        2.778           359.971         
lvds_clk_1  {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.554        0.000                      0                19967        0.053        0.000                      0                19967        3.870        0.000                       0                  7317  
clk_fpga_1                                                                                                                                                     12.408        0.000                       0                     1  
lvds_clk_0         -0.554      -16.716                     60                  165        0.186        0.000                      0                  165        0.889        0.000                       0                   111  
lvds_clk_1         -0.748      -21.310                     64                  165        0.190        0.000                      0                  165        0.889        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    lvds_clk_0         -3.548     -154.108                     46                   46        0.256        0.000                      0                   46  
clk_fpga_0    lvds_clk_1         -2.521     -108.520                     46                   46        0.253        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.076        0.000                      0                  387        0.385        0.000                      0                  387  
**async_default**  clk_fpga_0         lvds_clk_0              -3.263     -203.273                     64                   64        0.237        0.000                      0                   64  
**async_default**  clk_fpga_0         lvds_clk_1              -2.463     -141.370                     64                   64        0.142        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  
(none)                      clk_fpga_0    
(none)                      lvds_clk_0    
(none)                      lvds_clk_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.203ns (24.747%)  route 6.699ns (75.253%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.523    10.780    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.273    11.053 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.410    11.463    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.203ns (24.747%)  route 6.699ns (75.253%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.523    10.780    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.273    11.053 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.410    11.463    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.203ns (24.747%)  route 6.699ns (75.253%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.523    10.780    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.273    11.053 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.410    11.463    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.203ns (24.747%)  route 6.699ns (75.253%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.523    10.780    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.273    11.053 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.410    11.463    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 2.198ns (24.255%)  route 6.864ns (75.745%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.515    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.268    11.040 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1/O
                         net (fo=8, routed)           0.584    11.623    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X9Y42          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X9Y42          FDRE (Setup_fdre_C_CE)      -0.168    12.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[1]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 2.198ns (24.248%)  route 6.867ns (75.752%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.515    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.268    11.040 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1/O
                         net (fo=8, routed)           0.586    11.626    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X8Y43          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[2]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.136    12.213    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[2]
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 2.198ns (24.340%)  route 6.832ns (75.660%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 12.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.515    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.268    11.040 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1/O
                         net (fo=8, routed)           0.552    11.591    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.329    12.311    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X11Y45         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[7]/C
                         clock pessimism              0.193    12.504    
                         clock uncertainty           -0.154    12.350    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.168    12.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[7]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.203ns (24.789%)  route 6.684ns (75.211%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.523    10.780    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.273    11.053 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.395    11.448    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X8Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X8Y41          FDRE (Setup_fdre_C_CE)      -0.299    12.049    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.203ns (24.789%)  route 6.684ns (75.211%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.523    10.780    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.273    11.053 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.395    11.448    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X8Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X8Y41          FDRE (Setup_fdre_C_CE)      -0.299    12.049    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.203ns (24.789%)  route 6.684ns (75.211%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.482     2.561    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X16Y41         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.433     2.994 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          1.187     4.181    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.105     4.286 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.570     4.855    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.105     4.960 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.724     5.685    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.126     5.811 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.913     6.723    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.267     6.990 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.341     7.331    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     7.436 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.347     7.783    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.110     7.893 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.687     8.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.269     8.848 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.250     9.099    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I2_O)        0.283     9.382 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.748    10.130    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.127    10.257 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.523    10.780    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.273    11.053 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.395    11.448    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X8Y41          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X8Y41          FDRE (Setup_fdre_C_CE)      -0.299    12.049    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y85         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.110     1.141    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y86         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     1.186    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y86         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.953%)  route 0.195ns (58.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y34         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.195     1.229    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD3
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.823     1.189    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.263     0.926    
    SLICE_X46Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.166    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.953%)  route 0.195ns (58.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y34         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.195     1.229    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD3
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.823     1.189    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK
                         clock pessimism             -0.263     0.926    
    SLICE_X46Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.166    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.953%)  route 0.195ns (58.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y34         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.195     1.229    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD3
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.823     1.189    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.263     0.926    
    SLICE_X46Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.166    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.953%)  route 0.195ns (58.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y34         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=43, routed)          0.195     1.229    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/ADDRD3
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.823     1.189    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X46Y34         RAMD64E                                      r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/CLK
                         clock pessimism             -0.263     0.926    
    SLICE_X46Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.166    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.093%)  route 0.158ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.626     0.962    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.158     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.895     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.198    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.093%)  route 0.158ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.626     0.962    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.158     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.895     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.198    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.093%)  route 0.158ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.626     0.962    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.158     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.895     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.198    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.093%)  route 0.158ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.626     0.962    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.158     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.895     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.198    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.093%)  route 0.158ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.626     0.962    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.158     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.895     1.261    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y48          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.198    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y10  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y10  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y11  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y11  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         14.000      12.408     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           60  Failing Endpoints,  Worst Slack       -0.554ns,  Total Violation      -16.716ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.958ns (29.012%)  route 2.344ns (70.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 8.003 - 2.778 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.986    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDCE (Prop_fdce_C_Q)         0.433     6.419 f  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.567     6.986    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[3]
    SLICE_X46Y110        LUT5 (Prop_lut5_I0_O)        0.105     7.091 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.239     7.330    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.435 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.500     7.936    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I1_O)        0.105     8.041 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.492     8.532    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]
    SLICE_X44Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.637 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2/O
                         net (fo=1, routed)           0.546     9.183    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I1_O)        0.105     9.288 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     9.288    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     8.003    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C
                         clock pessimism              0.734     8.737    
                         clock uncertainty           -0.035     8.702    
    SLICE_X44Y110        FDCE (Setup_fdce_C_D)        0.032     8.734    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.533ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.007ns (30.592%)  route 2.285ns (69.408%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 8.002 - 2.778 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.555     5.982    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDCE (Prop_fdce_C_Q)         0.348     6.330 r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.607     6.937    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[21]
    SLICE_X47Y111        LUT4 (Prop_lut4_I2_O)        0.239     7.176 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_13/O
                         net (fo=1, routed)           0.112     7.288    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_13_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I4_O)        0.105     7.393 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_9/O
                         net (fo=4, routed)           0.652     8.045    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_9_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.105     8.150 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_6/O
                         net (fo=3, routed)           0.473     8.622    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_6_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I0_O)        0.105     8.727 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2/O
                         net (fo=1, routed)           0.442     9.169    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2_n_0
    SLICE_X46Y112        LUT6 (Prop_lut6_I1_O)        0.105     9.274 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     9.274    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     8.002    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                         clock pessimism              0.702     8.704    
                         clock uncertainty           -0.035     8.669    
    SLICE_X46Y112        FDCE (Setup_fdce_C_D)        0.072     8.741    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.890ns (57.902%)  route 1.374ns (42.098%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 8.003 - 2.778 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.558     5.985    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.379     6.364 r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/Q
                         net (fo=19, routed)          0.680     7.045    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[1]
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     7.590 r  main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.590    main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.688 r  main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.786    main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 r  main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.884    main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.982 r  main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.080 r  main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.080    main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.280 r  main_design_i/noip_lvds_stream_0/U0/i_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.694     8.973    main_design_i/noip_lvds_stream_0/U0/data1[27]
    SLICE_X48Y110        LUT2 (Prop_lut2_I1_O)        0.276     9.249 r  main_design_i/noip_lvds_stream_0/U0/i[27]_i_1/O
                         net (fo=1, routed)           0.000     9.249    main_design_i/noip_lvds_stream_0/U0/i[27]
    SLICE_X48Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     8.003    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[27]/C
                         clock pessimism              0.702     8.705    
                         clock uncertainty           -0.035     8.670    
    SLICE_X48Y110        FDCE (Setup_fdce_C_D)        0.069     8.739    main_design_i/noip_lvds_stream_0/U0/i_reg[27]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.985ns (59.691%)  route 1.340ns (40.310%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 8.003 - 2.778 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.558     5.985    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.379     6.364 r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/Q
                         net (fo=19, routed)          0.680     7.045    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[1]
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     7.590 r  main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.590    main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.688 r  main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.786    main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 r  main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.884    main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.982 r  main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.080 r  main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.080    main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.178 r  main_design_i/noip_lvds_stream_0/U0/i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.178    main_design_i/noip_lvds_stream_0/U0/i_reg[28]_i_2_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.378 r  main_design_i/noip_lvds_stream_0/U0/i_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.660     9.038    main_design_i/noip_lvds_stream_0/U0/data1[31]
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.273     9.311 r  main_design_i/noip_lvds_stream_0/U0/i[31]_i_1/O
                         net (fo=1, routed)           0.000     9.311    main_design_i/noip_lvds_stream_0/U0/i[31]
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     8.003    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[31]/C
                         clock pessimism              0.734     8.737    
                         clock uncertainty           -0.035     8.702    
    SLICE_X46Y110        FDCE (Setup_fdce_C_D)        0.106     8.808    main_design_i/noip_lvds_stream_0/U0/i_reg[31]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.007ns (30.855%)  route 2.257ns (69.145%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 8.002 - 2.778 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.555     5.982    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDCE (Prop_fdce_C_Q)         0.348     6.330 r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.607     6.937    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[21]
    SLICE_X47Y111        LUT4 (Prop_lut4_I2_O)        0.239     7.176 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_13/O
                         net (fo=1, routed)           0.112     7.288    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_13_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I4_O)        0.105     7.393 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_9/O
                         net (fo=4, routed)           0.652     8.045    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_9_n_0
    SLICE_X44Y113        LUT3 (Prop_lut3_I0_O)        0.105     8.150 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_6/O
                         net (fo=3, routed)           0.347     8.496    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_6_n_0
    SLICE_X47Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.601 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_2/O
                         net (fo=1, routed)           0.540     9.141    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_2_n_0
    SLICE_X46Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.246 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     9.246    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     8.002    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.702     8.704    
                         clock uncertainty           -0.035     8.669    
    SLICE_X46Y112        FDCE (Setup_fdce_C_D)        0.076     8.745    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.486ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 2.027ns (61.901%)  route 1.248ns (38.099%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 8.003 - 2.778 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.558     5.985    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDCE (Prop_fdce_C_Q)         0.379     6.364 r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/Q
                         net (fo=19, routed)          0.680     7.045    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[1]
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     7.590 r  main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.590    main_design_i/noip_lvds_stream_0/U0/i_reg[4]_i_2_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.688 r  main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    main_design_i/noip_lvds_stream_0/U0/i_reg[8]_i_2_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.786    main_design_i/noip_lvds_stream_0/U0/i_reg[12]_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 r  main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.884    main_design_i/noip_lvds_stream_0/U0/i_reg[16]_i_2_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.982 r  main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.982    main_design_i/noip_lvds_stream_0/U0/i_reg[20]_i_2_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.080 r  main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.080    main_design_i/noip_lvds_stream_0/U0/i_reg[24]_i_2_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.178 r  main_design_i/noip_lvds_stream_0/U0/i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.178    main_design_i/noip_lvds_stream_0/U0/i_reg[28]_i_2_n_0
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.443 r  main_design_i/noip_lvds_stream_0/U0/i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.567     9.010    main_design_i/noip_lvds_stream_0/U0/data1[30]
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.250     9.260 r  main_design_i/noip_lvds_stream_0/U0/i[30]_i_1/O
                         net (fo=1, routed)           0.000     9.260    main_design_i/noip_lvds_stream_0/U0/i[30]
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     8.003    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                         clock pessimism              0.734     8.737    
                         clock uncertainty           -0.035     8.702    
    SLICE_X46Y110        FDCE (Setup_fdce_C_D)        0.072     8.774    main_design_i/noip_lvds_stream_0/U0/i_reg[30]
  -------------------------------------------------------------------
                         required time                          8.774    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.958ns (29.898%)  route 2.246ns (70.102%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 8.000 - 2.778 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.986    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDCE (Prop_fdce_C_Q)         0.433     6.419 f  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.567     6.986    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[3]
    SLICE_X46Y110        LUT5 (Prop_lut5_I0_O)        0.105     7.091 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.239     7.330    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.435 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.500     7.936    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I1_O)        0.105     8.041 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.586     8.627    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]
    SLICE_X44Y114        LUT6 (Prop_lut6_I2_O)        0.105     8.732 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_2/O
                         net (fo=1, routed)           0.353     9.085    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_2_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I1_O)        0.105     9.190 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     9.190    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X44Y114        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.386     8.000    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y114        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                         clock pessimism              0.734     8.734    
                         clock uncertainty           -0.035     8.699    
    SLICE_X44Y114        FDCE (Setup_fdce_C_D)        0.030     8.729    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.853ns (28.389%)  route 2.152ns (71.611%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 8.002 - 2.778 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.986    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDCE (Prop_fdce_C_Q)         0.433     6.419 f  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.567     6.986    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[3]
    SLICE_X46Y110        LUT5 (Prop_lut5_I0_O)        0.105     7.091 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.239     7.330    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.435 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.534     7.970    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.105     8.075 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2/O
                         net (fo=8, routed)           0.549     8.624    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I1_O)        0.105     8.729 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_4/O
                         net (fo=2, routed)           0.262     8.991    main_design_i/noip_lvds_stream_0/U0/lvds_data_words[0][6]_i_1_n_0
    SLICE_X44Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     8.002    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
                         clock pessimism              0.734     8.736    
                         clock uncertainty           -0.035     8.701    
    SLICE_X44Y112        FDCE (Setup_fdce_C_CE)      -0.168     8.533    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.853ns (28.445%)  route 2.146ns (71.555%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 8.002 - 2.778 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.986    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDCE (Prop_fdce_C_Q)         0.433     6.419 f  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.567     6.986    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[3]
    SLICE_X46Y110        LUT5 (Prop_lut5_I0_O)        0.105     7.091 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.239     7.330    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.435 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.534     7.970    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.105     8.075 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2/O
                         net (fo=8, routed)           0.539     8.613    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X44Y112        LUT3 (Prop_lut3_I2_O)        0.105     8.718 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_4/O
                         net (fo=2, routed)           0.267     8.985    main_design_i/noip_lvds_stream_0/U0/lvds_data_words[0][5]_i_1_n_0
    SLICE_X47Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     8.002    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/C
                         clock pessimism              0.734     8.736    
                         clock uncertainty           -0.035     8.701    
    SLICE_X47Y112        FDCE (Setup_fdce_C_CE)      -0.168     8.533    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.958ns (29.977%)  route 2.238ns (70.024%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 8.001 - 2.778 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.559     5.986    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDCE (Prop_fdce_C_Q)         0.433     6.419 f  main_design_i/noip_lvds_stream_0/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.567     6.986    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[3]
    SLICE_X46Y110        LUT5 (Prop_lut5_I0_O)        0.105     7.091 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11/O
                         net (fo=1, routed)           0.239     7.330    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_11_n_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.435 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.534     7.970    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.105     8.075 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2/O
                         net (fo=8, routed)           0.549     8.624    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X44Y111        LUT3 (Prop_lut3_I1_O)        0.105     8.729 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_4/O
                         net (fo=2, routed)           0.348     9.077    main_design_i/noip_lvds_stream_0/U0/lvds_data_words[0][6]_i_1_n_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I2_O)        0.105     9.182 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.182    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X44Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.387     8.001    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C
                         clock pessimism              0.734     8.735    
                         clock uncertainty           -0.035     8.700    
    SLICE_X44Y113        FDCE (Setup_fdce_C_D)        0.032     8.732    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                 -0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.819%)  route 0.148ns (51.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.636     2.681    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y113        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.141     2.822 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.148     2.970    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X39Y113        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y113        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.569     2.714    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.070     2.784    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.561%)  route 0.083ns (28.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.638     2.683    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.164     2.847 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.083     2.930    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X39Y111        LUT6 (Prop_lut6_I0_O)        0.045     2.975 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.975    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X39Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.590     2.696    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.092     2.788    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.981%)  route 0.159ns (53.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.636     2.681    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDRE (Prop_fdre_C_Q)         0.141     2.822 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.159     2.981    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X41Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.589     2.694    
    SLICE_X41Y114        FDRE (Hold_fdre_C_D)         0.070     2.764    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.647%)  route 0.126ns (43.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.634     2.679    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y117        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.164     2.843 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/Q
                         net (fo=2, routed)           0.126     2.969    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3]
    SLICE_X46Y117        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.904     3.280    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y117        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism             -0.601     2.679    
    SLICE_X46Y117        FDCE (Hold_fdce_C_D)         0.060     2.739    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.361%)  route 0.176ns (48.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.638     2.683    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     2.824 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.176     3.001    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X40Y111        LUT5 (Prop_lut5_I2_O)        0.045     3.046 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.046    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X40Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.569     2.717    
    SLICE_X40Y111        FDRE (Hold_fdre_C_D)         0.092     2.809    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.827%)  route 0.187ns (50.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.638     2.683    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     2.824 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.187     3.012    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X38Y111        LUT3 (Prop_lut3_I1_O)        0.045     3.057 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.057    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.590     2.696    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     2.817    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.364%)  route 0.155ns (42.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.636     2.681    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.164     2.845 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.155     3.001    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X40Y114        LUT5 (Prop_lut5_I3_O)        0.045     3.046 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.046    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[9]
    SLICE_X40Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                         clock pessimism             -0.569     2.714    
    SLICE_X40Y114        FDRE (Hold_fdre_C_D)         0.092     2.806    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.476%)  route 0.160ns (41.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.637     2.682    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDSE (Prop_fdse_C_Q)         0.128     2.810 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.160     2.971    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X42Y112        LUT2 (Prop_lut2_I0_O)        0.098     3.069 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.069    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[1]
    SLICE_X42Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.587     2.697    
    SLICE_X42Y112        FDRE (Hold_fdre_C_D)         0.121     2.818    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.571%)  route 0.148ns (41.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.637     2.682    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     2.846 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.148     2.994    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X41Y112        LUT6 (Prop_lut6_I1_O)        0.045     3.039 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     3.039    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.587     2.697    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.091     2.788    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (53.989%)  route 0.126ns (46.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.634     2.679    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y117        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.148     2.827 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/Q
                         net (fo=2, routed)           0.126     2.953    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5]
    SLICE_X46Y117        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.904     3.280    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y117        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism             -0.601     2.679    
    SLICE_X46Y117        FDCE (Hold_fdce_C_D)         0.022     2.701    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_0_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.778       1.186      BUFGCTRL_X0Y0  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X37Y114  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X37Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X38Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X39Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X39Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X38Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X39Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X38Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X39Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y114  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y114  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X38Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X38Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y114  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y114  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X38Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X38Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y113  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X39Y112  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1
  To Clock:  lvds_clk_1

Setup :           64  Failing Endpoints,  Worst Slack       -0.748ns,  Total Violation      -21.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.748ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.948ns (29.050%)  route 2.315ns (70.950%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 7.043 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.398     5.080 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.508     5.588    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.235     5.823 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.330     6.153    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.105     6.258 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.539     6.797    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X44Y104        LUT4 (Prop_lut4_I0_O)        0.105     6.902 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3/O
                         net (fo=6, routed)           0.523     7.425    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3_n_0
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.105     7.530 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_3/O
                         net (fo=2, routed)           0.415     7.946    main_design_i/noip_lvds_stream_1/U0/lvds_data_words[0][3]_i_1_n_0
    SLICE_X43Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     7.043    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C
                         clock pessimism              0.358     7.401    
                         clock uncertainty           -0.035     7.366    
    SLICE_X43Y103        FDCE (Setup_fdce_C_CE)      -0.168     7.198    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 -0.748    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 2.077ns (60.529%)  route 1.354ns (39.471%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.042 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDCE (Prop_fdce_C_Q)         0.398     5.080 r  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/Q
                         net (fo=2, routed)           0.556     5.636    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[5]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     6.310 r  main_design_i/noip_lvds_stream_1/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.310    main_design_i/noip_lvds_stream_1/U0/i_reg[8]_i_2_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  main_design_i/noip_lvds_stream_1/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.408    main_design_i/noip_lvds_stream_1/U0/i_reg[12]_i_2_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.506 r  main_design_i/noip_lvds_stream_1/U0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.506    main_design_i/noip_lvds_stream_1/U0/i_reg[16]_i_2_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.604 r  main_design_i/noip_lvds_stream_1/U0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.604    main_design_i/noip_lvds_stream_1/U0/i_reg[20]_i_2_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.702 r  main_design_i/noip_lvds_stream_1/U0/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.702    main_design_i/noip_lvds_stream_1/U0/i_reg[24]_i_2_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.800 r  main_design_i/noip_lvds_stream_1/U0/i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.800    main_design_i/noip_lvds_stream_1/U0/i_reg[28]_i_2_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.065 r  main_design_i/noip_lvds_stream_1/U0/i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.798     7.864    main_design_i/noip_lvds_stream_1/U0/data1[30]
    SLICE_X47Y103        LUT2 (Prop_lut2_I1_O)        0.250     8.114 r  main_design_i/noip_lvds_stream_1/U0/i[30]_i_1/O
                         net (fo=1, routed)           0.000     8.114    main_design_i/noip_lvds_stream_1/U0/i[30]
    SLICE_X47Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     7.042    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                         clock pessimism              0.358     7.400    
                         clock uncertainty           -0.035     7.365    
    SLICE_X47Y103        FDCE (Setup_fdce_C_D)        0.030     7.395    main_design_i/noip_lvds_stream_1/U0/i_reg[30]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.053ns (30.754%)  route 2.371ns (69.246%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 7.043 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.398     5.080 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.508     5.588    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.235     5.823 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.330     6.153    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.105     6.258 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.479     6.738    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.105     6.843 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.585     7.427    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X45Y105        LUT5 (Prop_lut5_I1_O)        0.105     7.532 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_2/O
                         net (fo=1, routed)           0.469     8.001    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_2_n_0
    SLICE_X40Y105        LUT5 (Prop_lut5_I1_O)        0.105     8.106 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     8.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     7.043    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C
                         clock pessimism              0.358     7.401    
                         clock uncertainty           -0.035     7.366    
    SLICE_X40Y105        FDCE (Setup_fdce_C_D)        0.033     7.399    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.979ns (59.501%)  route 1.347ns (40.499%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.042 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDCE (Prop_fdce_C_Q)         0.398     5.080 r  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/Q
                         net (fo=2, routed)           0.556     5.636    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[5]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     6.310 r  main_design_i/noip_lvds_stream_1/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.310    main_design_i/noip_lvds_stream_1/U0/i_reg[8]_i_2_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  main_design_i/noip_lvds_stream_1/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.408    main_design_i/noip_lvds_stream_1/U0/i_reg[12]_i_2_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.506 r  main_design_i/noip_lvds_stream_1/U0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.506    main_design_i/noip_lvds_stream_1/U0/i_reg[16]_i_2_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.604 r  main_design_i/noip_lvds_stream_1/U0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.604    main_design_i/noip_lvds_stream_1/U0/i_reg[20]_i_2_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.702 r  main_design_i/noip_lvds_stream_1/U0/i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.702    main_design_i/noip_lvds_stream_1/U0/i_reg[24]_i_2_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.967 r  main_design_i/noip_lvds_stream_1/U0/i_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.647     7.615    main_design_i/noip_lvds_stream_1/U0/data1[26]
    SLICE_X46Y103        LUT2 (Prop_lut2_I1_O)        0.250     7.865 r  main_design_i/noip_lvds_stream_1/U0/i[26]_i_1/O
                         net (fo=1, routed)           0.144     8.008    main_design_i/noip_lvds_stream_1/U0/i[26]
    SLICE_X47Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     7.042    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[26]/C
                         clock pessimism              0.358     7.400    
                         clock uncertainty           -0.035     7.365    
    SLICE_X47Y103        FDCE (Setup_fdce_C_D)       -0.059     7.306    main_design_i/noip_lvds_stream_1/U0/i_reg[26]
  -------------------------------------------------------------------
                         required time                          7.306    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.053ns (30.823%)  route 2.363ns (69.177%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.042 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.398     5.080 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.508     5.588    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.235     5.823 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.330     6.153    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.105     6.258 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.539     6.797    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X44Y104        LUT4 (Prop_lut4_I0_O)        0.105     6.902 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3/O
                         net (fo=6, routed)           0.523     7.425    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3_n_0
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.105     7.530 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_3/O
                         net (fo=2, routed)           0.463     7.994    main_design_i/noip_lvds_stream_1/U0/lvds_data_words[0][3]_i_1_n_0
    SLICE_X45Y103        LUT6 (Prop_lut6_I2_O)        0.105     8.099 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     8.099    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     7.042    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C
                         clock pessimism              0.390     7.432    
                         clock uncertainty           -0.035     7.397    
    SLICE_X45Y103        FDCE (Setup_fdce_C_D)        0.030     7.427    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          7.427    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.597ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.948ns (30.452%)  route 2.165ns (69.548%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 7.043 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.398     5.080 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.508     5.588    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.235     5.823 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.330     6.153    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.105     6.258 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.539     6.797    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X44Y104        LUT4 (Prop_lut4_I0_O)        0.105     6.902 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3/O
                         net (fo=6, routed)           0.282     7.183    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_3_n_0
    SLICE_X46Y104        LUT3 (Prop_lut3_I1_O)        0.105     7.288 r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words[0][2]_i_1/O
                         net (fo=2, routed)           0.507     7.796    main_design_i/noip_lvds_stream_1/U0/lvds_data_words[0][2]_i_1_n_0
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     7.043    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/C
                         clock pessimism              0.358     7.401    
                         clock uncertainty           -0.035     7.366    
    SLICE_X43Y104        FDCE (Setup_fdce_C_CE)      -0.168     7.198    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 -0.597    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.053ns (31.844%)  route 2.254ns (68.156%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.042 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.398     5.080 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.508     5.588    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.235     5.823 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.330     6.153    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.105     6.258 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.479     6.738    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.105     6.843 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.497     7.339    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X45Y105        LUT4 (Prop_lut4_I0_O)        0.105     7.444 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_4/O
                         net (fo=7, routed)           0.440     7.884    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_4_n_0
    SLICE_X44Y106        LUT6 (Prop_lut6_I4_O)        0.105     7.989 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     7.989    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X44Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     7.042    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/C
                         clock pessimism              0.390     7.432    
                         clock uncertainty           -0.035     7.397    
    SLICE_X44Y106        FDCE (Setup_fdce_C_D)        0.032     7.429    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.053ns (31.334%)  route 2.308ns (68.666%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.042 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.398     5.080 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.508     5.588    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.235     5.823 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.330     6.153    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.105     6.258 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.479     6.738    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.105     6.843 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.497     7.339    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X45Y105        LUT4 (Prop_lut4_I0_O)        0.105     7.444 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_4/O
                         net (fo=7, routed)           0.494     7.938    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_4_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.105     8.043 r  main_design_i/noip_lvds_stream_1/U0/i[3]_i_1/O
                         net (fo=1, routed)           0.000     8.043    main_design_i/noip_lvds_stream_1/U0/i[3]
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     7.042    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                         clock pessimism              0.418     7.460    
                         clock uncertainty           -0.035     7.425    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.072     7.497    main_design_i/noip_lvds_stream_1/U0/i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.535ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.380ns (42.466%)  route 1.870ns (57.534%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.042 - 2.778 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.561     4.683    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.379     5.062 f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/Q
                         net (fo=10, routed)          0.626     5.688    main_design_i/noip_lvds_stream_1/U0/bitslip__0[2]
    SLICE_X42Y103        LUT2 (Prop_lut2_I1_O)        0.105     5.793 r  main_design_i/noip_lvds_stream_1/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.793    main_design_i/noip_lvds_stream_1/U0/i__carry_i_3_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     6.202 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.410     6.612    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word33_in
    SLICE_X45Y104        LUT2 (Prop_lut2_I0_O)        0.277     6.889 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5/O
                         net (fo=4, routed)           0.378     7.268    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_5_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I3_O)        0.105     7.373 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_4/O
                         net (fo=1, routed)           0.456     7.828    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_4_n_0
    SLICE_X45Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.933 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     7.933    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     7.042    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.358     7.400    
                         clock uncertainty           -0.035     7.365    
    SLICE_X45Y103        FDCE (Setup_fdce_C_D)        0.033     7.398    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 -0.535    

Slack (VIOLATED) :        -0.526ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.053ns (32.167%)  route 2.221ns (67.833%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.042 - 2.778 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.560     4.682    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.398     5.080 f  main_design_i/noip_lvds_stream_1/U0/i_reg[27]/Q
                         net (fo=2, routed)           0.508     5.588    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[27]
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.235     5.823 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10/O
                         net (fo=1, routed)           0.330     6.153    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.105     6.258 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7/O
                         net (fo=4, routed)           0.479     6.738    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.105     6.843 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=40, routed)          0.497     7.339    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]
    SLICE_X45Y105        LUT4 (Prop_lut4_I0_O)        0.105     7.444 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_4/O
                         net (fo=7, routed)           0.407     7.851    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_4_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.105     7.956 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     7.956    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X44Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     7.042    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C
                         clock pessimism              0.390     7.432    
                         clock uncertainty           -0.035     7.397    
    SLICE_X44Y104        FDCE (Setup_fdce_C_D)        0.033     7.430    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                 -0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.622%)  route 0.079ns (32.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.878    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDCE (Prop_fdce_C_Q)         0.164     2.042 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/Q
                         net (fo=3, routed)           0.079     2.121    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[1]
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism             -0.375     1.878    
    SLICE_X42Y108        FDCE (Hold_fdce_C_D)         0.053     1.931    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.258%)  route 0.099ns (37.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.880    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y102        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDSE (Prop_fdse_C_Q)         0.164     2.044 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.099     2.144    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X46Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.255    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.375     1.880    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.060     1.940    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.977%)  route 0.165ns (47.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.878    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y105        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     2.019 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.165     2.184    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X49Y103        LUT5 (Prop_lut5_I0_O)        0.045     2.229 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.229    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.360     1.894    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.092     1.986    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.895%)  route 0.153ns (45.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.878    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     2.019 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.153     2.172    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.045     2.217 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.217    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.376     1.878    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.092     1.970    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.024%)  route 0.164ns (43.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.880    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y102        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDSE (Prop_fdse_C_Q)         0.164     2.044 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.164     2.208    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X46Y102        LUT5 (Prop_lut5_I1_O)        0.045     2.253 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.253    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X46Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.255    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.375     1.880    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.121     2.001    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.725%)  route 0.166ns (44.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.880    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y102        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDSE (Prop_fdse_C_Q)         0.164     2.044 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.166     2.210    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I2_O)        0.045     2.255 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.255    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X46Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.255    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.375     1.880    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.121     2.001    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.145%)  route 0.178ns (48.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.878    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y105        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDSE (Prop_fdse_C_Q)         0.141     2.019 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.178     2.197    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X49Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.242 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.242    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.360     1.894    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.091     1.985    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.638     1.879    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDCE (Prop_fdce_C_Q)         0.141     2.020 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.167     2.187    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en
    SLICE_X47Y106        LUT6 (Prop_lut6_I5_O)        0.045     2.232 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     2.232    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1_n_0
    SLICE_X47Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism             -0.375     1.879    
    SLICE_X47Y106        FDCE (Hold_fdce_C_D)         0.091     1.970    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.760%)  route 0.202ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.880    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     2.044 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.202     2.246    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.341     1.913    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.071     1.984    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.148%)  route 0.189ns (50.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.637     1.878    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     2.019 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.189     2.208    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X48Y104        LUT5 (Prop_lut5_I2_O)        0.042     2.250 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.250    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.376     1.878    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.107     1.985    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_1_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.778       1.186      BUFGCTRL_X0Y18  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X48Y106   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X49Y105   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X46Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X41Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X48Y104   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X47Y104   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X48Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X41Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X48Y104   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X48Y106   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X48Y106   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X49Y105   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X49Y105   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y104   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y104   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X48Y106   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X48Y106   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X49Y105   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X49Y105   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y102   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y104   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y104   main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           46  Failing Endpoints,  Worst Slack       -3.548ns,  Total Violation     -154.108ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.548ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.561ns  (logic 0.484ns (8.703%)  route 5.077ns (91.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 55.229 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.674    58.200    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X42Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    55.229    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000    55.229    
                         clock uncertainty           -0.154    55.075    
    SLICE_X42Y112        FDRE (Setup_fdre_C_R)       -0.423    54.652    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         54.652    
                         arrival time                         -58.200    
  -------------------------------------------------------------------
                         slack                                 -3.548    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.507ns  (logic 0.484ns (8.789%)  route 5.023ns (91.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 55.228 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.620    58.146    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X38Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388    55.228    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y114        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism              0.000    55.228    
                         clock uncertainty           -0.154    55.074    
    SLICE_X38Y114        FDRE (Setup_fdre_C_R)       -0.423    54.651    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         54.651    
                         arrival time                         -58.146    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.502ns  (logic 0.484ns (8.796%)  route 5.018ns (91.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 55.229 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.616    58.141    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y113        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    55.229    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y113        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000    55.229    
                         clock uncertainty           -0.154    55.075    
    SLICE_X38Y113        FDRE (Setup_fdre_C_R)       -0.423    54.652    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         54.652    
                         arrival time                         -58.141    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.447ns  (logic 0.484ns (8.886%)  route 4.963ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.560    58.086    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X38Y112        FDRE (Setup_fdre_C_R)       -0.423    54.653    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         54.653    
                         arrival time                         -58.086    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.447ns  (logic 0.484ns (8.886%)  route 4.963ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.560    58.086    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X38Y112        FDRE (Setup_fdre_C_R)       -0.423    54.653    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         54.653    
                         arrival time                         -58.086    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.447ns  (logic 0.484ns (8.886%)  route 4.963ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.560    58.086    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X38Y112        FDRE (Setup_fdre_C_R)       -0.423    54.653    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         54.653    
                         arrival time                         -58.086    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.433ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.447ns  (logic 0.484ns (8.886%)  route 4.963ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.560    58.086    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X38Y112        FDRE (Setup_fdre_C_R)       -0.423    54.653    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         54.653    
                         arrival time                         -58.086    
  -------------------------------------------------------------------
                         slack                                 -3.433    

Slack (VIOLATED) :        -3.424ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.439ns  (logic 0.484ns (8.899%)  route 4.955ns (91.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.552    58.078    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X38Y111        FDRE (Setup_fdre_C_R)       -0.423    54.653    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         54.653    
                         arrival time                         -58.078    
  -------------------------------------------------------------------
                         slack                                 -3.424    

Slack (VIOLATED) :        -3.424ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.439ns  (logic 0.484ns (8.899%)  route 4.955ns (91.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.552    58.078    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X38Y111        FDRE (Setup_fdre_C_R)       -0.423    54.653    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         54.653    
                         arrival time                         -58.078    
  -------------------------------------------------------------------
                         slack                                 -3.424    

Slack (VIOLATED) :        -3.424ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.439ns  (logic 0.484ns (8.899%)  route 4.955ns (91.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.552    58.078    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X38Y111        FDRE (Setup_fdre_C_R)       -0.423    54.653    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         54.653    
                         arrival time                         -58.078    
  -------------------------------------------------------------------
                         slack                                 -3.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.186ns (6.887%)  route 2.515ns (93.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.232     3.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y112        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     3.284    
                         clock uncertainty            0.154     3.438    
    SLICE_X41Y112        FDSE (Hold_fdse_C_S)        -0.018     3.420    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.186ns (6.887%)  route 2.515ns (93.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.232     3.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000     3.284    
                         clock uncertainty            0.154     3.438    
    SLICE_X41Y112        FDRE (Hold_fdre_C_R)        -0.018     3.420    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.186ns (6.887%)  route 2.515ns (93.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.232     3.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     3.284    
                         clock uncertainty            0.154     3.438    
    SLICE_X41Y112        FDRE (Hold_fdre_C_R)        -0.018     3.420    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.186ns (6.887%)  route 2.515ns (93.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.232     3.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.000     3.284    
                         clock uncertainty            0.154     3.438    
    SLICE_X41Y112        FDRE (Hold_fdre_C_R)        -0.018     3.420    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.186ns (6.887%)  route 2.515ns (93.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.232     3.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.000     3.284    
                         clock uncertainty            0.154     3.438    
    SLICE_X41Y112        FDRE (Hold_fdre_C_R)        -0.018     3.420    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.186ns (6.887%)  route 2.515ns (93.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.232     3.676    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y112        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.000     3.284    
                         clock uncertainty            0.154     3.438    
    SLICE_X41Y112        FDRE (Hold_fdre_C_R)        -0.018     3.420    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.186ns (6.779%)  route 2.558ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.275     3.719    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X38Y111        FDRE (Hold_fdre_C_R)         0.009     3.449    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.186ns (6.779%)  route 2.558ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.275     3.719    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X38Y111        FDRE (Hold_fdre_C_R)         0.009     3.449    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.186ns (6.779%)  route 2.558ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.275     3.719    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y111        FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X38Y111        FDRE (Hold_fdre_C_R)         0.009     3.449    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.186ns (6.819%)  route 2.542ns (93.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.259     3.703    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X37Y113        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X37Y113        FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000     3.283    
                         clock uncertainty            0.154     3.437    
    SLICE_X37Y113        FDSE (Hold_fdse_C_S)        -0.018     3.419    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -3.419    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_1

Setup :           46  Failing Endpoints,  Worst Slack       -2.521ns,  Total Violation     -108.520ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.645ns  (logic 0.484ns (13.279%)  route 3.161ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.776    56.284    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_2_alias
    SLICE_X41Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X41Y104        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.284    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.645ns  (logic 0.484ns (13.279%)  route 3.161ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.776    56.284    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_2_alias
    SLICE_X41Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X41Y104        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.284    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.351%)  route 3.141ns (86.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.756    56.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_2_alias
    SLICE_X40Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.264    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.351%)  route 3.141ns (86.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.756    56.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_2_alias
    SLICE_X40Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.264    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.351%)  route 3.141ns (86.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.756    56.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_2_alias
    SLICE_X40Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.264    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.352%)  route 3.141ns (86.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.756    56.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_2_alias
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.264    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.352%)  route 3.141ns (86.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.756    56.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_2_alias
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.264    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.352%)  route 3.141ns (86.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.756    56.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_2_alias
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.264    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.352%)  route 3.141ns (86.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.756    56.264    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_2_alias
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y102        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.352    53.763    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         53.763    
                         arrival time                         -56.264    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.543ns  (logic 0.484ns (13.660%)  route 3.059ns (86.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 54.268 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.408    54.426    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.105    54.531 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          1.652    56.182    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/fifo_srst_repN_alias
    SLICE_X48Y106        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    54.268    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X48Y106        FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000    54.268    
                         clock uncertainty           -0.154    54.114    
    SLICE_X48Y106        FDSE (Setup_fdse_C_S)       -0.352    53.762    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         53.762    
                         arrival time                         -56.182    
  -------------------------------------------------------------------
                         slack                                 -2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.186ns (11.149%)  route 1.482ns (88.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.760     2.643    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X47Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X47Y104        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.124%)  route 1.486ns (88.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.763     2.647    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X49Y103        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.124%)  route 1.486ns (88.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.763     2.647    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X49Y103        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.186ns (11.124%)  route 1.486ns (88.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.763     2.647    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X49Y103        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.099%)  route 1.490ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.767     2.651    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X48Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X48Y103        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.099%)  route 1.490ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.767     2.651    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X48Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y103        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X48Y103        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.186ns (10.960%)  route 1.511ns (89.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.788     2.672    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X48Y104        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.186ns (10.960%)  route 1.511ns (89.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.788     2.672    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X48Y104        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.186ns (10.960%)  route 1.511ns (89.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.788     2.672    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X48Y104        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.186ns (10.960%)  route 1.511ns (89.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.723     1.839    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          0.788     2.672    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y104        FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X48Y104        FDRE (Hold_fdre_C_R)        -0.018     2.390    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.484ns (22.752%)  route 1.643ns (77.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.785     4.766    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y87         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X43Y87         FDCE (Recov_fdce_C_CLR)     -0.327     6.842    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.484ns (22.752%)  route 1.643ns (77.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.785     4.766    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y87         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X43Y87         FDCE (Recov_fdce_C_CLR)     -0.327     6.842    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.484ns (22.883%)  route 1.631ns (77.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.773     4.754    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X43Y88         FDCE (Recov_fdce_C_CLR)     -0.327     6.842    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.484ns (22.883%)  route 1.631ns (77.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.773     4.754    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X43Y88         FDCE (Recov_fdce_C_CLR)     -0.327     6.842    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.484ns (22.883%)  route 1.631ns (77.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.773     4.754    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X43Y88         FDCE (Recov_fdce_C_CLR)     -0.327     6.842    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.484ns (22.883%)  route 1.631ns (77.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.773     4.754    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y88         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X43Y88         FDCE (Recov_fdce_C_CLR)     -0.327     6.842    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.484ns (22.752%)  route 1.643ns (77.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.785     4.766    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X42Y87         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X42Y87         FDCE (Recov_fdce_C_CLR)     -0.254     6.915    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.484ns (22.752%)  route 1.643ns (77.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.785     4.766    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X42Y87         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X42Y87         FDCE (Recov_fdce_C_CLR)     -0.254     6.915    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.484ns (22.752%)  route 1.643ns (77.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.785     4.766    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X42Y87         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X42Y87         FDCE (Recov_fdce_C_CLR)     -0.254     6.915    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.484ns (22.752%)  route 1.643ns (77.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.859     3.877    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.105     3.982 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         0.785     4.766    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X42Y87         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.323    
                         clock uncertainty           -0.154     7.169    
    SLICE_X42Y87         FDCE (Recov_fdce_C_CLR)     -0.254     6.915    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.632%)  route 0.128ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.616     0.952    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X4Y29          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDPE (Prop_fdpe_C_Q)         0.148     1.100 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.128     1.227    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X4Y30          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.884     1.250    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X4Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.967    
    SLICE_X4Y30          FDPE (Remov_fdpe_C_PRE)     -0.124     0.843    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.632%)  route 0.128ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.616     0.952    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X4Y29          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDPE (Prop_fdpe_C_Q)         0.148     1.100 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.128     1.227    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X4Y30          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.884     1.250    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X4Y30          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.967    
    SLICE_X4Y30          FDPE (Remov_fdpe_C_PRE)     -0.124     0.843    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.478%)  route 0.188ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.625     0.961    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y45          FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.277    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X5Y45          FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X5Y45          FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.997    
    SLICE_X5Y45          FDPE (Remov_fdpe_C_PRE)     -0.149     0.848    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.478%)  route 0.188ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.625     0.961    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y45          FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.277    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X5Y45          FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X5Y45          FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.997    
    SLICE_X5Y45          FDPE (Remov_fdpe_C_PRE)     -0.149     0.848    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.261%)  route 0.229ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.581     0.917    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X26Y27         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDPE (Prop_fdpe_C_Q)         0.148     1.065 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.229     1.293    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X29Y28         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.846     1.212    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y28         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.949    
    SLICE_X29Y28         FDPE (Remov_fdpe_C_PRE)     -0.148     0.801    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.261%)  route 0.229ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.581     0.917    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X26Y27         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDPE (Prop_fdpe_C_Q)         0.148     1.065 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.229     1.293    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X29Y28         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.846     1.212    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y28         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.949    
    SLICE_X29Y28         FDPE (Remov_fdpe_C_PRE)     -0.148     0.801    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (36.036%)  route 0.263ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.615     0.951    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.148     1.099 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     1.361    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y29          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.883     1.249    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X4Y29          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.263     0.986    
    SLICE_X4Y29          FDPE (Remov_fdpe_C_PRE)     -0.124     0.862    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (36.036%)  route 0.263ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.615     0.951    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.148     1.099 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     1.361    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y29          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.883     1.249    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X4Y29          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.263     0.986    
    SLICE_X4Y29          FDPE (Remov_fdpe_C_PRE)     -0.124     0.862    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (36.036%)  route 0.263ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.615     0.951    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y28          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDPE (Prop_fdpe_C_Q)         0.148     1.099 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.263     1.361    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X4Y29          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.883     1.249    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X4Y29          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.263     0.986    
    SLICE_X4Y29          FDPE (Remov_fdpe_C_PRE)     -0.124     0.862    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.495%)  route 0.251ns (52.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.597     0.933    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y49         FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.061 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.130     1.190    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.289 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.121     1.410    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y49          FDCE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.866     1.232    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y49          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.969    
    SLICE_X8Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.901    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.509    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           64  Failing Endpoints,  Worst Slack       -3.263ns,  Total Violation     -203.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.263ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[10]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.370ns  (logic 0.484ns (9.013%)  route 4.886ns (90.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.483    58.009    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y109        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y109        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[10]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X44Y109        FDCE (Recov_fdce_C_CLR)     -0.331    54.745    main_design_i/noip_lvds_stream_0/U0/i_reg[10]
  -------------------------------------------------------------------
                         required time                         54.745    
                         arrival time                         -58.009    
  -------------------------------------------------------------------
                         slack                                 -3.263    

Slack (VIOLATED) :        -3.263ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[11]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.370ns  (logic 0.484ns (9.013%)  route 4.886ns (90.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.230 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.483    58.009    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y109        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    55.230    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y109        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[11]/C
                         clock pessimism              0.000    55.230    
                         clock uncertainty           -0.154    55.076    
    SLICE_X44Y109        FDCE (Recov_fdce_C_CLR)     -0.331    54.745    main_design_i/noip_lvds_stream_0/U0/i_reg[11]
  -------------------------------------------------------------------
                         required time                         54.745    
                         arrival time                         -58.009    
  -------------------------------------------------------------------
                         slack                                 -3.263    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[16]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.353ns  (logic 0.484ns (9.042%)  route 4.869ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 55.228 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.466    57.992    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X48Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388    55.228    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[16]/C
                         clock pessimism              0.000    55.228    
                         clock uncertainty           -0.154    55.074    
    SLICE_X48Y111        FDCE (Recov_fdce_C_CLR)     -0.331    54.743    main_design_i/noip_lvds_stream_0/U0/i_reg[16]
  -------------------------------------------------------------------
                         required time                         54.743    
                         arrival time                         -57.992    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[17]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.353ns  (logic 0.484ns (9.042%)  route 4.869ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 55.228 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.466    57.992    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X48Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388    55.228    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[17]/C
                         clock pessimism              0.000    55.228    
                         clock uncertainty           -0.154    55.074    
    SLICE_X48Y111        FDCE (Recov_fdce_C_CLR)     -0.331    54.743    main_design_i/noip_lvds_stream_0/U0/i_reg[17]
  -------------------------------------------------------------------
                         required time                         54.743    
                         arrival time                         -57.992    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[20]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.353ns  (logic 0.484ns (9.042%)  route 4.869ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 55.228 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.466    57.992    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X48Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388    55.228    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[20]/C
                         clock pessimism              0.000    55.228    
                         clock uncertainty           -0.154    55.074    
    SLICE_X48Y111        FDCE (Recov_fdce_C_CLR)     -0.331    54.743    main_design_i/noip_lvds_stream_0/U0/i_reg[20]
  -------------------------------------------------------------------
                         required time                         54.743    
                         arrival time                         -57.992    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[21]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.353ns  (logic 0.484ns (9.042%)  route 4.869ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 55.228 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.466    57.992    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X48Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388    55.228    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X48Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                         clock pessimism              0.000    55.228    
                         clock uncertainty           -0.154    55.074    
    SLICE_X48Y111        FDCE (Recov_fdce_C_CLR)     -0.331    54.743    main_design_i/noip_lvds_stream_0/U0/i_reg[21]
  -------------------------------------------------------------------
                         required time                         54.743    
                         arrival time                         -57.992    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -3.245ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[22]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.349ns  (logic 0.484ns (9.048%)  route 4.865ns (90.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 55.228 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.462    57.988    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X49Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388    55.228    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[22]/C
                         clock pessimism              0.000    55.228    
                         clock uncertainty           -0.154    55.074    
    SLICE_X49Y111        FDCE (Recov_fdce_C_CLR)     -0.331    54.743    main_design_i/noip_lvds_stream_0/U0/i_reg[22]
  -------------------------------------------------------------------
                         required time                         54.743    
                         arrival time                         -57.988    
  -------------------------------------------------------------------
                         slack                                 -3.245    

Slack (VIOLATED) :        -3.245ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[23]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.349ns  (logic 0.484ns (9.048%)  route 4.865ns (90.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 55.228 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.462    57.988    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X49Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388    55.228    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[23]/C
                         clock pessimism              0.000    55.228    
                         clock uncertainty           -0.154    55.074    
    SLICE_X49Y111        FDCE (Recov_fdce_C_CLR)     -0.331    54.743    main_design_i/noip_lvds_stream_0/U0/i_reg[23]
  -------------------------------------------------------------------
                         required time                         54.743    
                         arrival time                         -57.988    
  -------------------------------------------------------------------
                         slack                                 -3.245    

Slack (VIOLATED) :        -3.231ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.333ns  (logic 0.484ns (9.075%)  route 4.849ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 55.226 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.447    57.972    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y114        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.386    55.226    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y114        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.000    55.226    
                         clock uncertainty           -0.154    55.072    
    SLICE_X47Y114        FDCE (Recov_fdce_C_CLR)     -0.331    54.741    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         54.741    
                         arrival time                         -57.972    
  -------------------------------------------------------------------
                         slack                                 -3.231    

Slack (VIOLATED) :        -3.231ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.333ns  (logic 0.484ns (9.075%)  route 4.849ns (90.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 55.226 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          2.403    55.421    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.105    55.526 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.447    57.972    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y114        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.386    55.226    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y114        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.000    55.226    
                         clock uncertainty           -0.154    55.072    
    SLICE_X47Y114        FDCE (Recov_fdce_C_CLR)     -0.331    54.741    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         54.741    
                         arrival time                         -57.972    
  -------------------------------------------------------------------
                         slack                                 -3.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.186ns (7.072%)  route 2.444ns (92.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.161     3.605    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y116        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.905     3.281    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y116        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000     3.281    
                         clock uncertainty            0.154     3.435    
    SLICE_X46Y116        FDCE (Remov_fdce_C_CLR)     -0.067     3.368    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.186ns (7.129%)  route 2.423ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.141     3.584    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y113        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/C
                         clock pessimism              0.000     3.283    
                         clock uncertainty            0.154     3.437    
    SLICE_X47Y113        FDCE (Remov_fdce_C_CLR)     -0.092     3.345    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[18]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.186ns (7.110%)  route 2.430ns (92.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.147     3.591    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[18]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X47Y111        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[19]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.186ns (7.110%)  route 2.430ns (92.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.147     3.591    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X47Y111        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[1]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.186ns (7.110%)  route 2.430ns (92.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.147     3.591    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X47Y111        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[4]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.186ns (7.110%)  route 2.430ns (92.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.147     3.591    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y111        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[4]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X47Y111        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.186ns (7.078%)  route 2.442ns (92.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.159     3.603    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X45Y110        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X45Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.186ns (7.068%)  route 2.446ns (92.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.163     3.607    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y110        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X44Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/i_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[29]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.186ns (7.068%)  route 2.446ns (92.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.163     3.607    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y110        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[29]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X44Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/i_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.186ns (7.068%)  route 2.446ns (92.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.283     2.399    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y108        LUT1 (Prop_lut1_I0_O)        0.045     2.444 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.163     3.607    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y110        FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C
                         clock pessimism              0.000     3.286    
                         clock uncertainty            0.154     3.440    
    SLICE_X44Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.348    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_1

Setup :           64  Failing Endpoints,  Worst Slack       -2.463ns,  Total Violation     -141.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.463ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.608ns  (logic 0.484ns (13.415%)  route 3.124ns (86.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.739    56.247    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X43Y103        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X43Y103        FDCE (Recov_fdce_C_CLR)     -0.331    53.784    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                         53.784    
                         arrival time                         -56.247    
  -------------------------------------------------------------------
                         slack                                 -2.463    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.565ns  (logic 0.484ns (13.578%)  route 3.081ns (86.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 54.268 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.696    56.204    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X45Y103        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    54.268    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.000    54.268    
                         clock uncertainty           -0.154    54.114    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    53.783    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         53.783    
                         arrival time                         -56.204    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.565ns  (logic 0.484ns (13.578%)  route 3.081ns (86.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 54.268 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.696    56.204    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X45Y103        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    54.268    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C
                         clock pessimism              0.000    54.268    
                         clock uncertainty           -0.154    54.114    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    53.783    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         53.783    
                         arrival time                         -56.204    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[12]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.546ns  (logic 0.484ns (13.650%)  route 3.062ns (86.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 54.268 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.677    56.185    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X44Y105        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    54.268    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[12]/C
                         clock pessimism              0.000    54.268    
                         clock uncertainty           -0.154    54.114    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.331    53.783    main_design_i/noip_lvds_stream_1/U0/i_reg[12]
  -------------------------------------------------------------------
                         required time                         53.783    
                         arrival time                         -56.185    
  -------------------------------------------------------------------
                         slack                                 -2.402    

Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[13]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.546ns  (logic 0.484ns (13.650%)  route 3.062ns (86.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 54.268 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.677    56.185    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X44Y105        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    54.268    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[13]/C
                         clock pessimism              0.000    54.268    
                         clock uncertainty           -0.154    54.114    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.331    53.783    main_design_i/noip_lvds_stream_1/U0/i_reg[13]
  -------------------------------------------------------------------
                         required time                         53.783    
                         arrival time                         -56.185    
  -------------------------------------------------------------------
                         slack                                 -2.402    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.542ns  (logic 0.484ns (13.664%)  route 3.058ns (86.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 54.268 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.673    56.181    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X45Y105        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389    54.268    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg/C
                         clock pessimism              0.000    54.268    
                         clock uncertainty           -0.154    54.114    
    SLICE_X45Y105        FDCE (Recov_fdce_C_CLR)     -0.331    53.783    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg
  -------------------------------------------------------------------
                         required time                         53.783    
                         arrival time                         -56.181    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.582ns  (logic 0.484ns (13.512%)  route 3.098ns (86.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.408    54.426    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.105    54.531 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=56, routed)          1.690    56.221    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN
    SLICE_X42Y102        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y102        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X42Y102        FDCE (Recov_fdce_C_CLR)     -0.292    53.823    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         53.823    
                         arrival time                         -56.221    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.390ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.608ns  (logic 0.484ns (13.415%)  route 3.124ns (86.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.739    56.247    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X42Y103        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X42Y103        FDCE (Recov_fdce_C_CLR)     -0.258    53.857    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                         53.857    
                         arrival time                         -56.247    
  -------------------------------------------------------------------
                         slack                                 -2.390    

Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.520ns  (logic 0.484ns (13.751%)  route 3.036ns (86.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.651    56.159    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X40Y104        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.331    53.784    main_design_i/noip_lvds_stream_1/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         53.784    
                         arrival time                         -56.159    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.512ns  (logic 0.484ns (13.782%)  route 3.028ns (86.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 54.269 - 50.004 ) 
    Source Clock Delay      (SCD):    2.639ns = ( 52.639 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560    52.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379    53.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          1.385    54.403    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y102        LUT1 (Prop_lut1_I0_O)        0.105    54.508 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=38, routed)          1.643    56.151    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X40Y103        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390    54.269    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                         clock pessimism              0.000    54.269    
                         clock uncertainty           -0.154    54.115    
    SLICE_X40Y103        FDCE (Recov_fdce_C_CLR)     -0.331    53.784    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         53.784    
                         arrival time                         -56.151    
  -------------------------------------------------------------------
                         slack                                 -2.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.186ns (12.329%)  route 1.323ns (87.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.664     2.484    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y106        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X42Y106        FDCE (Remov_fdce_C_CLR)     -0.067     2.341    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.186ns (12.329%)  route 1.323ns (87.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.664     2.484    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y106        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X42Y106        FDCE (Remov_fdce_C_CLR)     -0.067     2.341    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.186ns (12.329%)  route 1.323ns (87.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.664     2.484    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y106        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/C
                         clock pessimism              0.000     2.254    
                         clock uncertainty            0.154     2.408    
    SLICE_X43Y106        FDCE (Remov_fdce_C_CLR)     -0.092     2.316    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.186ns (12.112%)  route 1.350ns (87.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.690     2.511    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y108        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty            0.154     2.407    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     2.340    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.186ns (12.112%)  route 1.350ns (87.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.690     2.511    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y108        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty            0.154     2.407    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     2.340    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.186ns (12.112%)  route 1.350ns (87.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.690     2.511    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y108        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty            0.154     2.407    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     2.340    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.186ns (12.112%)  route 1.350ns (87.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.690     2.511    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y108        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty            0.154     2.407    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     2.340    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.186ns (12.112%)  route 1.350ns (87.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.690     2.511    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y108        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty            0.154     2.407    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     2.340    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.186ns (12.112%)  route 1.350ns (87.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.659     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.820 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=13, routed)          0.690     2.511    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X42Y108        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y108        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty            0.154     2.407    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     2.340    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.208%)  route 1.338ns (87.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.710     1.826    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X40Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.871 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_1/O
                         net (fo=3, routed)           0.627     2.499    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_1
    SLICE_X40Y109        FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.909     2.253    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y109        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty            0.154     2.407    
    SLICE_X40Y109        FDCE (Remov_fdce_C_CLR)     -0.092     2.315    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.183    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.105ns (6.945%)  route 1.407ns (93.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.407     1.407    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.105     1.512 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.512    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     2.217    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.045ns (6.057%)  route 0.698ns (93.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.698     0.698    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.045     0.743 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.743    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     1.190    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 0.505ns (8.112%)  route 5.720ns (91.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.407     7.425    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y47          LUT1 (Prop_lut1_I0_O)        0.126     7.551 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.313     8.864    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y30          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.388     2.370    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y30          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 0.505ns (8.112%)  route 5.720ns (91.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.407     7.425    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y47          LUT1 (Prop_lut1_I0_O)        0.126     7.551 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.313     8.864    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y30          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.388     2.370    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y30          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 0.498ns (8.441%)  route 5.402ns (91.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.900     7.918    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.119     8.037 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.502     8.539    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y24         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.306     2.288    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y24         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 0.498ns (8.441%)  route 5.402ns (91.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.900     7.918    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.119     8.037 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.502     8.539    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y24         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.306     2.288    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y24         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 0.505ns (8.606%)  route 5.363ns (91.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.407     7.425    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y47          LUT1 (Prop_lut1_I0_O)        0.126     7.551 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.956     8.507    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 0.505ns (8.606%)  route 5.363ns (91.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.407     7.425    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y47          LUT1 (Prop_lut1_I0_O)        0.126     7.551 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.956     8.507    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 0.484ns (8.364%)  route 5.303ns (91.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.900     7.918    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.105     8.023 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.403     8.426    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y24         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.306     2.288    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y24         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 0.484ns (8.364%)  route 5.303ns (91.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.900     7.918    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X24Y24         LUT1 (Prop_lut1_I0_O)        0.105     8.023 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.403     8.426    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y24         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.306     2.288    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y24         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.584ns  (logic 0.505ns (9.044%)  route 5.079ns (90.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.407     7.425    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y47          LUT1 (Prop_lut1_I0_O)        0.126     7.551 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.672     8.223    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y49         FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.329     2.311    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y49         FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.584ns  (logic 0.505ns (9.044%)  route 5.079ns (90.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.560     2.639    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.379     3.018 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          4.407     7.425    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y47          LUT1 (Prop_lut1_I0_O)        0.126     7.551 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.672     8.223    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y49         FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.329     2.311    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y49         FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.543     0.879    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y75         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/Q
                         net (fo=1, routed)           0.107     1.113    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[13]
    SLICE_X41Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     1.175    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.544     0.880    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.107     1.114    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[24]
    SLICE_X37Y77         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.811     1.177    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X37Y77         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.545     0.881    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X33Y75         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.107     1.115    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X33Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.810     1.176    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/Q
                         net (fo=1, routed)           0.107     1.116    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[14]
    SLICE_X35Y77         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     1.178    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y77         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/Q
                         net (fo=1, routed)           0.107     1.116    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[0]
    SLICE_X43Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     1.175    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/Q
                         net (fo=1, routed)           0.107     1.117    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[23]
    SLICE_X39Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     1.178    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X39Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y78         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[31]
    SLICE_X35Y79         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.814     1.180    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y79         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.544     0.880    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X44Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.114     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[1]
    SLICE_X44Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.808     1.174    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X44Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X40Y77         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.114     1.124    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[20]
    SLICE_X40Y78         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     1.178    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X40Y78         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.273%)  route 0.110ns (42.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.543     0.879    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X36Y75         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.110     1.137    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[12]
    SLICE_X36Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     1.175    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X36Y76         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 3.788ns (48.459%)  route 4.029ns (51.541%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.029     4.498    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         3.319     7.817 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.817    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 3.794ns (49.178%)  route 3.921ns (50.822%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.921     4.390    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         3.325     7.715 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.715    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.602ns  (logic 3.798ns (49.960%)  route 3.804ns (50.040%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.804     4.273    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         3.329     7.602 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.602    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 3.792ns (50.700%)  route 3.687ns (49.300%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.687     4.156    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         3.323     7.479 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.479    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 3.800ns (51.670%)  route 3.554ns (48.330%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.554     4.023    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     7.354 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.354    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 3.755ns (51.258%)  route 3.570ns (48.742%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.570     4.039    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         3.286     7.325 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.325    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 3.817ns (52.579%)  route 3.443ns (47.421%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.443     3.912    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     7.260 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.260    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 3.754ns (52.084%)  route 3.454ns (47.916%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.454     3.923    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         3.285     7.208 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.208    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.847ns (53.656%)  route 3.323ns (46.344%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.323     3.792    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.378     7.171 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.171    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 3.732ns (52.797%)  route 3.337ns (47.203%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.337     3.806    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         3.263     7.069 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.069    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.422ns (53.644%)  route 1.229ns (46.356%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.229     1.392    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         1.259     2.650 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.650    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.380ns (51.204%)  route 1.315ns (48.796%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.315     1.478    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.217     2.695 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.695    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.417ns (52.316%)  route 1.291ns (47.684%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.291     1.454    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         1.254     2.708 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.708    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.395ns (50.340%)  route 1.376ns (49.660%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.376     1.539    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.232     2.771 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.771    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.373ns (48.873%)  route 1.437ns (51.127%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.437     1.600    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         1.210     2.810 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.810    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.382ns (47.982%)  route 1.498ns (52.018%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.498     1.661    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         1.219     2.879 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.879    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.497ns (51.430%)  route 1.413ns (48.570%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.413     1.576    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.334     2.910 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.910    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.403ns (47.378%)  route 1.559ns (52.622%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.559     1.722    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         1.240     2.962 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.962    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.496ns (50.329%)  route 1.476ns (49.671%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.476     1.639    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.333     2.972 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.972    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.466ns (48.786%)  route 1.539ns (51.214%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X48Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.539     1.702    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.303     3.005 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.005    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.358ns  (logic 3.557ns (38.013%)  route 5.801ns (61.987%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.989     8.068    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.105     8.173 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           2.817    10.991    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.367    14.358 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    14.358    noip_sck1
    Y17                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 3.561ns (39.257%)  route 5.509ns (60.743%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.989     8.068    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.105     8.173 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           2.526    10.699    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371    14.070 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    14.070    noip_sck
    V13                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.359ns (48.030%)  route 3.634ns (51.970%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        2.640     8.719    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.274    11.993 f  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.993    hdmi_pclk
    R17                                                               f  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.646ns  (logic 3.851ns (44.543%)  route 4.795ns (55.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.430     2.509    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X54Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.433     2.942 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.335     3.277    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X54Y82         LUT2 (Prop_lut2_I0_O)        0.105     3.382 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.460     7.842    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    11.155 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.155    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 3.779ns (45.738%)  route 4.483ns (54.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.386     2.465    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.433     2.898 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           4.483     7.381    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346    10.727 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.727    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 3.747ns (45.298%)  route 4.524ns (54.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDCE (Prop_fdce_C_Q)         0.379     2.828 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.524     7.352    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    10.720 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.720    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 3.746ns (45.336%)  route 4.517ns (54.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDCE (Prop_fdce_C_Q)         0.379     2.828 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.517     7.345    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    10.713 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.713    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 3.684ns (46.900%)  route 4.171ns (53.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.369     2.448    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.379     2.827 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           4.171     6.998    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305    10.303 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.303    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.187ns (54.487%)  route 3.497ns (45.513%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.430     2.509    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X54Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.398     2.907 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.690     3.597    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X54Y82         LUT2 (Prop_lut2_I0_O)        0.245     3.842 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.807     6.649    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    10.194 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.194    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 3.678ns (48.815%)  route 3.857ns (51.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.379     2.828 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           3.857     6.685    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299     9.983 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.983    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.141ns (18.611%)  route 0.617ns (81.389%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.639     0.975    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y102        FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=70, routed)          0.617     1.733    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X48Y75         LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.255ns (53.364%)  route 1.097ns (46.636%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.787     1.123    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.352 r  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    hdmi_pclk
    R17                                                               r  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.506ns  (logic 1.396ns (39.817%)  route 2.110ns (60.183%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.801     1.137    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           0.999     2.181    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.325     3.506 r  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.506    noip_sck
    V13                                                               r  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.399ns (51.981%)  route 1.292ns (48.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.025 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           1.292     2.317    sw_enable_n_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.575 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.575    sw_enable_n[1]
    P14                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vddpix_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.468ns (54.205%)  route 1.240ns (45.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/Q
                         net (fo=2, routed)           1.240     2.251    vddpix_toggle_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.340     3.591 r  vddpix_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.591    vddpix_toggle[1]
    W13                                                               r  vddpix_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.465ns (53.324%)  route 1.282ns (46.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X52Y85         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.025 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           1.282     2.307    noip_ss_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.631 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    noip_ss[1]
    Y16                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.525ns (55.208%)  route 1.238ns (44.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.128     1.011 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/Q
                         net (fo=2, routed)           1.238     2.248    noip_rst_n_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.397     3.645 r  noip_rst_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.645    noip_rst_n[1]
    Y14                                                               r  noip_rst_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.646ns  (logic 1.393ns (38.197%)  route 2.253ns (61.803%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.801     1.137    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           1.142     2.324    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.646 r  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000     3.646    noip_sck1
    Y17                                                               r  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.443ns (52.114%)  route 1.326ns (47.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.553     0.889    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.326     2.378    noip_mosi1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.657 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     3.657    noip_mosi1
    T15                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdd33_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.483ns (53.939%)  route 1.267ns (46.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.572     0.908    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X54Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.164     1.072 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/Q
                         net (fo=2, routed)           1.267     2.338    vdd33_toggle_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         1.319     3.657 r  vdd33_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.657    vdd33_toggle[0]
    T12                                                               r  vdd33_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 3.418ns (35.263%)  route 6.275ns (64.737%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.815     8.815    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.105     8.920 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.460    13.380    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    16.694 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.694    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.292ns  (logic 3.669ns (44.251%)  route 4.622ns (55.749%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.815     8.815    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.125     8.940 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.807    11.747    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    15.292 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.292    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.413ns (47.266%)  route 3.808ns (52.734%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.994     7.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           2.814    10.893    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.328    14.222 f  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000    14.222    clk_test_port
    M15                                                               f  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.309ns (52.567%)  route 1.181ns (47.433%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.871     1.207    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.490 r  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000     2.490    clk_test_port
    M15                                                               r  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.451ns (44.509%)  route 1.809ns (55.491%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.635     0.635    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.046     0.681 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.174     1.855    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.405     3.261 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.261    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.047ns  (logic 1.313ns (32.453%)  route 2.733ns (67.547%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.635     0.635    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.680 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           2.098     2.778    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     4.047 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.047    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.565ns (34.904%)  route 2.918ns (65.096%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.918     4.378    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.105     4.483 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.483    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.565ns (34.913%)  route 2.917ns (65.087%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.917     4.376    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.105     4.481 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     4.481    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.565ns (34.974%)  route 2.909ns (65.026%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.909     4.369    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.105     4.474 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.474    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 1.565ns (35.252%)  route 2.874ns (64.748%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.874     4.333    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.105     4.438 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.438    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.423ns  (logic 1.565ns (35.371%)  route 2.859ns (64.629%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.859     4.318    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.105     4.423 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.423    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.565ns (35.916%)  route 2.792ns (64.084%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.216 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.792     4.251    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.105     4.356 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     4.356    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.233     7.216    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.280ns  (logic 1.565ns (36.552%)  route 2.716ns (63.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.716     4.175    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.105     4.280 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     4.280    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.565ns (36.743%)  route 2.694ns (63.257%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.216 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.694     4.153    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.105     4.258 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.258    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.233     7.216    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.565ns (36.883%)  route 2.677ns (63.117%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.216 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.677     4.137    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.105     4.242 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     4.242    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.233     7.216    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.565ns (37.348%)  route 2.625ns (62.652%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.215 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.625     4.084    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.105     4.189 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.189    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     7.215    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.341ns (19.748%)  route 1.386ns (80.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.386     1.682    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.727 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.727    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.341ns (19.645%)  route 1.395ns (80.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.395     1.691    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.736 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.736    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.341ns (19.474%)  route 1.410ns (80.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.410     1.706    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.751    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.341ns (19.042%)  route 1.450ns (80.958%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.450     1.746    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.791    main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1_n_0
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.341ns (18.927%)  route 1.460ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.460     1.756    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.801    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.341ns (18.862%)  route 1.467ns (81.138%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.467     1.763    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.808    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.826ns  (logic 0.341ns (18.675%)  route 1.485ns (81.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 6.186 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.485     1.781    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X43Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     6.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.341ns (18.665%)  route 1.486ns (81.335%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 6.186 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.486     1.782    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.827    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X43Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     6.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.341ns (18.563%)  route 1.496ns (81.437%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.496     1.792    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.837    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y88         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.341ns (18.495%)  route 1.503ns (81.505%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.503     1.799    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     6.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.837ns  (logic 1.019ns (21.069%)  route 3.818ns (78.931%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.198     4.837    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X45Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     5.225    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.089ns (22.888%)  route 3.668ns (77.112%))
  Logic Levels:           3  (IBUFDS=1 LUT6=2)
  Clock Path Skew:        5.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.222     4.099    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.106     4.205 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_3/O
                         net (fo=1, routed)           0.447     4.652    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_3_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I3_O)        0.105     4.757 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     4.757    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X43Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     5.225    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.019ns (21.593%)  route 3.701ns (78.407%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.081     4.720    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X45Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     5.224    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.019ns (22.085%)  route 3.595ns (77.915%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.975     4.615    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X44Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     5.224    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.507ns  (logic 1.019ns (22.611%)  route 3.488ns (77.389%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.868     4.507    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X45Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.387     5.223    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.019ns (22.732%)  route 3.464ns (77.268%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.844     4.483    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X44Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     5.224    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 0.984ns (22.182%)  route 3.451ns (77.818%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        5.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.451     4.329    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y110        LUT6 (Prop_lut6_I0_O)        0.106     4.435 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     4.435    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     5.225    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 1.019ns (23.428%)  route 3.331ns (76.572%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.711     4.350    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     5.224    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.019ns (23.507%)  route 3.316ns (76.493%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.696     4.335    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.388     5.224    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.019ns (24.125%)  route 3.205ns (75.875%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        5.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_N[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.620     3.533    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.106     3.639 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.585     4.224    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.387     5.223    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.418ns (21.913%)  route 1.488ns (78.087%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        3.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.488     1.860    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X47Y113        LUT5 (Prop_lut5_I0_O)        0.046     1.906 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.000     1.906    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_2_n_0
    SLICE_X47Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.418ns (21.076%)  route 1.564ns (78.924%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        3.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.564     1.936    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y113        LUT6 (Prop_lut6_I0_O)        0.046     1.982 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.982    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X44Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.418ns (20.790%)  route 1.591ns (79.210%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        3.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.591     1.963    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X46Y112        LUT6 (Prop_lut6_I0_O)        0.046     2.009 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     2.009    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.418ns (19.967%)  route 1.674ns (80.033%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        3.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.674     2.046    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y114        LUT5 (Prop_lut5_I0_O)        0.046     2.092 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X44Y114        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y114        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.463ns (22.075%)  route 1.633ns (77.925%))
  Logic Levels:           3  (IBUFDS=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.472     1.844    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.046     1.890 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3/O
                         net (fo=1, routed)           0.161     2.051    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_3_n_0
    SLICE_X46Y112        LUT6 (Prop_lut6_I1_O)        0.045     2.096 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     2.096    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.418ns (19.865%)  route 1.685ns (80.135%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        3.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.685     2.057    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.046     2.103 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     2.103    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X44Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.453ns (21.353%)  route 1.667ns (78.647%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        3.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.388     1.795    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.046     1.841 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.279     2.120    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.907     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y113        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.453ns (20.871%)  route 1.716ns (79.129%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        3.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.388     1.795    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.046     1.841 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.328     2.169    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X46Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y111        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.453ns (20.674%)  route 1.737ns (79.326%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        3.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.388     1.795    main_design_i/lvds_data_0_inverter/inst/Op1[3]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.046     1.841 r  main_design_i/lvds_data_0_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.349     2.190    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X47Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.908     3.284    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y112        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.418ns (18.823%)  route 1.801ns (81.177%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        3.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.801     2.173    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X44Y110        LUT6 (Prop_lut6_I0_O)        0.046     2.219 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     2.219    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     3.286    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y110        FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_1

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.050ns (23.011%)  route 3.511ns (76.989%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           1.059     4.561    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X42Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.556ns  (logic 1.087ns (23.855%)  route 3.469ns (76.145%))
  Logic Levels:           3  (IBUFDS=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.073     3.948    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X44Y103        LUT4 (Prop_lut4_I1_O)        0.106     4.054 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_3/O
                         net (fo=1, routed)           0.396     4.451    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_3_n_0
    SLICE_X45Y103        LUT6 (Prop_lut6_I1_O)        0.105     4.556 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     4.556    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.389     4.264    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.050ns (23.476%)  route 3.421ns (76.524%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.968     4.471    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X41Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.459ns  (logic 1.050ns (23.534%)  route 3.410ns (76.466%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.957     4.459    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.050ns (23.562%)  route 3.405ns (76.438%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.952     4.454    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.050ns (24.192%)  route 3.289ns (75.808%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.836     4.338    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 1.050ns (24.249%)  route 3.279ns (75.751%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.826     4.328    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.050ns (25.024%)  route 3.144ns (74.976%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.692     4.194    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X42Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.050ns (25.055%)  route 3.139ns (74.945%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        4.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.453     3.396    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.106     3.502 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.687     4.189    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X38Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.391     4.266    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 0.982ns (23.464%)  route 3.202ns (76.536%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.202     4.078    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X40Y105        LUT5 (Prop_lut5_I0_O)        0.106     4.184 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     4.184    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         1.390     4.265    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.416ns (22.500%)  route 1.432ns (77.500%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.432     1.801    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X44Y106        LUT6 (Prop_lut6_I0_O)        0.046     1.847 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_1_n_0
    SLICE_X44Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.416ns (21.256%)  route 1.540ns (78.744%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.540     1.910    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.046     1.956 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     1.956    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_1_n_0
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.416ns (21.057%)  route 1.558ns (78.943%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.558     1.928    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X42Y106        LUT5 (Prop_lut5_I0_O)        0.046     1.974 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.000     1.974    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_2_n_0
    SLICE_X42Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.416ns (20.446%)  route 1.617ns (79.554%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.617     1.987    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X44Y106        LUT5 (Prop_lut5_I1_O)        0.046     2.033 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     2.033    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_1_n_0
    SLICE_X44Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y106        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.461ns (22.367%)  route 1.599ns (77.633%))
  Logic Levels:           3  (IBUFDS=1 LUT6=2)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.423     1.793    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X44Y105        LUT6 (Prop_lut6_I2_O)        0.046     1.839 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3/O
                         net (fo=1, routed)           0.176     2.015    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_3_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.045     2.060 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     2.060    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_1_n_0
    SLICE_X44Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y104        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.416ns (20.002%)  route 1.662ns (79.998%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.662     2.032    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X40Y105        LUT5 (Prop_lut5_I0_O)        0.046     2.078 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     2.078    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_1_n_0
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.082ns  (logic 0.416ns (19.964%)  route 1.666ns (80.036%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_P[0]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 f  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.666     2.036    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X40Y105        LUT5 (Prop_lut5_I0_O)        0.046     2.082 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     2.082    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[5]_i_1_n_0
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.483ns (23.176%)  route 1.600ns (76.824%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.294     1.730    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.046     1.776 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.307     2.083    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X38Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.483ns (23.118%)  route 1.605ns (76.882%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.294     1.730    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.046     1.776 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.312     2.088    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X42Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y103        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.483ns (22.672%)  route 1.647ns (77.328%))
  Logic Levels:           2  (IBUFDS=1 LUT1=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.294     1.730    main_design_i/lvds_data_1_inverter/inst/Op1[3]
    SLICE_X47Y106        LUT1 (Prop_lut1_I0_O)        0.046     1.776 r  main_design_i/lvds_data_1_inverter/inst/Res[3]_INST_0/O
                         net (fo=8, routed)           0.353     2.129    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.254    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y105        FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/C





