
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100197                       # Number of seconds simulated
sim_ticks                                100196641572                       # Number of ticks simulated
final_tick                               628273351074                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102834                       # Simulator instruction rate (inst/s)
host_op_rate                                   129703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4676103                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888624                       # Number of bytes of host memory used
host_seconds                                 21427.38                       # Real time elapsed on the host
sim_insts                                  2203457383                       # Number of instructions simulated
sim_ops                                    2779198614                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1507456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1023488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2534656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1230592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1230592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11777                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7996                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19802                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9614                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9614                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15044975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10214793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25296816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12281769                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12281769                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12281769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15044975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10214793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37578585                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240279717                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503677                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432590                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979447                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8754780                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145447                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334216                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93659                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186311894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891540                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503677                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479663                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6033335                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4677948                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511593                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221404767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.665081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.024426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195018228     88.08%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837817      0.83%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336040      1.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089722      1.40%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964564      0.89%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615858      0.73%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924460      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955896      0.43%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662182      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221404767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089494                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498967                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184405404                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6601333                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26323810                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46096                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4028123                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734218                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147156713                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4028123                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877842                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1229931                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4279363                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25869029                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1120478                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147033307                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        193777                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208569552                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684897289                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684897289                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36865030                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33815                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4115383                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863683                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81834                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597415                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146073086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137966750                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116793                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22011132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46243781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221404767                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.623143                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161913064     73.13%     73.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25183186     11.37%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13543132      6.12%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6867269      3.10%     93.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184664      3.70%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2647942      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484126      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438701      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142683      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221404767                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416919     59.74%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143149     20.51%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137837     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116021036     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978185      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12789853      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160769      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137966750                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.574192                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697905                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005059                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498152964                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168118242                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134982960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138664655                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268103                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670262                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92314                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4028123                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         830832                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114479                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146106904                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863683                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183342                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16908                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         98852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2159033                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135976582                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339508                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990167                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500133                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195737                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160625                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.565910                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134983005                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134982960                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883016                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216944120                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.561774                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359000                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22977962                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004584                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217376644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165524019     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868779     10.98%     87.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381022      5.70%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980821      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464166      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836655      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057584      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938180      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325418      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217376644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325418                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           361158521                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296242743                       # The number of ROB writes
system.switch_cpus0.timesIdled                2883740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18874950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.402797                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.402797                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.416182                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.416182                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611586358                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188900397                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815801                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240279717                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21364944                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17531010                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1996530                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9043822                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8410732                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2131841                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93994                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191643243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117207183                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21364944                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10542573                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25271539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5524977                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6834909                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11587755                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1987718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227260842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.632613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.992600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201989303     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1882115      0.83%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3410519      1.50%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2015579      0.89%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1652705      0.73%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1470581      0.65%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          815322      0.36%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2035162      0.90%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11989556      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227260842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088917                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.487795                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190066598                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8423572                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25197759                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61958                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3510944                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3512267                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143707332                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3510944                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190347715                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         659550                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6903864                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24962154                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       876606                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143663137                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95844                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       506169                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    202421244                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    666727261                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    666727261                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172100012                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30321232                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34242                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17144                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2533936                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13329207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7197386                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70059                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1630055                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142576313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34242                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136029259                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63870                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16766847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34514333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227260842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.598560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.286165                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170608029     75.07%     75.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22549914      9.92%     84.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11799657      5.19%     90.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8310705      3.66%     93.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8316255      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2974297      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2269381      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       265707      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166897      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227260842                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          49911     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162465     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151799     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114775565     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1861146      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17098      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12196294      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7179156      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136029259                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566129                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             364175                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    499747405                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159377634                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133707910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136393434                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277438                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2146112                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85815                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3510944                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         461420                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54023                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142610555                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13329207                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7197386                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17144                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1151122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1041269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2192391                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134478040                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12103476                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1551219                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19282625                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19056337                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7179149                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559673                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133707965                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133707910                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78243714                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        213052757                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.556468                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367250                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100064121                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123343465                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19267371                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2013467                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223749898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551256                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.402654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173396807     77.50%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24556751     10.98%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9424345      4.21%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4963083      2.22%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4213222      1.88%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2002020      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       941506      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1480561      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2771603      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223749898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100064121                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123343465                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18294666                       # Number of memory references committed
system.switch_cpus1.commit.loads             11183095                       # Number of loads committed
system.switch_cpus1.commit.membars              17098                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17895856                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111040918                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2551133                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2771603                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           363589131                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288732618                       # The number of ROB writes
system.switch_cpus1.timesIdled                2823811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13018875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100064121                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123343465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100064121                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.401257                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.401257                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416448                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416448                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604693749                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186772975                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133099911                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34196                       # number of misc regfile writes
system.l20.replacements                         11799                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          184483                       # Total number of references to valid blocks.
system.l20.sampled_refs                         13847                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.322958                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.696972                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.607154                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1531.037078                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           490.658796                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012059                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000785                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.747577                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.239579                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        27161                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  27161                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8966                       # number of Writeback hits
system.l20.Writeback_hits::total                 8966                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        27161                       # number of demand (read+write) hits
system.l20.demand_hits::total                   27161                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        27161                       # number of overall hits
system.l20.overall_hits::total                  27161                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        11777                       # number of ReadReq misses
system.l20.ReadReq_misses::total                11791                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        11777                       # number of demand (read+write) misses
system.l20.demand_misses::total                 11791                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        11777                       # number of overall misses
system.l20.overall_misses::total                11791                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2652897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2420696071                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2423348968                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2652897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2420696071                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2423348968                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2652897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2420696071                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2423348968                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8966                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8966                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.302455                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.302706                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302455                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.302706                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302455                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.302706                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 189492.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205544.372166                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205525.313205                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 189492.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205544.372166                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205525.313205                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 189492.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205544.372166                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205525.313205                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5291                       # number of writebacks
system.l20.writebacks::total                     5291                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        11777                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           11791                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        11777                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            11791                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        11777                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           11791                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1815520                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1714468962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1716284482                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1815520                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1714468962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1716284482                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1815520                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1714468962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1716284482                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.302455                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.302706                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302455                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.302706                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302455                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.302706                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       129680                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145577.733039                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145558.856925                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       129680                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145577.733039                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145558.856925                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       129680                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145577.733039                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145558.856925                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8012                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          198541                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10060                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.735686                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           35.494960                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.297315                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1381.036047                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           629.171677                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017332                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001122                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.674334                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.307213                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        24884                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  24884                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7910                       # number of Writeback hits
system.l21.Writeback_hits::total                 7910                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        24884                       # number of demand (read+write) hits
system.l21.demand_hits::total                   24884                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        24884                       # number of overall hits
system.l21.overall_hits::total                  24884                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         7996                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8011                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7996                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8011                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7996                       # number of overall misses
system.l21.overall_misses::total                 8011                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2881352                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1632770978                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1635652330                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2881352                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1632770978                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1635652330                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2881352                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1632770978                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1635652330                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32880                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32895                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7910                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7910                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32880                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32895                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32880                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32895                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243187                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243532                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243187                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243532                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243187                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243532                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192090.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204198.471486                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204175.799526                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192090.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204198.471486                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204175.799526                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192090.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204198.471486                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204175.799526                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4323                       # number of writebacks
system.l21.writebacks::total                     4323                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         7996                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8011                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7996                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8011                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7996                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8011                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1976292                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1151715485                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1153691777                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1976292                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1151715485                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1153691777                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1976292                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1151715485                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1153691777                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243187                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243532                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243187                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243532                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243187                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243532                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131752.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144036.453852                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144013.453626                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131752.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144036.453852                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144013.453626                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131752.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144036.453852                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144013.453626                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997020                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011519228                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184706.755940                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997020                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511577                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511577                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511577                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511577                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511577                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3250876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3250876                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3250876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3250876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3250876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3250876                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511593                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511593                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511593                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511593                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 203179.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 203179.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 203179.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 203179.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 203179.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 203179.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2769097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2769097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2769097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2769097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2769097                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2769097                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 197792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 197792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089159                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.645175                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.582548                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.417452                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908526                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091474                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271926                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271926                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330828                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330828                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330828                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330828                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117417                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117417                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117417                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14999756136                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14999756136                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14999756136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14999756136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14999756136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14999756136                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389343                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389343                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448245                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448245                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448245                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448245                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007139                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007139                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 127747.737857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 127747.737857                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 127747.737857                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 127747.737857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 127747.737857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 127747.737857                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8966                       # number of writebacks
system.cpu0.dcache.writebacks::total             8966                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78479                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78479                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78479                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78479                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4286117227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4286117227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4286117227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4286117227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4286117227                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4286117227                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110075.433433                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110075.433433                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110075.433433                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110075.433433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110075.433433                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110075.433433                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997611                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014988652                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201710.741866                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997611                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11587739                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11587739                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11587739                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11587739                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11587739                       # number of overall hits
system.cpu1.icache.overall_hits::total       11587739                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3318448                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3318448                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3318448                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3318448                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3318448                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3318448                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11587755                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11587755                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11587755                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11587755                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11587755                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11587755                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       207403                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       207403                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       207403                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       207403                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       207403                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       207403                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3006534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3006534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3006534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3006534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3006534                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3006534                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200435.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200435.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200435.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200435.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200435.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200435.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32880                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162896315                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33136                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4915.992123                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.187430                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.812570                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903076                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096924                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9018901                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9018901                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7077375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7077375                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17117                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17117                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17098                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17098                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16096276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16096276                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16096276                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16096276                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84696                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84696                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84696                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84696                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84696                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84696                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8836396470                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8836396470                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8836396470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8836396470                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8836396470                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8836396470                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9103597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9103597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7077375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7077375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16180972                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16180972                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16180972                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16180972                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009304                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104330.741357                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104330.741357                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104330.741357                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104330.741357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104330.741357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104330.741357                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7910                       # number of writebacks
system.cpu1.dcache.writebacks::total             7910                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51816                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51816                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51816                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51816                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32880                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32880                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32880                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3320178800                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3320178800                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3320178800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3320178800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3320178800                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3320178800                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100978.673966                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100978.673966                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100978.673966                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100978.673966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100978.673966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100978.673966                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
