Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/ --output-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system/ --report-file=bsf:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.qsys
Progress: Loading electronic_engine_control/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding de0_nano_adc_0 [altera_up_avalon_de0_nano_adc 12.0]
Progress: Parameterizing module de0_nano_adc_0
Progress: Adding c1 [altera_clock_bridge 12.1]
Progress: Parameterizing module c1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/ --output-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.sopcinfo --report-file=html:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.html --report-file=qip:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system/synthesis/niosII_system.qip --report-file=cmp:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.qsys
Progress: Loading electronic_engine_control/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding de0_nano_adc_0 [altera_up_avalon_de0_nano_adc 12.0]
Progress: Parameterizing module de0_nano_adc_0
Progress: Adding c1 [altera_clock_bridge 12.1]
Progress: Parameterizing module c1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 46 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 24 modules, 94 connections
Info: merlin_domain_transform: After transform: 48 modules, 253 connections
Info: merlin_router_transform: After transform: 60 modules, 301 connections
Info: merlin_burst_transform: After transform: 61 modules, 305 connections
Info: reset_adaptation_transform: After transform: 63 modules, 241 connections
Info: merlin_network_to_switch_transform: After transform: 86 modules, 291 connections
Info: merlin_width_transform: After transform: 88 modules, 297 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 90 modules, 307 connections
Info: merlin_interrupt_mapper_transform: After transform: 91 modules, 310 connections
Info: nios2_0: Starting RTL generation for module 'niosII_system_nios2_0'
Info: nios2_0:   Generation command is [exec /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/quartus/sopc_builder/bin -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_0 --dir=/tmp/alt7204_3498020824857505890.dir/0164_nios2_0_gen/ --quartus_dir=/OPT/altera/12.1/quartus --verilog --config=/tmp/alt7204_3498020824857505890.dir/0164_nios2_0_gen//niosII_system_nios2_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_0: # 2017.02.07 15:58:16 (*) Starting Nios II generation
Info: nios2_0: # 2017.02.07 15:58:16 (*)   Checking for plaintext license.
Info: nios2_0: # 2017.02.07 15:58:17 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/quartus
Info: nios2_0: # 2017.02.07 15:58:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_0: # 2017.02.07 15:58:17 (*)   Plaintext license not found.
Info: nios2_0: # 2017.02.07 15:58:17 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_0: # 2017.02.07 15:58:17 (*)   Elaborating CPU configuration settings
Info: nios2_0: # 2017.02.07 15:58:17 (*)   Creating all objects for CPU
Info: nios2_0: # 2017.02.07 15:58:18 (*)   Generating RTL from CPU objects
Info: nios2_0: # 2017.02.07 15:58:18 (*)   Creating plain-text RTL
Info: nios2_0: # 2017.02.07 15:58:21 (*) Done Nios II generation
Info: nios2_0: Done RTL generation for module 'niosII_system_nios2_0'
Info: nios2_0: "niosII_system" instantiated altera_nios2_qsys "nios2_0"
Info: Starting classic module elaboration.
"/OPT/altera/12.1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7204_3498020824857505890.dir/0165_sopclgen  --no_splash --refresh /tmp/alt7204_3498020824857505890.dir/0165_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus" --sopc_perl="/OPT/altera/12.1/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus/../ip/altera/nios2_ip"
(java:10323): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",
(java:10323): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",
Gtk-Message: Failed to load module "pk-gtk-module"
Gtk-Message: Failed to load module "canberra-gtk-module"
Info: Finished elaborating classic module.
Executing: /OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt7204_3498020824857505890.dir/0165_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/OPT/altera/12.1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt7204_3498020824857505890.dir/0165_sopclgen  --generate /tmp/alt7204_3498020824857505890.dir/0165_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/quartus/" --sopc_perl="/OPT/altera/12.1/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/quartus//../ip/altera/nios2_ip"
(java:10366): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",
(java:10366): Gtk-WARNING **: Unable to locate theme engine in module_path: "adwaita",
Gtk-Message: Failed to load module "pk-gtk-module"
Gtk-Message: Failed to load module "canberra-gtk-module"
.
# 2017.02.07 15:58:24 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "niosII_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Error: Generation stopped, 80 or more modules remaining
Info: niosII_system: Done niosII_system" with 33 modules, 13 files, 772241 bytes
Error: ip-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
