// Seed: 577634037
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wand id_5 = id_1;
  tri1 id_6;
  assign id_6 = id_3 && 1 && 1'b0;
  integer id_7 (
      id_5,
      id_8 ^ id_5,
      1
  );
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri  id_4
);
  wire id_6;
  and primCall (id_2, id_0, id_3, id_6, id_4);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5
  );
  wire id_6;
endmodule
