{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2007-08-09", "socialnetworks": [], "tools": [{"sourceforge_group_id": 202834, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "code", "name": "svn", "label": "Code"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "fullname": "3 - Alpha", "shortname": "alpha", "id": 9}], "environment": [{"fullpath": "User Interface :: Textual :: Console/Terminal", "fullname": "Console/Terminal", "shortname": "ui_consoleterm", "id": 460}], "language": [{"fullpath": "Programming Language :: C", "fullname": "C", "shortname": "c", "id": 164}, {"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "fullname": "GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "id": 15}], "database": [], "topic": [{"fullpath": "Topic :: System :: Hardware", "fullname": "Hardware", "shortname": "hardware", "id": 146}], "audience": [{"fullpath": "Intended Audience :: by End-User Class :: Developers", "fullname": "Developers", "shortname": "developers", "id": 3}], "translation": [{"fullpath": "Translations :: English", "fullname": "English", "shortname": "english", "id": 275}], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "fullname": "Linux", "shortname": "linux", "id": 201}]}, "_id": "51784c12e88f3d774f81c8c6", "name": "Yet Another DLX based Architecture SoC ", "url": "http://sourceforge.net/p/yadasoc/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "Yet Another DLX based Architecture System On a Chip (YADASOC) is a RTL Verilog implenetation of a DLX based CPU and subsystems.", "moved_to_url": "", "shortname": "yadasoc", "developers": [{"url": "http://sourceforge.net/u/markuslavin/", "username": "markuslavin", "name": "Markus Lavin"}], "external_homepage": "http://yadasoc.sourceforge.net"}
