---
title: MicroSims
description: Interactive simulations for learning digital system design concepts
---

<div class="unit1-styled" markdown>

# MicroSims

Interactive educational simulations for learning digital system design.

## Course Overview

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Course Structure Tree](course-structure-tree/index.md) | L2 Understand | Interactive tree diagram of the textbook hierarchy |

## Unit 1: Number Systems

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Base Converter](base-converter/index.md) | L3 Apply | Convert between binary, decimal, octal, hexadecimal |
| [Analog vs Digital Signals](analog-vs-digital-signals/index.md) | L2 Understand | Compare analog and digital signal characteristics |
| [Positional Notation Explorer](positional-notation-explorer/index.md) | L2 Understand | Explore place values in different number bases |
| [Binary Arithmetic Practice](binary-arithmetic-practice/index.md) | L3 Apply | Practice binary addition and subtraction |
| [Signed Number Comparison](signed-number-comparison/index.md) | L4 Analyze | Compare sign-magnitude, 1's and 2's complement |
| [Overflow Detection Simulator](overflow-detection-simulator/index.md) | L4 Analyze | Detect overflow in signed arithmetic |
| [Number Systems Concept Map](number-systems-concept-map/index.md) | L2 Understand | Interactive concept map of number systems |
| [Base Conversion Walkthrough](base-conversion-walkthrough/index.md) | L3 Apply | Step-by-step base conversion with multi-base input |

## Unit 2: Boolean Algebra

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [AND Gate Truth Table](and-gate-truth-table/index.md) | L2 Understand | Interactive AND gate with truth table |
| [OR Gate Truth Table](or-gate-truth-table/index.md) | L2 Understand | Interactive OR gate with truth table |
| [NOT Gate Truth Table](not-gate-truth-table/index.md) | L2 Understand | Interactive NOT gate with truth table |
| [Buffer Gate Truth Table](buffer-gate-truth-table/index.md) | L2 Understand | Interactive buffer gate with truth table |
| [Tri-State Buffer Truth Table](tri-state-buffer-truth-table/index.md) | L2 Understand | Interactive tri-state buffer with truth table |
| [NAND Gate Truth Table](nand-gate-truth-table/index.md) | L2 Understand | Interactive NAND gate with truth table |
| [NOR Gate Truth Table](nor-gate-truth-table/index.md) | L2 Understand | Interactive NOR gate with truth table |
| [XOR Gate Truth Table](xor-gate-truth-table/index.md) | L2 Understand | Interactive XOR gate with truth table |
| [XNOR Gate Truth Table](xnor-gate-truth-table/index.md) | L2 Understand | Interactive XNOR gate with truth table |
| [Logic Gate Simulator](logic-gate-simulator/index.md) | L4 Analyze | Interactive AND, OR, NOT, NAND, NOR, XOR, XNOR gates |
| [Boolean Operations Visualizer](boolean-operations-visualizer/index.md) | L2 Understand | Visualize Boolean operations with Venn diagrams |
| [Truth Table Generator](truth-table-generator/index.md) | L3 Apply | Generate truth tables for Boolean expressions |
| [Boolean Laws Explorer](boolean-laws-explorer/index.md) | L2 Understand | Explore Boolean algebra laws interactively |
| [De Morgan's Theorem Visualizer](demorgans-theorem-visualizer/index.md) | L4 Analyze | Visualize De Morgan's theorem transformations |
| [Boolean Simplification Tutor](boolean-simplification-tutor/index.md) | L3 Apply | Step-by-step Boolean expression simplification |
| [3-Input AND Gate](3-input-and-gate/index.md) | L2 Understand | Interactive 3-input AND gate with truth table |
| [3-Input OR Gate](3-input-or-gate/index.md) | L2 Understand | Interactive 3-input OR gate with truth table |
| [3-Input NAND Gate](3-input-nand-gate/index.md) | L2 Understand | Interactive 3-input NAND gate with truth table |
| [3-Input NOR Gate](3-input-nor-gate/index.md) | L2 Understand | Interactive 3-input NOR gate with truth table |
| [3-Input XOR Gate](3-input-xor-gate/index.md) | L2 Understand | Interactive 3-input XOR gate with truth table |
| [Gate Cascade Simulator](gate-cascade-simulator/index.md) | L4 Analyze | Simulate multi-level logic gate circuits |
| [Circuit Analysis & Synthesis](circuit-analysis-synthesis/index.md) | L5 Evaluate | Analyze and synthesize logic circuits |
| [Boolean Proof Walkthrough](boolean-proof-walkthrough/index.md) | L3 Apply | Step-by-step Boolean algebra proof walkthrough |

## Unit 3: Applications of Boolean Algebra

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Binary Adder Visualizer](binary-adder-visualizer/index.md) | L2 Understand | Step through half adder and full adder operations |
| [Design Flow Visualization](design-flow-visualization/index.md) | L2 Understand | Visualize the digital design flow |
| [Word Problem Translator](word-problem-translator/index.md) | L3 Apply | Translate word problems to Boolean expressions |
| [Adder-Subtractor Builder](adder-subtractor-builder/index.md) | L6 Create | Build and understand adder-subtractor circuits |
| [Parity Circuit Simulator](parity-circuit-simulator/index.md) | L3 Apply | Simulate parity generation and checking |
| [Code Converter Demo](code-converter-demo/index.md) | L3 Apply | Convert between Binary, Gray, BCD, Excess-3 |
| [Seven Segment Decoder](seven-segment-decoder/index.md) | L3 Apply | Design and test a 7-segment decoder |
| [Don't Care Optimizer](dont-care-optimizer/index.md) | L4 Analyze | Show how don't cares enable optimization |
| [Full Adder Walkthrough](full-adder-walkthrough/index.md) | L3 Apply | Step-by-step full adder design walkthrough |

## Unit 4: Minterm & Maxterm Expansions

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Minterm/Maxterm Converter](minterm-maxterm-converter/index.md) | L3 Apply | Convert between SOP and POS canonical forms |
| [Minterm Visualizer](minterm-visualizer/index.md) | L2 Understand | Visualize minterms and maxterms |
| [SOP-POS Converter](sop-pos-converter/index.md) | L3 Apply | Convert between SOP and POS forms |
| [Shannon Expansion Explorer](shannon-expansion-explorer/index.md) | L4 Analyze | Explore Shannon's expansion theorem |
| [Minterm Expansion Walkthrough](minterm-expansion-walkthrough/index.md) | L3 Apply | Step-by-step minterm expansion walkthrough |

## Unit 5: Karnaugh Maps

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [K-Map Solver](kmap-solver/index.md) | L4 Analyze | Interactive 2-4 variable K-map simplification |
| [K-Map 3-Variable Simulator](kmap-3var-simulator/index.md) | L3 Apply | Interactive 3-variable K-map |
| [Prime Implicant Finder](prime-implicant-finder/index.md) | L4 Analyze | Find prime and essential prime implicants |
| [K-Map with Don't Cares](kmap-dont-cares/index.md) | L3 Apply | K-map simplification with don't cares |
| [K-Map Practice Challenge](kmap-practice-challenge/index.md) | L3 Apply | Practice problems for K-map simplification |
| [K-Map Simplification Walkthrough](kmap-simplification-walkthrough/index.md) | L3 Apply | Step-by-step K-map simplification walkthrough |

## Unit 6: Quine-McCluskey Method

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [QM Grouping Visualization](qm-grouping-visualization/index.md) | L2 Understand | Classify minterms by 1-count |
| [QM Combination Simulator](qm-combination-simulator/index.md) | L3 Apply | Step-through combination process |
| [PI Chart Interactive](pi-chart-interactive/index.md) | L4 Analyze | Find essential PIs and minimum cover |
| [QM Complexity Chart](qm-complexity-chart/index.md) | L5 Evaluate | Compare exact vs heuristic methods |
| [QM Complete Walkthrough](qm-complete-walkthrough/index.md) | L6 Create | Full end-to-end QM solver |
| [QM Method Walkthrough](qm-method-walkthrough/index.md) | L3 Apply | Step-by-step Quine-McCluskey method walkthrough |

## Unit 7: Multi-Level Gate Circuits

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Universal Gate Simulator](universal-gate-simulator/index.md) | L2-L3 Apply | NAND/NOR implementing any gate |
| [Bubble Pushing Simulator](bubble-pushing-simulator/index.md) | L4 Analyze | Interactive bubble pushing technique |
| [NAND-NOR Converter](nand-nor-converter/index.md) | L3-L4 Apply | Convert between NAND/NOR implementations |
| [Multi-Level Analyzer](multi-level-analyzer/index.md) | L4-L5 Evaluate | Analyze propagation delay and critical path |
| [NAND Conversion Walkthrough](nand-conversion-walkthrough/index.md) | L3 Apply | Step-by-step NAND gate conversion walkthrough |

## Unit 8: Combinational Logic Modules

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [MUX Simulator](mux-simulator/index.md) | L2-L3 Apply | Interactive 4-to-1 multiplexer |
| [Decoder Simulator](decoder-simulator/index.md) | L2-L3 Apply | Interactive 2-to-4 decoder |
| [Priority Encoder Simulator](priority-encoder-simulator/index.md) | L2-L3 Apply | 4-to-2 priority encoder |
| [Binary-Gray Converter](binary-gray-converter/index.md) | L2-L3 Apply | Convert between Binary and Gray code |
| [Magnitude Comparator](magnitude-comparator/index.md) | L2-L3 Apply | 4-bit magnitude comparator |
| [MUX Function Walkthrough](mux-function-walkthrough/index.md) | L3 Apply | Step-by-step MUX function implementation walkthrough |

## Unit 9: Sequential Logic Fundamentals

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [SR Latch Simulator](sr-latch-simulator/index.md) | L2-L4 Analyze | Interactive NOR-gate SR latch |
| [D Flip-Flop Simulator](d-flipflop-simulator/index.md) | L2-L3 Apply | Edge-triggered D flip-flop |
| [JK Flip-Flop Simulator](jk-flipflop-simulator/index.md) | L2-L3 Apply | JK flip-flop with toggle |
| [Timing Diagram Analyzer](timing-diagram-analyzer/index.md) | L3-L4 Analyze | Analyze flip-flop timing diagrams |
| [Flip-Flop Timing Walkthrough](flipflop-timing-walkthrough/index.md) | L3 Apply | Step-by-step flip-flop timing analysis walkthrough |

## Unit 10: Sequential Circuit Design

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Shift Register Simulator](shift-register-simulator/index.md) | L2-L3 Apply | 4-bit shift register |
| [Counter Simulator](counter-simulator/index.md) | L2-L3 Apply | 4-bit binary up/down counter |
| [FSM Designer](fsm-designer/index.md) | L2-L4 Analyze | Moore state machine simulator |
| [Sequence Detector Demo](sequence-detector-demo/index.md) | L3-L4 Analyze | "101" pattern detector |
| [Shift Register Walkthrough](shift-register-walkthrough/index.md) | L3 Apply | Step-by-step shift register design walkthrough |

## Unit 11: Programmable Logic Devices

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Programmable Connections](programmable-connections/index.md) | L2 Understand | Compare fuse, antifuse, SRAM, and flash connection technologies |
| [ROM Architecture](rom-architecture/index.md) | L2 Understand | ROM structure with address decoder and OR-plane output array |
| [PLA Architecture](pla-architecture/index.md) | L3 Apply | Interactive PLA with programmable AND and OR arrays |
| [PLA vs PAL Comparison](pla-vs-pal/index.md) | L4 Analyze | Side-by-side comparison of PLA and PAL architectures |
| [CPLD Architecture](cpld-architecture/index.md) | L2 Understand | CPLD block diagram with function blocks and interconnect matrix |
| [LUT Explorer](lut-explorer/index.md) | L3 Apply | 4-input lookup table implementing any Boolean function |
| [CLB Architecture](clb-architecture/index.md) | L4 Analyze | FPGA Configurable Logic Block internal architecture |
| [FPGA Configuration Flow](fpga-config-flow/index.md) | L2 Understand | Compare SRAM-based and flash-based FPGA configuration |
| [FPGA Design Flow](fpga-design-flow/index.md) | L1 Remember | Complete 10-step FPGA design flow with feedback loops |
| [PLD Selection Tree](pld-selection-tree/index.md) | L5 Evaluate | Interactive decision tree for PLD selection |
| [PLA Programming Walkthrough](pla-programming-walkthrough/index.md) | L3 Apply | Step-by-step PLA programming walkthrough |

## Unit 12: VHDL

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Entity-Architecture Explorer](entity-architecture/index.md) | L2 Understand | Visualize VHDL entity declarations and architecture bodies |
| [VHDL Modeling Styles](vhdl-modeling-styles/index.md) | L4 Analyze | Compare dataflow, structural, and behavioral modeling |
| [VHDL Flip-Flop Patterns](vhdl-flipflop-patterns/index.md) | L3 Apply | DFF variant VHDL patterns with timing diagrams |
| [VHDL FSM Mapper](vhdl-fsm-mapper/index.md) | L4 Analyze | Cross-highlight between VHDL FSM code and state diagram |
| [VHDL Synthesis Inference](vhdl-synthesis-inference/index.md) | L2 Understand | Code patterns mapped to inferred hardware |
| [VHDL FSM Walkthrough](vhdl-fsm-walkthrough/index.md) | L3 Apply | Step-by-step VHDL FSM design walkthrough |

## Unit 13: System Integration

| MicroSim | Bloom Level | Description |
|----------|-------------|-------------|
| [Top-Down Design Flow](top-down-design-flow/index.md) | L2 Understand | 6-step top-down design methodology with verification feedback |
| [Datapath-Controller Interaction](datapath-controller/index.md) | L4 Analyze | Interactive datapath with FSM controller and clock stepping |
| [Timing Analysis Visualizer](timing-analysis-visualizer/index.md) | L3 Apply | Critical path delays and maximum clock frequency calculation |
| [Digital Lock System](digital-lock-system/index.md) | L6 Create | Complete digital lock with keypad, FSM, and lockout |
| [UART Transmitter](uart-transmitter/index.md) | L3 Apply | UART serial transmission with shift register and waveform |
| [Course Integration Map](course-integration-map/index.md) | L5 Evaluate | Force-directed graph of all 13 course units |
| [Datapath-Controller Walkthrough](datapath-controller-walkthrough/index.md) | L3 Apply | Step-by-step datapath-controller design walkthrough |
| [UART Transceiver](uart-transceiver/index.md) | L4 Analyze | RTL block diagram of UART transceiver with controller-datapath separation and 16x oversampling |
| [Vending Machine FSM](vending-machine-fsm/index.md) | L4 Analyze | Controller-datapath vending machine with accumulator balance register and 5-state Moore FSM |
| [Hierarchical ALU Design](hierarchical-alu-design/index.md) | L4 Analyze | Interactive tree showing hierarchical decomposition of an 8-bit calculator |

## Summary Statistics

| Unit | Count | Bloom Levels |
|------|-------|--------------|
| Course Overview | 1 | L2 |
| Unit 1: Number Systems | 8 | L2-L4 |
| Unit 2: Boolean Algebra | 23 | L2-L5 |
| Unit 3: Applications | 9 | L2-L6 |
| Unit 4: Minterms/Maxterms | 5 | L2-L4 |
| Unit 5: Karnaugh Maps | 6 | L3-L4 |
| Unit 6: Quine-McCluskey | 6 | L2-L6 |
| Unit 7: Multi-Level Gates | 5 | L2-L5 |
| Unit 8: Combinational Modules | 6 | L2-L3 |
| Unit 9: Sequential Fundamentals | 5 | L2-L4 |
| Unit 10: Sequential Design | 5 | L2-L4 |
| Unit 11: Programmable Logic | 11 | L1-L5 |
| Unit 12: VHDL | 6 | L2-L4 |
| Unit 13: System Integration | 10 | L2-L6 |
| **Total** | **106** | **L1-L6** |

## About MicroSims

MicroSims are lightweight, interactive educational simulations designed for browser-based learning. They feature:

- **Responsive Design**: Adapt to any screen width
- **Immediate Feedback**: See results of parameter changes instantly
- **Focused Scope**: Each addresses a specific learning objective
- **Accessibility**: Screen reader support and keyboard navigation

## Using MicroSims

MicroSims can be:

1. **Viewed inline** in textbook chapters via iframe embedding
2. **Opened fullscreen** using the "View Fullscreen" button
3. **Embedded** in other websites using the provided iframe code

</div>
