# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# Date created = 15:44:57  November 27, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TEST_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M02SCE144C8G
set_global_assignment -name TOP_LEVEL_ENTITY main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:44:57  NOVEMBER 27, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 SP0.02std Lite Edition"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
set_location_assignment PIN_26 -to inpCLK
set_location_assignment PIN_3 -to we
set_location_assignment PIN_4 -to sel4ramCLK
set_location_assignment PIN_5 -to ram_address[0]
set_location_assignment PIN_6 -to ram_address[1]
set_location_assignment PIN_7 -to ram_address[2]
set_location_assignment PIN_8 -to ram_address[3]
set_location_assignment PIN_9 -to ram_address[4]
set_location_assignment PIN_10 -to ram_address[5]
set_location_assignment PIN_19 -to ram_address[6]
set_location_assignment PIN_21 -to ram_address[7]
set_location_assignment PIN_23 -to ram_address[8]
set_location_assignment PIN_24 -to ram_address[9]
set_location_assignment PIN_25 -to ram_address[10]
set_location_assignment PIN_27 -to ram_address[11]
set_location_assignment PIN_28 -to ram_address[12]
set_location_assignment PIN_31 -to ram_address[13]
set_location_assignment PIN_33 -to ram_data[0]
set_location_assignment PIN_39 -to ram_data[1]
set_location_assignment PIN_40 -to ram_data[2]
set_location_assignment PIN_41 -to ram_data[3]
set_location_assignment PIN_42 -to ram_data[4]
set_location_assignment PIN_44 -to ram_data[5]
set_location_assignment PIN_46 -to ram_data[6]
set_location_assignment PIN_47 -to ram_data[7]
set_location_assignment PIN_48 -to RAM_OUT[0]
set_location_assignment PIN_49 -to RAM_OUT[1]
set_location_assignment PIN_50 -to RAM_OUT[2]
set_location_assignment PIN_51 -to RAM_OUT[3]
set_location_assignment PIN_52 -to RAM_OUT[4]
set_location_assignment PIN_53 -to RAM_OUT[5]
set_location_assignment PIN_54 -to RAM_OUT[6]
set_location_assignment PIN_55 -to RAM_OUT[7]
set_global_assignment -name PROJECT_IP_REGENERATION_POLICY ALWAYS_REGENERATE_IP
set_global_assignment -name BDF_FILE source/main/main.bdf
set_global_assignment -name SOURCE_FILE source/main/main.qsf
set_global_assignment -name BDF_FILE source/TEST_BLOCKS/INV_GENERATOR/generator.bdf
set_global_assignment -name BDF_FILE source/TEST_BLOCKS/PLL_TEST/PLL_TEST.bdf
set_global_assignment -name BDF_FILE source/TEST_BLOCKS/INV_GENERATOR/100INVERTORS/invertors100.bdf
set_global_assignment -name BSF_FILE source/IP_LIBRARY/PLL/pll.bsf
set_global_assignment -name QIP_FILE source/IP_LIBRARY/PLL/pll.qip
set_global_assignment -name QIP_FILE source/IP_LIBRARY/FOR_PLL_TEST/COMPARATOR/copmarator.qip
set_global_assignment -name QIP_FILE source/IP_LIBRARY/FOR_PLL_TEST/CONSTANT01/constant01.qip
set_global_assignment -name QIP_FILE source/IP_LIBRARY/FOR_PLL_TEST/COUNTER/counter.qip
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top