Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 03:17:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_64_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 SharedReg417_instance/s13_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg356_instance/Y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.176ns (5.354%)  route 3.111ns (94.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 7.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 2.021ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.742ns (routing 1.832ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.541     0.541 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.864    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=57214, routed)       3.221     4.113    SharedReg417_instance/clk
    SLR Crossing[3->1]   
    SLICE_X146Y431       FDCE                                         r  SharedReg417_instance/s13_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y431       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.192 r  SharedReg417_instance/s13_reg_c/Q
                         net (fo=170, routed)         3.060     7.252    SharedReg356_instance/s13_reg_c
    SLICE_X131Y342       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.349 r  SharedReg356_instance/s13_reg_gate__32/O
                         net (fo=1, routed)           0.051     7.400    SharedReg356_instance/s13_reg_gate__32_n_0
    SLICE_X131Y342       FDCE                                         r  SharedReg356_instance/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    T14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    T14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.290     4.290 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.290    clk_IBUF_inst/OUT
    T14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.290 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.577    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.601 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=57214, routed)       2.742     7.343    SharedReg356_instance/clk
    SLR Crossing[3->1]   
    SLICE_X131Y342       FDCE                                         r  SharedReg356_instance/Y_reg[0]/C
                         clock pessimism              0.479     7.823    
                         clock uncertainty           -0.035     7.787    
    SLICE_X131Y342       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.812    SharedReg356_instance/Y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.812    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  0.413    




