<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_263_p2" SOURCE="stencil.c:7" VARIABLE="icmp_ln7" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_269_p2" SOURCE="stencil.c:7" VARIABLE="add_ln7" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln8_fu_281_p2" SOURCE="stencil.c:8" VARIABLE="icmp_ln8" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln4_fu_287_p3" SOURCE="stencil.c:4" VARIABLE="select_ln4" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_343_p2" SOURCE="" VARIABLE="p_mid1" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_6_fu_295_p2" SOURCE="" VARIABLE="empty_6" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln4_1_fu_348_p3" SOURCE="stencil.c:4" VARIABLE="select_ln4_1" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln4_2_fu_406_p3" SOURCE="stencil.c:4" VARIABLE="select_ln4_2" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_413_p2" SOURCE="stencil.c:4" VARIABLE="add_ln4" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_301_p3" SOURCE="stencil.c:7" VARIABLE="select_ln7" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="stencil.c:12" VARIABLE="mul_ln12" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_322_p2" SOURCE="stencil.c:12" VARIABLE="add_ln12" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="stencil.c:12" VARIABLE="mul_ln12_1" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_354_p2" SOURCE="stencil.c:12" VARIABLE="add_ln12_1" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="stencil.c:12" VARIABLE="mul_ln12_2" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="stencil.c:12" VARIABLE="mul_ln12_3" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_386_p2" SOURCE="stencil.c:12" VARIABLE="add_ln12_2" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="stencil.c:12" VARIABLE="mul_ln12_4" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_4_fu_396_p2" SOURCE="stencil.c:12" VARIABLE="add_ln12_4" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="stencil.c:12" VARIABLE="mul_ln12_5" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="stencil.c:12" VARIABLE="mul_ln12_6" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_5_fu_440_p2" SOURCE="stencil.c:12" VARIABLE="add_ln12_5" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="stencil.c:12" VARIABLE="mul_ln12_7" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_7_fu_465_p2" SOURCE="stencil.c:12" VARIABLE="add_ln12_7" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="stencil.c:12" VARIABLE="mul_ln12_8" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_451_p2" SOURCE="stencil.c:13" VARIABLE="add_ln13" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_475_p2" SOURCE="stencil.c:13" VARIABLE="add_ln13_1" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_2_fu_504_p2" SOURCE="stencil.c:13" VARIABLE="add_ln13_2" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_3_fu_508_p2" SOURCE="stencil.c:13" VARIABLE="add_ln13_3" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_4_fu_512_p2" SOURCE="stencil.c:13" VARIABLE="add_ln13_4" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_5_fu_516_p2" SOURCE="stencil.c:13" VARIABLE="add_ln13_5" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_6_fu_521_p2" SOURCE="stencil.c:13" VARIABLE="add_ln13_6" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sol_d0" SOURCE="stencil.c:13" VARIABLE="add_ln13_7" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_479_p2" SOURCE="stencil.c:8" VARIABLE="add_ln8" MODULE="stencil_Pipeline_stencil_label1_stencil_label2" LOOP="stencil_label1_stencil_label2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
