Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 06:38:28 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                         Path #1                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                                 12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                                 32.183 |              0.571 |
| Logic Delay               | 0.096(7%)               | 8.137(26%)                                                                                                                                                                                                                                                                                                                                                                             | 0.097(17%)         |
| Net Delay                 | 1.304(93%)              | 24.046(74%)                                                                                                                                                                                                                                                                                                                                                                            | 0.474(83%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                                  0.045 |             -0.361 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                                -19.646 |             11.560 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%                 | 16% x 9%                                                                                                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                                    735 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                                     69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[249]/D   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                            Path #2                                                                                                                                                                            | WorstPath from Dst |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                        32.069 |              0.613 |
| Logic Delay               | 0.096(7%)               | 8.108(26%)                                                                                                                                                                                                                                                                                                                                                    | 0.096(16%)         |
| Net Delay                 | 1.304(93%)              | 23.961(74%)                                                                                                                                                                                                                                                                                                                                                   | 0.517(84%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                        -0.058 |             -0.156 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                       -19.635 |             11.723 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 3% x 0%                 | 17% x 10%                                                                                                                                                                                                                                                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 2)                                                                                                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                           770 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                            68 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                            68 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                            69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_2[252]/D   |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                         Path #3                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                                 12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                                 32.018 |              0.595 |
| Logic Delay               | 0.096(7%)               | 8.513(27%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(17%)         |
| Net Delay                 | 1.304(93%)              | 23.505(73%)                                                                                                                                                                                                                                                                                                                                                                            | 0.499(83%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                                 -0.097 |             -0.164 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                                -19.623 |             11.733 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 3% x 0%                 | 17% x 9%                                                                                                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                                    742 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                                     69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[254]/D   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                 Path #4                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                  12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                  32.163 |              0.592 |
| Logic Delay               | 0.096(7%)               | 8.214(26%)                                                                                                                                                                                                                                                                                                                                                              | 0.095(17%)         |
| Net Delay                 | 1.304(93%)              | 23.949(74%)                                                                                                                                                                                                                                                                                                                                                             | 0.497(83%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                   0.048 |             -0.355 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                 -19.623 |             11.545 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 3% x 0%                 | 17% x 10%                                                                                                                                                                                                                                                                                                                                                               | 0% x 1%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                     733 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                      69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[243]/D   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                                     Path #5                                                                                                                                                                                                     | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                                                          12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                                                          32.171 |              0.691 |
| Logic Delay               | 0.096(7%)               | 7.853(25%)                                                                                                                                                                                                                                                                                                                                                                                                      | 0.096(14%)         |
| Net Delay                 | 1.304(93%)              | 24.318(75%)                                                                                                                                                                                                                                                                                                                                                                                                     | 0.595(86%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                                                           0.066 |             -0.360 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                                                         -19.613 |             11.441 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 3% x 0%                 | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                          | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                                                             746 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                                                              69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[250]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                 Path #6                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                  12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                  32.165 |              0.924 |
| Logic Delay               | 0.096(7%)               | 7.900(25%)                                                                                                                                                                                                                                                                                                                                                              | 0.096(11%)         |
| Net Delay                 | 1.304(93%)              | 24.265(75%)                                                                                                                                                                                                                                                                                                                                                             | 0.828(89%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                   0.061 |             -0.344 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                 -19.612 |             11.224 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 3% x 0%                 | 17% x 10%                                                                                                                                                                                                                                                                                                                                                               | 1% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                     775 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                      69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[246]/D   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                      Path #7                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                            12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                            31.983 |              1.083 |
| Logic Delay               | 0.096(7%)               | 7.992(25%)                                                                                                                                                                                                                                                                                                                                                                        | 0.096(9%)          |
| Net Delay                 | 1.304(93%)              | 23.991(75%)                                                                                                                                                                                                                                                                                                                                                                       | 0.987(91%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                            -0.121 |             -0.163 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                           -19.612 |             11.246 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 3% x 0%                 | 17% x 9%                                                                                                                                                                                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                               771 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                                69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[255]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                                     Path #8                                                                                                                                                                                                     | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                                                          12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                                                          32.160 |              0.618 |
| Logic Delay               | 0.096(7%)               | 7.853(25%)                                                                                                                                                                                                                                                                                                                                                                                                      | 0.096(16%)         |
| Net Delay                 | 1.304(93%)              | 24.307(75%)                                                                                                                                                                                                                                                                                                                                                                                                     | 0.522(84%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                                                           0.066 |             -0.349 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                                                         -19.602 |             11.525 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 3% x 0%                 | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                                                       | 1% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                          | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                                                             746 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                                                              69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[251]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                               Path #9                                                                                                                                                                              | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                             12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                             32.085 |              0.518 |
| Logic Delay               | 0.096(7%)               | 8.022(26%)                                                                                                                                                                                                                                                                                                                                                         | 0.093(18%)         |
| Net Delay                 | 1.304(93%)              | 24.063(74%)                                                                                                                                                                                                                                                                                                                                                        | 0.425(82%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                             -0.006 |             -0.191 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                            -19.599 |             11.783 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 3% x 0%                 | 17% x 10%                                                                                                                                                                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 2)                                                                                                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                770 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                 69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_2[240]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                                       Path #10                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |                   1.400 |                                                                                                                                                                                                                                                                                                                                                                                                               32.337 |              0.907 |
| Logic Delay               | 0.096(7%)               | 7.996(25%)                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(11%)         |
| Net Delay                 | 1.304(93%)              | 24.341(75%)                                                                                                                                                                                                                                                                                                                                                                                                          | 0.811(89%)         |
| Clock Skew                |                  -0.133 |                                                                                                                                                                                                                                                                                                                                                                                                                0.248 |             -0.565 |
| Slack                     |                  10.959 |                                                                                                                                                                                                                                                                                                                                                                                                              -19.597 |             11.020 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 3% x 0%                 | 16% x 9%                                                                                                                                                                                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                               | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                                                                                                                                                                  747 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                                                                                                                                                                   69 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C        | muon_cand_3.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_3.pt_0_rep2/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_2[245]/D   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 7 | 9 | 10 | 11 | 12 | 13 | 15 | 16 | 18 | 20 | 21 | 22 | 23 | 24 | 25 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 37 | 38 | 40 | 41 | 43 | 44 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 55 | 56 | 57 | 60 | 61 | 62 | 63 | 64 | 68 | 69 | 70 | 72 | 73 | 78 | 79 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 744 | 8 | 8 |  1 |  7 |  8 |  2 |  1 |  9 |  4 |  9 |  5 |  3 |  7 |  5 |  3 |  5 |  2 |  5 |  4 |  3 |  2 |  1 | 11 |  3 | 12 |  2 |  1 | 13 |  6 |  2 |  5 |  1 |  9 |  5 |  2 |  3 |  6 |  6 |  4 | 13 |  2 |  6 |  6 |  4 |  1 |  3 |  4 |  4 | 17 |  2 |  1 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.80 |           3.61 |           34142 | 0(0.0%) | 614(2.9%) | 1046(5.0%) | 2639(12.6%) | 4744(22.7%) | 11883(56.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq80retfan10000_rev_1 | 0.90 |           4.62 |           20668 | 0(0.0%) | 607(2.9%) | 1034(5.0%) | 2532(12.3%) | 4680(22.6%) | 11815(57.2%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_512_4 | 0.00 |           1.04 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       104% | (CLEL_R_X48Y382,CLEL_R_X63Y413) | muon_sorter_1(82%),wrapper(17%) |            0% |       4.39404 | 84%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                3 |       106% | (CLEM_X48Y394,CLEM_X51Y401)     | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.10491 | 95%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                4 |       110% | (CLEL_R_X55Y342,CLEM_X63Y357)   | muon_sorter_1(86%),wrapper(13%) |            0% |       5.01918 | 94%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       105% | (CLEL_R_X45Y325,CLEL_R_X52Y340) | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.20252 | 97%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.467% | (CLEM_X48Y339,CLEM_X63Y370)   | muon_sorter_1(75%),wrapper(24%) |            0% |       3.37534 | 65%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.973% | (CLEM_X35Y335,CLEM_X66Y414)   | muon_sorter_1(74%),wrapper(25%) |            0% |       2.52803 | 48%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.702% | (CLEM_X41Y372,CLEM_X64Y411)   | muon_sorter_1(79%),wrapper(20%) |            0% |       3.27278 | 62%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.678% | (CLEM_X48Y323,CLEM_X63Y370)   | muon_sorter_1(80%),wrapper(19%) |            0% |       3.52957 | 68%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.280% | (CLEM_X48Y334,CLEM_X63Y365)   | muon_sorter_1(78%),wrapper(21%) |            0% |        3.6861 | 70%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.825% | (CLEM_X42Y333,CLEM_X65Y420)   | muon_sorter_1(76%),wrapper(23%) |            0% |       3.29708 | 63%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.175% | (CLEM_X48Y383,CLEL_R_X55Y406) | muon_sorter_1(86%),wrapper(13%) |            0% |       4.83654 | 92%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.194% | (NULL_X319Y333,CLEM_X57Y344)  | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.70104 | 89%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.810% | (CLEM_X34Y334,CLEM_X65Y365)   | muon_sorter_1(72%),wrapper(27%) |            0% |       2.80815 | 53%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.098% | (CLEL_R_X32Y355,CLEM_X63Y418) | muon_sorter_1(75%),wrapper(24%) |            0% |       2.24872 | 43%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.117% | (CLEL_R_X32Y387,CLEM_X63Y418) | muon_sorter_1(79%),wrapper(20%) |            0% |       2.35268 | 45%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.090% | (CLEM_X42Y324,CLEM_X73Y403)   | muon_sorter_1(75%),wrapper(24%) |            0% |       2.60155 | 49%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |        86% | (CLEM_X60Y360,CLEM_X61Y361)     | muon_sorter_1(60%),wrapper(39%) |            0% |       4.64583 | 97%          | 0%         |  32% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                1 |        85% | (NULL_X354Y367,CLEM_X59Y355)    | muon_sorter_1(86%),wrapper(13%) |            0% |        5.4375 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                1 |        90% | (CLEM_X60Y354,CLEM_X61Y355)     | muon_sorter_1(82%),wrapper(17%) |            0% |        5.3125 | 100%         | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                1 |        87% | (NULL_X354Y365,CLEM_X59Y353)    | muon_sorter_1(82%),wrapper(17%) |            0% |       4.90625 | 93%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEL_R_X55Y408,CLEL_R_X55Y408) | muon_sorter_1(100%)             |            0% |         4.375 | 87%          | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        88% | (CLEL_R_X55Y406,CLEL_R_X55Y406) | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        85% | (CLEM_X47Y404,CLEM_X47Y404)     | muon_sorter_1(100%)             |            0% |             1 | 25%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        92% | (CLEM_X48Y404,CLEM_X48Y404)     | muon_sorter_1(100%)             |            0% |         4.375 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEM_X47Y402,CLEM_X47Y402)     | muon_sorter_1(100%)             |            0% |          4.25 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X44Y376,CLEM_X47Y379)     | muon_sorter_1(75%),wrapper(24%) |            0% |       4.70982 | 88%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X54Y326,CLEL_R_X55Y327)   | muon_sorter_1(97%)              |            0% |       5.16667 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X58Y400   | 354             | 517          | 76%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y401   | 354             | 516          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y402   | 354             | 515          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y399   | 354             | 518          | 74%                  | muon_sorter_1(77%),wrapper(22%) | Y                   |
| CLEL_R_X58Y402 | 356             | 515          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y398   | 354             | 519          | 74%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X58Y404   | 354             | 513          | 74%                  | muon_sorter_1(57%),wrapper(42%) | Y                   |
| CLEL_R_X58Y403 | 356             | 514          | 73%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEM_X58Y405   | 354             | 512          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y403   | 354             | 514          | 73%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X58Y402   | 354             | 515          | 43%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y398   | 354             | 519          | 42%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X58Y402 | 356             | 515          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X57Y397   | 350             | 520          | 42%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X50Y397 | 321             | 520          | 41%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X58Y398 | 356             | 519          | 41%                  | muon_sorter_1(70%),wrapper(30%) | Y                   |
| CLEM_X58Y397   | 354             | 520          | 41%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X59Y398   | 359             | 519          | 41%                  | wrapper(50%),muon_sorter_1(50%) | Y                   |
| CLEM_X59Y402   | 359             | 515          | 41%                  | wrapper(72%),muon_sorter_1(27%) | Y                   |
| CLEM_X58Y403   | 354             | 514          | 41%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


