{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1385758834308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1385758834308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 21:00:26 2013 " "Processing started: Fri Nov 29 21:00:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1385758834308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1385758834308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1385758834308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1385758837199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storageChar.v(39) " "Verilog HDL warning at storageChar.v(39): extended using \"x\" or \"z\"" {  } { { "storageChar.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageChar.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagechar.v 1 1 " "Found 1 design units, including 1 entities, in source file storagechar.v" { { "Info" "ISGN_ENTITY_NAME" "1 storageChar " "Found entity 1: storageChar" {  } { { "storageChar.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageChar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837386 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UpDownCount.v(6) " "Verilog HDL information at UpDownCount.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1385758837386 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "UpDownCount UpDownCount.v(1) " "Verilog Module Declaration warning at UpDownCount.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"UpDownCount\"" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1385758837386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncount.v 1 1 " "Found 1 design units, including 1 entities, in source file updowncount.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDownCount " "Found entity 1: UpDownCount" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clock clock storageFinal.v(2) " "Verilog HDL Declaration information at storageFinal.v(2): object \"Clock\" differs only in case from object \"clock\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B storageFinal.v(7) " "Verilog HDL Declaration information at storageFinal.v(7): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C storageFinal.v(7) " "Verilog HDL Declaration information at storageFinal.v(7): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D storageFinal.v(7) " "Verilog HDL Declaration information at storageFinal.v(7): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E storageFinal.v(7) " "Verilog HDL Declaration information at storageFinal.v(7): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F storageFinal.v(7) " "Verilog HDL Declaration information at storageFinal.v(7): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagefinal.v 1 1 " "Found 1 design units, including 1 entities, in source file storagefinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 storageFinal " "Found entity 1: storageFinal" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837386 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "statemachineforpigs.v(26) " "Verilog HDL information at statemachineforpigs.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F statemachineforpigs.v(17) " "Verilog HDL Declaration information at statemachineforpigs.v(17): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1385758837402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachineforpigs.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachineforpigs.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachineforpigs " "Found entity 1: statemachineforpigs" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testdisplay.v(43) " "Verilog HDL warning at testdisplay.v(43): extended using \"x\" or \"z\"" {  } { { "testdisplay.v" "" { Text "C:/Users/spectome/Desktop/2DA4/testdisplay.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1385758837402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file testdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 testdisplay " "Found entity 1: testdisplay" {  } { { "testdisplay.v" "" { Text "C:/Users/spectome/Desktop/2DA4/testdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaywinlose.v 1 1 " "Found 1 design units, including 1 entities, in source file displaywinlose.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayWinLose " "Found entity 1: displayWinLose" {  } { { "displayWinLose.v" "" { Text "C:/Users/spectome/Desktop/2DA4/displayWinLose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdisp.v(43) " "Verilog HDL warning at hexdisp.v(43): extended using \"x\" or \"z\"" {  } { { "hexdisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/hexdisp.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1385758837402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisp " "Found entity 1: hexdisp" {  } { { "hexdisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/hexdisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "losedisp.v 1 1 " "Found 1 design units, including 1 entities, in source file losedisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 losedisp " "Found entity 1: losedisp" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1385758837402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1385758837402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "storageFinal " "Elaborating entity \"storageFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1385758837464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCount UpDownCount:StoreQ " "Elaborating entity \"UpDownCount\" for hierarchy \"UpDownCount:StoreQ\"" {  } { { "storageFinal.v" "StoreQ" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385758837464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UpDownCount.v(12) " "Verilog HDL assignment warning at UpDownCount.v(12): truncated value with size 32 to match size of target (5)" {  } { { "UpDownCount.v" "" { Text "C:/Users/spectome/Desktop/2DA4/UpDownCount.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1385758837464 "|storageFinal|UpDownCount:StoreQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storageChar storageChar:HexDisplay " "Elaborating entity \"storageChar\" for hierarchy \"storageChar:HexDisplay\"" {  } { { "storageFinal.v" "HexDisplay" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385758837464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachineforpigs statemachineforpigs:biobvosf " "Elaborating entity \"statemachineforpigs\" for hierarchy \"statemachineforpigs:biobvosf\"" {  } { { "storageFinal.v" "biobvosf" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385758837480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp hexdisp:h " "Elaborating entity \"hexdisp\" for hierarchy \"hexdisp:h\"" {  } { { "storageFinal.v" "h" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385758837480 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "letter hexdisp.v(7) " "Verilog HDL Always Construct warning at hexdisp.v(7): variable \"letter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hexdisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/hexdisp.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1385758837480 "|storageFinal|hexdisp:h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "losedisp losedisp:screwyou " "Elaborating entity \"losedisp\" for hierarchy \"losedisp:screwyou\"" {  } { { "storageFinal.v" "screwyou" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1385758837480 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "losedisp.v(5) " "Verilog HDL Case Statement warning at losedisp.v(5): incomplete case statement has no default case item" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led6 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led6\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led5 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led5\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led4 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led4\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led3\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led2\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1 losedisp.v(4) " "Verilog HDL Always Construct warning at losedisp.v(4): inferring latch(es) for variable \"led1\", which holds its previous value in one or more paths through the always construct" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 losedisp.v(4) " "Inferred latch for \"led1\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 losedisp.v(4) " "Inferred latch for \"led2\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 losedisp.v(4) " "Inferred latch for \"led3\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led4 losedisp.v(4) " "Inferred latch for \"led4\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led5 losedisp.v(4) " "Inferred latch for \"led5\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led6 losedisp.v(4) " "Inferred latch for \"led6\" at losedisp.v(4)" {  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1385758837495 "|storageFinal|losedisp:screwyou"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1385758839136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led1 " "Latch losedisp:screwyou\|led1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385758839199 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385758839199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led2 " "Latch losedisp:screwyou\|led2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385758839199 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385758839199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led3 " "Latch losedisp:screwyou\|led3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385758839199 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385758839199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led4 " "Latch losedisp:screwyou\|led4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385758839199 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385758839199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led5 " "Latch losedisp:screwyou\|led5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385758839199 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385758839199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "losedisp:screwyou\|led6 " "Latch losedisp:screwyou\|led6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statemachineforpigs:biobvosf\|W\[2\] " "Ports D and ENA on the latch are fed by the same signal statemachineforpigs:biobvosf\|W\[2\]" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1385758839199 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1385758839199 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "T GND " "Pin \"T\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|T"} { "Warning" "WMLS_MLS_STUCK_PIN" "o0 GND " "Pin \"o0\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|o0"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1 GND " "Pin \"o1\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|o1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2 GND " "Pin \"o2\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|o2"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3 GND " "Pin \"o3\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|o3"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4 GND " "Pin \"o4\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|o4"} { "Warning" "WMLS_MLS_STUCK_PIN" "o5 GND " "Pin \"o5\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|o5"} { "Warning" "WMLS_MLS_STUCK_PIN" "o6 GND " "Pin \"o6\" is stuck at GND" {  } { { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1385758839386 "|storageFinal|o6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1385758839386 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1385758841620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spectome/Desktop/2DA4/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/spectome/Desktop/2DA4/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1385758841683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1385758841917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1385758841917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1385758841980 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1385758841980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1385758841980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1385758841980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1385758842027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 21:00:42 2013 " "Processing ended: Fri Nov 29 21:00:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1385758842027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1385758842027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1385758842027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385758842027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1385758851120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1385758851120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 21:00:43 2013 " "Processing started: Fri Nov 29 21:00:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1385758851120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1385758851120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1385758851120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1385758853652 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1385758853902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1385758854042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1385758854042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1385758854339 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1385758855105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1385758855105 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1385758855105 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 694 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1385758855105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 695 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1385758855105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 696 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1385758855105 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1385758855105 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 68 " "No exact pin location assignment(s) for 1 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T " "Pin T not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { T } } } { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 11 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1385758855324 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1385758855324 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1385758855480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1385758855480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1385758855480 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1385758855480 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node Clock (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1385758855511 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 2 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1385758855511 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "losedisp:screwyou\|Mux1~0  " "Automatically promoted node losedisp:screwyou\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1385758855527 ""}  } { { "losedisp.v" "" { Text "C:/Users/spectome/Desktop/2DA4/losedisp.v" 5 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { losedisp:screwyou|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 575 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1385758855527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Resetn (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node Resetn (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1385758855527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "statemachineforpigs:biobvosf\|a~1 " "Destination node statemachineforpigs:biobvosf\|a~1" {  } { { "statemachineforpigs.v" "" { Text "C:/Users/spectome/Desktop/2DA4/statemachineforpigs.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { statemachineforpigs:biobvosf|a~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 510 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1385758855527 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1385758855527 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Resetn" } } } } { "storageFinal.v" "" { Text "C:/Users/spectome/Desktop/2DA4/storageFinal.v" 2 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1385758855527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1385758855652 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1385758855667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1385758855667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1385758855667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1385758855667 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1385758855667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1385758855667 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1385758855667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1385758855667 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1385758855667 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1385758855667 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1385758855683 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1385758855683 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1385758855683 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 45 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 13 46 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 2 56 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1385758855683 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1385758855683 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1385758855683 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1385758855730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1385758857589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1385758857792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1385758857808 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1385758859574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1385758859574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1385758860339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/spectome/Desktop/2DA4/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1385758862308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1385758862308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1385758863839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1385758863839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1385758863839 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1385758863886 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[0\] 0 " "Pin \"display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[1\] 0 " "Pin \"display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[2\] 0 " "Pin \"display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[3\] 0 " "Pin \"display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[4\] 0 " "Pin \"display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[5\] 0 " "Pin \"display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[6\] 0 " "Pin \"display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T 0 " "Pin \"T\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayA\[0\] 0 " "Pin \"displayA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayA\[1\] 0 " "Pin \"displayA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayA\[2\] 0 " "Pin \"displayA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayA\[3\] 0 " "Pin \"displayA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayA\[4\] 0 " "Pin \"displayA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayA\[5\] 0 " "Pin \"displayA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayA\[6\] 0 " "Pin \"displayA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayB\[0\] 0 " "Pin \"displayB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayB\[1\] 0 " "Pin \"displayB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayB\[2\] 0 " "Pin \"displayB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayB\[3\] 0 " "Pin \"displayB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayB\[4\] 0 " "Pin \"displayB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayB\[5\] 0 " "Pin \"displayB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayB\[6\] 0 " "Pin \"displayB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayC\[0\] 0 " "Pin \"displayC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayC\[1\] 0 " "Pin \"displayC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayC\[2\] 0 " "Pin \"displayC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayC\[3\] 0 " "Pin \"displayC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayC\[4\] 0 " "Pin \"displayC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayC\[5\] 0 " "Pin \"displayC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayC\[6\] 0 " "Pin \"displayC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayD\[0\] 0 " "Pin \"displayD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayD\[1\] 0 " "Pin \"displayD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayD\[2\] 0 " "Pin \"displayD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayD\[3\] 0 " "Pin \"displayD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayD\[4\] 0 " "Pin \"displayD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayD\[5\] 0 " "Pin \"displayD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayD\[6\] 0 " "Pin \"displayD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayE\[0\] 0 " "Pin \"displayE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayE\[1\] 0 " "Pin \"displayE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayE\[2\] 0 " "Pin \"displayE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayE\[3\] 0 " "Pin \"displayE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayE\[4\] 0 " "Pin \"displayE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayE\[5\] 0 " "Pin \"displayE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayE\[6\] 0 " "Pin \"displayE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayF\[0\] 0 " "Pin \"displayF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayF\[1\] 0 " "Pin \"displayF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayF\[2\] 0 " "Pin \"displayF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayF\[3\] 0 " "Pin \"displayF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayF\[4\] 0 " "Pin \"displayF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayF\[5\] 0 " "Pin \"displayF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayF\[6\] 0 " "Pin \"displayF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Pin \"led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3 0 " "Pin \"led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4 0 " "Pin \"led4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led5 0 " "Pin \"led5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led6 0 " "Pin \"led6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o0 0 " "Pin \"o0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1 0 " "Pin \"o1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o2 0 " "Pin \"o2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o3 0 " "Pin \"o3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o4 0 " "Pin \"o4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o5 0 " "Pin \"o5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o6 0 " "Pin \"o6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1385758863917 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1385758863917 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1385758864152 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1385758864199 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1385758864449 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1385758864949 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1385758865167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spectome/Desktop/2DA4/FinalProject.fit.smsg " "Generated suppressed messages file C:/Users/spectome/Desktop/2DA4/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1385758865371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1385758865605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 21:01:05 2013 " "Processing ended: Fri Nov 29 21:01:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1385758865605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1385758865605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1385758865605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385758865605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1385758874808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1385758874808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 21:01:06 2013 " "Processing started: Fri Nov 29 21:01:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1385758874808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1385758874808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1385758874808 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1385758879480 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1385758879636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1385758880308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 21:01:20 2013 " "Processing ended: Fri Nov 29 21:01:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1385758880308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1385758880308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1385758880308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385758880308 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1385758880996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1385758889621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1385758889636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 21:01:21 2013 " "Processing started: Fri Nov 29 21:01:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1385758889636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1385758889636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1385758889636 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1385758889761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1385758892230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1385758892386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1385758892386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1385758892668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1385758892683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1385758892683 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1385758892683 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1385758892683 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name statemachineforpigs:biobvosf\|W\[0\] statemachineforpigs:biobvosf\|W\[0\] " "create_clock -period 1.000 -name statemachineforpigs:biobvosf\|W\[0\] statemachineforpigs:biobvosf\|W\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1385758892683 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1385758892683 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1385758892699 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1385758892714 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1385758892714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.739 " "Worst-case setup slack is -3.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.739      -217.171 clock  " "   -3.739      -217.171 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342        -5.983 statemachineforpigs:biobvosf\|W\[0\]  " "   -1.342        -5.983 statemachineforpigs:biobvosf\|W\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650        -2.174 Clock  " "   -0.650        -2.174 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1385758892714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.209 " "Worst-case hold slack is -3.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.209       -36.480 clock  " "   -3.209       -36.480 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264        -6.233 statemachineforpigs:biobvosf\|W\[0\]  " "   -2.264        -6.233 statemachineforpigs:biobvosf\|W\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Clock  " "    0.391         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1385758892730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1385758892730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1385758892730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -85.222 clock  " "   -1.222       -85.222 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -6.222 Clock  " "   -1.222        -6.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 statemachineforpigs:biobvosf\|W\[0\]  " "    0.500         0.000 statemachineforpigs:biobvosf\|W\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1385758892730 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1385758892871 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1385758892871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1385758892918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.236 " "Worst-case setup slack is -1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236       -60.951 clock  " "   -1.236       -60.951 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001        -0.001 statemachineforpigs:biobvosf\|W\[0\]  " "   -0.001        -0.001 statemachineforpigs:biobvosf\|W\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267         0.000 Clock  " "    0.267         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1385758892918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.708 " "Worst-case hold slack is -1.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708       -28.526 clock  " "   -1.708       -28.526 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337        -3.763 statemachineforpigs:biobvosf\|W\[0\]  " "   -1.337        -3.763 statemachineforpigs:biobvosf\|W\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock  " "    0.215         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1385758892918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1385758892933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1385758892933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -85.222 clock  " "   -1.222       -85.222 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -6.222 Clock  " "   -1.222        -6.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 statemachineforpigs:biobvosf\|W\[0\]  " "    0.500         0.000 statemachineforpigs:biobvosf\|W\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1385758892933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1385758892933 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1385758893074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1385758893105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1385758893105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1385758893215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 21:01:33 2013 " "Processing ended: Fri Nov 29 21:01:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1385758893215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1385758893215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1385758893215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385758893215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1385758902386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1385758902386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 21:01:34 2013 " "Processing started: Fri Nov 29 21:01:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1385758902386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1385758902386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1385758902386 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "FinalProject.vo\", \"FinalProject_fast.vo FinalProject_v.sdo FinalProject_v_fast.sdo C:/Users/spectome/Desktop/2DA4/simulation/modelsim/ simulation " "Generated files \"FinalProject.vo\", \"FinalProject_fast.vo\", \"FinalProject_v.sdo\" and \"FinalProject_v_fast.sdo\" in directory \"C:/Users/spectome/Desktop/2DA4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1385758905636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1385758905715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 21:01:45 2013 " "Processing ended: Fri Nov 29 21:01:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1385758905715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1385758905715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1385758905715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385758905715 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1385758906386 ""}
