   1              		.cpu cortex-a9
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_cpg_lld_rza2m.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.cpg_io_reg_write_16,"ax",%progbits
  17              		.align	2
  18              		.syntax unified
  19              		.arm
  20              		.fpu neon
  22              	cpg_io_reg_write_16:
  23              	.LFB1:
  24              		.file 1 "../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c"
   1:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*******************************************************************************
   2:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * DISCLAIMER
   3:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * This software is supplied by Renesas Electronics Corporation and is only
   4:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * intended for use with Renesas products. No other uses are authorized. This
   5:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * software is owned by Renesas Electronics Corporation and is protected under
   6:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * all applicable laws, including copyright laws.
   7:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Renesas reserves the right, without notice, to make changes to this software
  17:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * and to discontinue the availability of this software. By using this software,
  18:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * you agree to the additional terms and conditions found by accessing the
  19:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * following link:
  20:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * http://www.renesas.com/disclaimer
  21:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
  22:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *******************************************************************************/
  23:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*******************************************************************************
  24:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * File Name    : r_cpg_lld_rza2m.c
  25:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Device(s)    : RZ/A2M
  26:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Tool-Chain   : e2Studio Ver 7.5.0
  27:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *              : GNU Arm Embedded Toolchain 6-2017-q2-update
  28:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * OS           : None
  29:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * H/W Platform : RZ/A2M Evaluation Board
  30:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Description  : RZ/A2M Sample Program - Low layer function of CPG module
  31:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Operation    :
  32:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Limitations  :
  33:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *******************************************************************************/
  34:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  35:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  36:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Includes   <System Includes> , "Project Includes"
  37:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  38:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "rza_io_regrw.h"
  39:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "iodefine.h"
  40:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "iobitmask.h"
  41:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_typedefs.h"
  42:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_hld_api.h"
  43:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_drv_link.h"
  44:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_drv_sc_cfg.h"
  45:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_lld_rza2m.h"
  46:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  47:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  48:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Typedef definitions
  49:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  50:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  51:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  52:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  53:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Macro definitions
  54:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  55:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  56:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  57:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  58:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Imported global variables and functions (from other files)
  59:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  60:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  61:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  62:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  63:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Exported global variables and functions (to be accessed by other files)
  64:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  65:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  66:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  67:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  68:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Private global variables and functions
  69:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  70:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! Version Information */
  71:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static const st_drv_info_t gs_lld_info =
  72:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  73:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
  74:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ((STDIO_CPG_RZ_LLD_VERSION_MAJOR << 16) + STDIO_CPG_RZ_LLD_VERSION_MINOR)
  75:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     },
  76:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     STDIO_CPG_RZ_LLD_BUILD_NUM,
  77:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     STDIO_CPG_RZ_LLD_DRV_NAME
  78:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** };
  79:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  80:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! EXTAL frequency (khz) */
  81:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_extal_frequency_khz = 24000.0;
  82:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  83:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! PLL frequency (khz) */
  84:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_pll_frequency_khz = 1056000.0;
  85:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  86:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! ICLK divisor */
  87:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_iclk_divisor = 2;
  88:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  89:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! ICLK frequency (khz) */
  90:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_iclk_frequency_khz = 528000.0;
  91:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  92:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! BCLK divisor */
  93:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_bclk_divisor = 8;
  94:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  95:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! BCLK frequency (khz) */
  96:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_bclk_frequency_khz = 132000.0;
  97:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  98:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! P1CLK divisor */
  99:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_p1clk_divisor = 16;
 100:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 101:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! P1CLK frequency (khz) */
 102:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_p1clk_frequency_khz = 66000.0;
 103:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 104:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! flag to check initialised or not */
 105:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static bool_t gs_drv_cpg_is_initialized = false;
 106:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 107:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 108:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 109:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_write_8
 110:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Write 8 bit I/O register
 111:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 112:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 113:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 114:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 115:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 116:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 117:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 118:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 119:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_8(volatile uint8_t * ioreg, uint8_t write_value, uint8_t shift, uint32
 120:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 121:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint8_t reg_value;
 122:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 123:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 124:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;                                         /* Read from register */
 125:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint8_t)((reg_value & (~mask)) | (unsigned)(write_value << shift)); /* Modify 
 126:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 127:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 128:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 129:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 130:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 131:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
 132:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 133:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 134:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_8
 135:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 136:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #endif // #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 137:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 138:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 139:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_write_16
 140:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Write 16 bit I/O register
 141:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 142:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 143:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 144:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 145:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 146:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 147:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 148:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 149:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_16(volatile uint16_t * ioreg, uint16_t write_value, uint16_t shift, ui
 150:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  25              		.loc 1 150 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
 151:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t reg_value;
 152:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 153:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
  31              		.loc 1 153 0
  32 0000 010073E3 		cmn	r3, #1
  33 0004 0400000A 		beq	.L2
 154:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 155:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;                                         /* Read from register */
  34              		.loc 1 155 0
  35 0008 B0C0D0E1 		ldrh	ip, [r0]
  36              	.LVL1:
 156:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint16_t)((reg_value & (~mask)) | (unsigned)(write_value << shift)); /* Modify
  37              		.loc 1 156 0
  38 000c 0330CCE1 		bic	r3, ip, r3
  39              	.LVL2:
  40 0010 1112A0E1 		lsl	r1, r1, r2
  41              	.LVL3:
  42 0014 7110FFE6 		uxth	r1, r1
  43 0018 011083E1 		orr	r1, r3, r1
  44              	.LVL4:
  45              	.L2:
 157:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 158:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 159:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 160:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 162:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
  46              		.loc 1 162 0
  47 001c B010C0E1 		strh	r1, [r0]	@ movhi
  48 0020 1EFF2FE1 		bx	lr
  49              		.cfi_endproc
  50              	.LFE1:
  52              		.section	.text.cpg_io_reg_write_32,"ax",%progbits
  53              		.align	2
  54              		.syntax unified
  55              		.arm
  56              		.fpu neon
  58              	cpg_io_reg_write_32:
  59              	.LFB2:
 163:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 164:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 165:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_16
 166:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 167:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 168:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 169:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_write_32
 170:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Write 32 bit I/O register
 171:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 172:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 173:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 174:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 175:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 176:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 177:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 178:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 179:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_32(volatile uint32_t * ioreg, uint32_t write_value, uint32_t shift, ui
 180:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  60              		.loc 1 180 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65              	.LVL5:
 181:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint32_t reg_value;
 182:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
  66              		.loc 1 182 0
  67 0000 010073E3 		cmn	r3, #1
 183:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 184:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Read from register */
 185:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;
  68              		.loc 1 185 0
  69 0004 00C09015 		ldrne	ip, [r0]
  70              	.LVL6:
 186:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 187:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Modify value       */
 188:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & (~mask)) | (unsigned)(write_value << shift);
  71              		.loc 1 188 0
  72 0008 0330CC11 		bicne	r3, ip, r3
  73              	.LVL7:
  74 000c 11128311 		orrne	r1, r3, r1, lsl r2
  75              	.LVL8:
  76              	.L4:
 189:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 190:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 191:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 192:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 193:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 194:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
  77              		.loc 1 194 0
  78 0010 001080E5 		str	r1, [r0]
  79 0014 1EFF2FE1 		bx	lr
  80              		.cfi_endproc
  81              	.LFE2:
  83              		.section	.text.cpg_io_reg_read_16,"ax",%progbits
  84              		.align	2
  85              		.syntax unified
  86              		.arm
  87              		.fpu neon
  89              	cpg_io_reg_read_16:
  90              	.LFB3:
 195:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 196:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 197:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_32
 198:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 199:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 200:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 201:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 202:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_read_8
 203:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Read 8 bit I/O register
 204:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 205:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 206:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 207:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 208:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 209:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint8_t cpg_io_reg_read_8(volatile uint8_t * ioreg, uint8_t shift, uint32_t mask)
 210:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 211:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint8_t reg_value;
 212:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 213:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Read from register */
 214:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;
 215:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 216:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 217:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Clear other bit and Bit shift */
 218:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint8_t)((reg_value & mask) >> shift);
 219:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 220:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 221:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 222:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 223:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 224:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_8
 225:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 226:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #endif // #if R_ENABLE_LOCAL_8_BIT_REGISTER_ACCESS
 227:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 229:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_read_16
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Read 16 bit I/O register
 231:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 234:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 235:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 236:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint16_t cpg_io_reg_read_16(volatile uint16_t * ioreg, uint16_t shift, uint32_t mask)
 237:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  91              		.loc 1 237 0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  96              	.LVL9:
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t reg_value;
 239:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 240:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Read from register */
 241:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;
  97              		.loc 1 241 0
  98 0000 B000D0E1 		ldrh	r0, [r0]
  99              	.LVL10:
 100 0004 7000FFE6 		uxth	r0, r0
 101              	.LVL11:
 242:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 102              		.loc 1 242 0
 103 0008 010072E3 		cmn	r2, #1
 104 000c 1EFF2F01 		bxeq	lr
 243:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 244:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Clear other bit and Bit shift */
 245:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint16_t)((reg_value & mask) >> shift);
 105              		.loc 1 245 0
 106 0010 020000E0 		and	r0, r0, r2
 107              	.LVL12:
 108 0014 3001A0E1 		lsr	r0, r0, r1
 109 0018 7000FFE6 		uxth	r0, r0
 110              	.LVL13:
 246:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 247:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 248:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 249:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 111              		.loc 1 249 0
 112 001c 1EFF2FE1 		bx	lr
 113              		.cfi_endproc
 114              	.LFE3:
 116              		.section	.text.cpg_io_reg_read_32,"ax",%progbits
 117              		.align	2
 118              		.syntax unified
 119              		.arm
 120              		.fpu neon
 122              	cpg_io_reg_read_32:
 123              	.LFB4:
 250:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 251:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_16
 252:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 253:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 254:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 255:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         cpg_io_reg_read_32
 256:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Read 32 bit I/O register
 257:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 258:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 259:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 260:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 261:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 262:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t cpg_io_reg_read_32(volatile uint32_t * ioreg, uint32_t shift, uint32_t mask)
 263:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 124              		.loc 1 263 0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129              	.LVL14:
 264:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint32_t reg_value;
 265:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 266:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Read from register */
 267:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;
 130              		.loc 1 267 0
 131 0000 000090E5 		ldr	r0, [r0]
 132              	.LVL15:
 268:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 133              		.loc 1 268 0
 134 0004 010072E3 		cmn	r2, #1
 135 0008 1EFF2F01 		bxeq	lr
 269:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 270:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Clear other bit and Bit shift */
 271:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & mask) >> shift;
 136              		.loc 1 271 0
 137 000c 020000E0 		and	r0, r0, r2
 138              	.LVL16:
 139 0010 3001A0E1 		lsr	r0, r0, r1
 140              	.LVL17:
 272:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 273:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 274:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 275:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 141              		.loc 1 275 0
 142 0014 1EFF2FE1 		bx	lr
 143              		.cfi_endproc
 144              	.LFE4:
 146              		.section	.text.is_nearly_equal,"ax",%progbits
 147              		.align	2
 148              		.syntax unified
 149              		.arm
 150              		.fpu neon
 152              	is_nearly_equal:
 153              	.LFB5:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 277:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_32
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         is_nearly_equal
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Check two value is nearly equal or not
 283:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  value1: 1st value
 284:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  value2: 2nd value
 285:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     true nearly equal
 286:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     false not nearly equal
 287:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static bool_t is_nearly_equal(float64_t value1, float64_t value2)
 289:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 154              		.loc 1 289 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159              	.LVL18:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     bool_t result;
 291:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 292:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 160              		.loc 1 292 0
 161 0000 000BF4EE 		vmov.f64	d16, #1.25e-1
 162 0004 601B70EE 		vsub.f64	d17, d0, d16
 163              	.LVL19:
 293:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 164              		.loc 1 293 0
 165 0008 200B30EE 		vadd.f64	d0, d0, d16
 166              	.LVL20:
 294:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 167              		.loc 1 294 0
 168 000c C11BF4EE 		vcmpe.f64	d17, d1
 169 0010 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 170 0014 0400005A 		bpl	.L15
 171              		.loc 1 294 0 is_stmt 0 discriminator 1
 172 0018 C10BB4EE 		vcmpe.f64	d0, d1
 173 001c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 174 0020 030000CA 		bgt	.L13
 295:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 296:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         result = true;
 297:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 298:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 299:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 300:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         result = false;
 175              		.loc 1 300 0 is_stmt 1
 176 0024 0000A0E3 		mov	r0, #0
 177 0028 1EFF2FE1 		bx	lr
 178              	.L15:
 179 002c 0000A0E3 		mov	r0, #0
 180 0030 1EFF2FE1 		bx	lr
 181              	.L13:
 296:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 182              		.loc 1 296 0
 183 0034 0100A0E3 		mov	r0, #1
 184              	.LVL21:
 301:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 302:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (result);
 303:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 185              		.loc 1 303 0
 186 0038 1EFF2FE1 		bx	lr
 187              		.cfi_endproc
 188              	.LFE5:
 190              		.section	.text.cpg_modify_frqcr,"ax",%progbits
 191              		.align	2
 192              		.syntax unified
 193              		.arm
 194              		.fpu neon
 196              	cpg_modify_frqcr:
 197              	.LFB10:
 304:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 305:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function is_nearly_equal
 306:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 307:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 308:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 309:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_InitialiseHwIf
 310:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Prepare the CPG driver for operation
 311:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS Successful operate
 312:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 313:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_InitialiseHwIf( void )
 314:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 315:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 316:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     retval = DRV_SUCCESS;
 318:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 319:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* only initialises at first time */
 320:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( !gs_drv_cpg_is_initialized )
 321:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 322:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* standby_mode_en bit of Power Control Register setting */
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_write_32(&pl310.REG15_POWER_CTRL.LONG, 1, PL310_REG15_POWER_CTRL_standby_mode_en
 324:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_read_32(&pl310.REG15_POWER_CTRL.LONG, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCES
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_drv_cpg_is_initialized = true;
 326:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 327:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Initialise clock setting configured on SC by user */
 328:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         retval = R_CPG_SetXtalClock(s_sc_cpg_xtal_frequency_khz_config);
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 330:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetMainClock(&s_sc_cpg_main_clock_config);
 332:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 333:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 334:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetSubClockDividers(&s_sc_cpg_sub_clock_div_config[0], (sizeof s_sc_cpg_
 336:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 338:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetSubClockSource(&s_sc_cpg_sub_clock_src_config[0], (sizeof s_sc_cpg_su
 340:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 341:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 342:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 343:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_ConfigExtClockPin(&s_sc_cpg_ext_clk_config);
 344:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 345:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 346:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 347:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 348:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (retval);
 349:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 350:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 351:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_InitialiseHwIf
 352:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 353:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 354:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 355:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_UninitialiseHwIf
 356:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Finalise the CPG driver for operation
 357:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS Successful operate
 358:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 359:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_UninitialiseHwIf( void )
 360:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 361:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 362:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 363:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 364:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 365:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_UninitialiseHwIf
 366:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 367:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 368:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 369:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_SetXtalClock
 370:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Change XTAL clock
 371:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             @note It is only store in local variable and does not
 372:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   re-configure each driver's parameter.
 373:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  frequency_khz: XTAL clock by KHz
 374:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS     Successful operate
 375:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_ERROR Failure operate
 376:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 377:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetXtalClock(float64_t frequency_khz)
 378:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 379:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (frequency_khz >= 10000.0) && (frequency_khz <= 12000.0) )
 381:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 382:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_pll_frequency_khz = frequency_khz * 88.0;
 383:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 384:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( (frequency_khz >= 20000.0) && (frequency_khz <= 24000.0) )
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_pll_frequency_khz = frequency_khz * 44.0;
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 389:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 390:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 391:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 392:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_ERROR;
 393:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 394:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 395:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( DRV_SUCCESS == ret )
 396:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 397:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* calculate updated frequency */
 398:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_iclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_iclk_divisor;
 399:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 400:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 401:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 402:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 403:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 404:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (ret);
 405:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 406:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 407:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetXtalClock
 408:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 409:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 410:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 411:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn         R_CPG_SetMainClock
 412:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      Change Main clock frequency
 413:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             @note EBK_RZA2M can not adjust main clock ratio.
 414:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   If dedicated frequency is not fit in the ratio, this
 415:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   function fails.
 416:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  p_main_clk_settings: main clock frequency setting
 417:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS     Successful operate
 418:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_ERROR Failure operate
 419:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 420:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetMainClock(const st_r_drv_cpg_set_main_t * p_main_clk_settings)
 421:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 422:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Can't modify main clock on RZA2M.
 423:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****      * This function just checks if value is reasonable.
 424:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****      */
 425:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 426:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_CLOCK_SOURCE_PLL != p_main_clk_settings->clk_src )
 427:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 428:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* RZA2M main clock only support from PLL */
 429:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 430:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 431:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 432:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( !is_nearly_equal(p_main_clk_settings->main_clk_frequency_khz, gs_cpg_pll_frequency_khz) )
 433:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 434:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 435:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 436:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 437:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 438:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 439:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 440:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetMainClock
 441:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 442:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 443:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 444:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             cpg_modify_frqcr
 445:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Make frqcr value for setting clock ratio
 446:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_setting: sub clock frequency setting
 447:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in/out]  p_frqcr: receive previous value and return modified
 448:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 449:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 450:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 451:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static int_t cpg_modify_frqcr(const st_r_drv_cpg_set_sub_t * p_sub_clk_setting, uint16_t * p_frqcr)
 452:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 198              		.loc 1 452 0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              	.LVL22:
 203 0000 70402DE9 		push	{r4, r5, r6, lr}
 204              		.cfi_def_cfa_offset 16
 205              		.cfi_offset 4, -16
 206              		.cfi_offset 5, -12
 207              		.cfi_offset 6, -8
 208              		.cfi_offset 14, -4
 209 0004 048B2DED 		vpush.64	{d8, d9}
 210              		.cfi_def_cfa_offset 32
 211              		.cfi_offset 80, -32
 212              		.cfi_offset 81, -28
 213              		.cfi_offset 82, -24
 214              		.cfi_offset 83, -20
 215 0008 0040A0E1 		mov	r4, r0
 216 000c 0150A0E1 		mov	r5, r1
 453:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t div_d;
 454:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t fc;
 455:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 456:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* here the comparison floating value with zero is OK for avoiding divide by zero */
 457:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( is_nearly_equal( 0, p_sub_clk_setting->sub_clk_frequency_khz ) )
 217              		.loc 1 457 0
 218 0010 028B90ED 		vldr.64	d8, [r0, #8]
 219 0014 481BB0EE 		vmov.f64	d1, d8
 220 0018 6A0B9FED 		vldr.64	d0, .L36
 221 001c FEFFFFEB 		bl	is_nearly_equal
 222              	.LVL23:
 223 0020 000050E3 		cmp	r0, #0
 224 0024 5C00001A 		bne	.L23
 458:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 459:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* ZERO value gets error */
 460:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 461:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 462:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     div_d = gs_cpg_pll_frequency_khz / p_sub_clk_setting->sub_clk_frequency_khz;
 225              		.loc 1 462 0
 226 0028 003000E3 		movw	r3, #:lower16:.LANCHOR0
 227 002c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 228 0030 000BD3ED 		vldr.64	d16, [r3]
 229 0034 889B80EE 		vdiv.f64	d9, d16, d8
 230              	.LVL24:
 463:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 464:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_SUB_CLOCK_ICLK == p_sub_clk_setting->clk_sub_src )
 231              		.loc 1 464 0
 232 0038 0030D4E5 		ldrb	r3, [r4]	@ zero_extendqisi2
 233 003c 000053E3 		cmp	r3, #0
 234 0040 2200001A 		bne	.L18
 465:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 466:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 2 , div_d ) )
 235              		.loc 1 466 0
 236 0044 491BB0EE 		vmov.f64	d1, d9
 237 0048 000BB0EE 		vmov.f64	d0, #2.0e+0
 238 004c FEFFFFEB 		bl	is_nearly_equal
 239              	.LVL25:
 240 0050 000050E3 		cmp	r0, #0
 241 0054 1000001A 		bne	.L24
 467:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 468:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 0;
 469:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 470:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 4 , div_d ) )
 242              		.loc 1 470 0
 243 0058 491BB0EE 		vmov.f64	d1, d9
 244 005c 000BB1EE 		vmov.f64	d0, #4.0e+0
 245 0060 FEFFFFEB 		bl	is_nearly_equal
 246              	.LVL26:
 247 0064 000050E3 		cmp	r0, #0
 248 0068 1400001A 		bne	.L25
 471:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 472:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 1;
 473:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 474:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 8 , div_d ) )
 249              		.loc 1 474 0
 250 006c 491BB0EE 		vmov.f64	d1, d9
 251 0070 000BB2EE 		vmov.f64	d0, #8.0e+0
 252 0074 FEFFFFEB 		bl	is_nearly_equal
 253              	.LVL27:
 254 0078 000050E3 		cmp	r0, #0
 255 007c 1100001A 		bne	.L26
 475:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 476:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 477:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 478:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 16 , div_d ) )
 256              		.loc 1 478 0
 257 0080 491BB0EE 		vmov.f64	d1, d9
 258 0084 000BB3EE 		vmov.f64	d0, #1.6e+1
 259 0088 FEFFFFEB 		bl	is_nearly_equal
 260              	.LVL28:
 261 008c 000050E3 		cmp	r0, #0
 262 0090 4300000A 		beq	.L27
 479:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 480:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 263              		.loc 1 480 0
 264 0094 0310A0E3 		mov	r1, #3
 265 0098 000000EA 		b	.L19
 266              	.L24:
 468:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 267              		.loc 1 468 0
 268 009c 0010A0E3 		mov	r1, #0
 269              	.L19:
 270              	.LVL29:
 481:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 482:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 483:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 484:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 485:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 486:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 487:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* clear IFC bit */
 488:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_IFC);
 271              		.loc 1 488 0
 272 00a0 B020D5E1 		ldrh	r2, [r5]
 273 00a4 FF3C0FE3 		movw	r3, #64767
 274 00a8 023003E0 		and	r3, r3, r2
 489:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 490:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* modify IFC bit */
 491:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_IFC_SHIFT);
 275              		.loc 1 491 0
 276 00ac 013483E1 		orr	r3, r3, r1, lsl #8
 277 00b0 B030C5E1 		strh	r3, [r5]	@ movhi
 492:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 493:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_BCLK == p_sub_clk_setting->clk_sub_src )
 494:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 8 , div_d ) )
 496:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 497:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 1;
 498:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 499:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 16 , div_d ) )
 500:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 501:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 502:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 503:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 32 , div_d ) )
 504:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 505:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 506:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 507:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 508:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 509:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 510:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 511:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 512:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* clear BFC bit */
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_BFC);
 514:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 515:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* modify BFC bit */
 516:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_BFC_SHIFT);
 517:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 518:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_P1CLK == p_sub_clk_setting->clk_sub_src )
 519:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 520:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 16 , div_d ) )
 521:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 522:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 523:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 524:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 32 , div_d ) )
 525:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 526:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 527:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 528:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 529:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 530:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 531:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 532:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 533:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* clear PFC bit */
 534:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_PFC);
 535:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 536:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* modify PFC bit */
 537:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_PFC_SHIFT);
 538:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 539:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 540:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 541:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 542:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 543:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 544:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 278              		.loc 1 544 0
 279 00b4 0000A0E3 		mov	r0, #0
 280              	.LVL30:
 281              	.L16:
 545:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 282              		.loc 1 545 0
 283 00b8 048BBDEC 		vldm	sp!, {d8-d9}
 284              		.cfi_remember_state
 285              		.cfi_restore 82
 286              		.cfi_restore 83
 287              		.cfi_restore 80
 288              		.cfi_restore 81
 289              		.cfi_def_cfa_offset 16
 290 00bc 7080BDE8 		pop	{r4, r5, r6, pc}
 291              	.LVL31:
 292              	.L25:
 293              		.cfi_restore_state
 472:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 294              		.loc 1 472 0
 295 00c0 0110A0E3 		mov	r1, #1
 296 00c4 F5FFFFEA 		b	.L19
 297              	.L26:
 476:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 298              		.loc 1 476 0
 299 00c8 0210A0E3 		mov	r1, #2
 300 00cc F3FFFFEA 		b	.L19
 301              	.L18:
 493:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 302              		.loc 1 493 0
 303 00d0 010053E3 		cmp	r3, #1
 304 00d4 0D00000A 		beq	.L35
 518:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 305              		.loc 1 518 0
 306 00d8 020053E3 		cmp	r3, #2
 307 00dc 3400001A 		bne	.L31
 520:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 308              		.loc 1 520 0
 309 00e0 491BB0EE 		vmov.f64	d1, d9
 310 00e4 000BB3EE 		vmov.f64	d0, #1.6e+1
 311 00e8 FEFFFFEB 		bl	is_nearly_equal
 312              	.LVL32:
 313 00ec 000050E3 		cmp	r0, #0
 314 00f0 2100001A 		bne	.L32
 524:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 315              		.loc 1 524 0
 316 00f4 491BB0EE 		vmov.f64	d1, d9
 317 00f8 340B9FED 		vldr.64	d0, .L36+8
 318 00fc FEFFFFEB 		bl	is_nearly_equal
 319              	.LVL33:
 320 0100 000050E3 		cmp	r0, #0
 321 0104 2C00000A 		beq	.L33
 526:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 322              		.loc 1 526 0
 323 0108 0330A0E3 		mov	r3, #3
 324 010c 1B0000EA 		b	.L22
 325              	.L35:
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 326              		.loc 1 495 0
 327 0110 491BB0EE 		vmov.f64	d1, d9
 328 0114 000BB2EE 		vmov.f64	d0, #8.0e+0
 329 0118 FEFFFFEB 		bl	is_nearly_equal
 330              	.LVL34:
 331 011c 000050E3 		cmp	r0, #0
 332 0120 0B00001A 		bne	.L28
 499:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 333              		.loc 1 499 0
 334 0124 491BB0EE 		vmov.f64	d1, d9
 335 0128 000BB3EE 		vmov.f64	d0, #1.6e+1
 336 012c FEFFFFEB 		bl	is_nearly_equal
 337              	.LVL35:
 338 0130 000050E3 		cmp	r0, #0
 339 0134 0E00001A 		bne	.L29
 503:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 340              		.loc 1 503 0
 341 0138 491BB0EE 		vmov.f64	d1, d9
 342 013c 230B9FED 		vldr.64	d0, .L36+8
 343 0140 FEFFFFEB 		bl	is_nearly_equal
 344              	.LVL36:
 345 0144 000050E3 		cmp	r0, #0
 346 0148 1700000A 		beq	.L30
 505:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 347              		.loc 1 505 0
 348 014c 0320A0E3 		mov	r2, #3
 349 0150 000000EA 		b	.L21
 350              	.L28:
 497:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 351              		.loc 1 497 0
 352 0154 0120A0E3 		mov	r2, #1
 353              	.L21:
 354              	.LVL37:
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 355              		.loc 1 513 0
 356 0158 B010D5E1 		ldrh	r1, [r5]
 357 015c CF3F0FE3 		movw	r3, #65487
 358 0160 013003E0 		and	r3, r3, r1
 516:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 359              		.loc 1 516 0
 360 0164 023283E1 		orr	r3, r3, r2, lsl #4
 361 0168 B030C5E1 		strh	r3, [r5]	@ movhi
 544:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 362              		.loc 1 544 0
 363 016c 0000A0E3 		mov	r0, #0
 364 0170 D0FFFFEA 		b	.L16
 365              	.LVL38:
 366              	.L29:
 501:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 367              		.loc 1 501 0
 368 0174 0220A0E3 		mov	r2, #2
 369 0178 F6FFFFEA 		b	.L21
 370              	.L32:
 522:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 371              		.loc 1 522 0
 372 017c 0230A0E3 		mov	r3, #2
 373              	.L22:
 374              	.LVL39:
 534:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 375              		.loc 1 534 0
 376 0180 B010D5E1 		ldrh	r1, [r5]
 377 0184 FC2F0FE3 		movw	r2, #65532
 378 0188 012002E0 		and	r2, r2, r1
 537:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 379              		.loc 1 537 0
 380 018c 023083E1 		orr	r3, r3, r2
 381              	.LVL40:
 382 0190 B030C5E1 		strh	r3, [r5]	@ movhi
 544:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 383              		.loc 1 544 0
 384 0194 0000A0E3 		mov	r0, #0
 385 0198 C6FFFFEA 		b	.L16
 386              	.LVL41:
 387              	.L23:
 460:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 388              		.loc 1 460 0
 389 019c 0000E0E3 		mvn	r0, #0
 390 01a0 C4FFFFEA 		b	.L16
 391              	.LVL42:
 392              	.L27:
 484:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 393              		.loc 1 484 0
 394 01a4 0000E0E3 		mvn	r0, #0
 395 01a8 C2FFFFEA 		b	.L16
 396              	.L30:
 509:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 397              		.loc 1 509 0
 398 01ac 0000E0E3 		mvn	r0, #0
 399 01b0 C0FFFFEA 		b	.L16
 400              	.L31:
 541:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 401              		.loc 1 541 0
 402 01b4 0000E0E3 		mvn	r0, #0
 403 01b8 BEFFFFEA 		b	.L16
 404              	.L33:
 530:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 405              		.loc 1 530 0
 406 01bc 0000E0E3 		mvn	r0, #0
 407 01c0 BCFFFFEA 		b	.L16
 408              	.L37:
 409 01c4 00F020E3 		.align	3
 410              	.L36:
 411 01c8 00000000 		.word	0
 412 01cc 00000000 		.word	0
 413 01d0 00000000 		.word	0
 414 01d4 00004040 		.word	1077936128
 415              		.cfi_endproc
 416              	.LFE10:
 418              		.section	.text.set_sub_clock_source,"ax",%progbits
 419              		.align	2
 420              		.syntax unified
 421              		.arm
 422              		.fpu neon
 424              	set_sub_clock_source:
 425              	.LFB12:
 546:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 547:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_modify_frqcr
 548:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 549:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 550:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 551:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_SetSubClockDividers
 552:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Set clock divider for suitable the specified sub clock parameter
 553:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_settings: sub clock frequency setting
 554:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      count: count of sub clock settings
 555:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 556:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 557:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @note RZ/A2M restricts the combination of clock ratio in listed below:
 558:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       FRQCR  | Instruction | Bus  | Peripheral1
 559:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       ------ | ----------- | ---- | -----------
 560:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x012  | 1/2         | 1/8  | 1/16
 561:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x112  | 1/4         | 1/8  | 1/16
 562:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x212  | 1/8         | 1/8  | 1/16
 563:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x322  | 1/16        | 1/16 | 1/16
 564:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x333  | 1/16        | 1/32 | 1/32
 565:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *
 566:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       Settings except listed above may causes unpredictable behaviour and
 567:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       this function does not allow.
 568:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 569:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetSubClockDividers(const st_r_drv_cpg_set_sub_t * p_sub_clk_settings, uint32_t count)
 570:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 571:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 572:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t check_frqcr;
 573:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 574:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 575:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr = cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 577:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 578:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 579:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     while (0 != count)
 580:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 581:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         count--;
 582:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 583:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = cpg_modify_frqcr(&p_sub_clk_settings[count], &frqcr);
 584:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 585:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 586:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (ret);
 587:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 588:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 589:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 590:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* check unless valid combination */
 591:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     check_frqcr = frqcr & (CPG_FRQCR_IFC | CPG_FRQCR_BFC | CPG_FRQCR_PFC);
 592:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 593:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 594:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x012: /* "VALID":do nothing, fall through */
 595:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x112: /* "VALID":do nothing, fall through */
 596:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x212: /* "VALID":do nothing, fall through */
 597:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x322: /* "VALID":do nothing, fall through */
 598:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x333: /* "VALID":do nothing, fall through */
 599:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 600:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 601:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 602:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 603:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 604:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 605:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 606:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 607:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 608:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* update local divisor variables */
 609:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_IFC)>>CPG_FRQCR_IFC_SHIFT)
 610:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 611:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0:
 612:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 613:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 2;
 614:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 615:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 616:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 1:
 617:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 618:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 4;
 619:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 620:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 621:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 622:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 623:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 8;
 624:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 625:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 626:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 627:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 628:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 16;
 629:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 630:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 631:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 632:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 633:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 634:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 635:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 636:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 637:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_BFC)>>CPG_FRQCR_BFC_SHIFT)
 638:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 639:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 1:
 640:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 641:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 8;
 642:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 643:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 644:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 645:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 646:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 16;
 647:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 648:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 649:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 650:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 651:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 32;
 652:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 653:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 654:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 655:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 656:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 657:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 658:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 659:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 660:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_PFC)>>CPG_FRQCR_PFC_SHIFT)
 661:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 662:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 663:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 664:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_p1clk_divisor = 16;
 665:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 666:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 667:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 668:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 669:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_p1clk_divisor = 32;
 670:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 671:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 672:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 673:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 674:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 675:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 676:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 677:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 678:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 679:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* calculate updated frequency */
 680:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_iclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_iclk_divisor;
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 682:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 683:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 684:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 685:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.FRQCR.WORD, frqcr, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 686:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 687:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 689:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 690:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 691:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetSubClockDividers
 692:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 693:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 694:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 695:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             set_sub_clock_source
 696:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Make CKIOSEL and SCLKSEL value for setting external clock
 697:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_setting: external clock selector setting
 698:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_ckiosel: clock selector value for CKIO pin
 699:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_sclksel: clock selector value for serial flash
 700:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 701:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 702:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 703:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static int_t set_sub_clock_source(const st_r_drv_cpg_set_src_t * p_sub_clk_setting, uint16_t *p_cki
 704:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 426              		.loc 1 704 0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430              		@ link register save eliminated.
 431              	.LVL43:
 705:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_SUB_CLOCK_CKIO == p_sub_clk_setting->clk_sub_selection )
 432              		.loc 1 705 0
 433 0000 0030D0E5 		ldrb	r3, [r0]	@ zero_extendqisi2
 434 0004 000053E3 		cmp	r3, #0
 435 0008 1000001A 		bne	.L39
 706:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 707:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 436              		.loc 1 707 0
 437 000c 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 438 0010 000053E3 		cmp	r3, #0
 439 0014 0800000A 		beq	.L58
 708:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 709:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear CKIOSEL bits */
 710:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) &= (uint16_t)(~CPG_CKIOSEL_CKIOSEL);
 711:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 712:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify CKIOSEL bits to 0 to select P1CLK for CKIO clock source */
 713:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(0 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 714:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 715:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 440              		.loc 1 715 0
 441 0018 010053E3 		cmp	r3, #1
 442 001c 7A00001A 		bne	.L53
 716:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 717:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear CKIOSEL bits */
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) &= (uint16_t)(~CPG_CKIOSEL_CKIOSEL);
 443              		.loc 1 718 0
 444 0020 B020D1E1 		ldrh	r2, [r1]
 445              	.LVL44:
 446 0024 FC3F0FE3 		movw	r3, #65532
 447 0028 023003E0 		and	r3, r3, r2
 719:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 720:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify CKIOSEL bits to 1 to select P1CLK for CKIO clock source */
 721:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(1 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 448              		.loc 1 721 0
 449 002c 013083E3 		orr	r3, r3, #1
 450 0030 B030C1E1 		strh	r3, [r1]	@ movhi
 722:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 723:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 724:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 726:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 727:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 728:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_OCTAMEM == p_sub_clk_setting->clk_sub_selection )
 729:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 730:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 731:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 732:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 733:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 734:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 735:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 0 to select P0CLK for OCTA clock source */
 736:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_OCTCR_SHIFT);
 737:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 738:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 739:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 740:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 741:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 742:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 743:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 1 to select P1CLK for OCTA clock source */
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_OCTCR_SHIFT);
 745:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 746:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 747:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 748:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 749:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 750:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 751:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 2 to select BCLK for OCTA clock source */
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_OCTCR_SHIFT);
 753:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 755:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 756:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear OCTCR bits */
 757:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 758:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 759:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify OCTCR bits to 3 to select GCLK for OCTA clock source */
 760:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_OCTCR_SHIFT);
 761:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 762:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 763:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 765:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 766:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 767:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_HYPERBUS == p_sub_clk_setting->clk_sub_selection )
 768:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 770:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 771:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 773:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 774:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 0 to select P0CLK for HYPER clock source */
 775:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_HYMCR_SHIFT);
 776:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 777:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 778:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 779:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 780:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 781:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 782:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 1 to select P1CLK for HYPER clock source */
 783:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_HYMCR_SHIFT);
 784:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 785:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 786:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 787:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 788:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 789:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 790:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 2 to select BCLK for HYPER clock source */
 791:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_HYMCR_SHIFT);
 792:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 793:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 794:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 795:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear HYMCR bits */
 796:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 797:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 798:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify HYMCR bits to 3 to select GCLK for HYPER clock source */
 799:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_HYMCR_SHIFT);
 800:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 801:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 802:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 803:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 804:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 805:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 806:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_SPICLK == p_sub_clk_setting->clk_sub_selection )
 807:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 808:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 809:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 810:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 811:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 812:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 813:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 0 to select P0CLK for HYPER clock source */
 814:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_SPICR_SHIFT);
 815:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 816:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 817:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 818:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 819:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 820:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 821:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 1 to select P1CLK for HYPER clock source */
 822:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_SPICR_SHIFT);
 823:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 824:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 825:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 826:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 827:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 828:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 829:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 2 to select BCLK for HYPER clock source */
 830:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_SPICR_SHIFT);
 831:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 832:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 833:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 834:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* clear SPICR bits */
 835:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 836:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 837:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* modify SPICR bits to 3 to select GCLK for HYPER clock source */
 838:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_SPICR_SHIFT);
 839:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 840:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 841:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 842:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 843:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 844:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 845:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 846:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 847:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 848:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 849:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 451              		.loc 1 849 0
 452 0034 0000A0E3 		mov	r0, #0
 453              	.LVL45:
 454 0038 1EFF2FE1 		bx	lr
 455              	.LVL46:
 456              	.L58:
 710:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 457              		.loc 1 710 0
 458 003c B030D1E1 		ldrh	r3, [r1]
 459 0040 0330C3E3 		bic	r3, r3, #3
 460 0044 B030C1E1 		strh	r3, [r1]	@ movhi
 461              		.loc 1 849 0
 462 0048 0000A0E3 		mov	r0, #0
 463              	.LVL47:
 464 004c 1EFF2FE1 		bx	lr
 465              	.LVL48:
 466              	.L39:
 728:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 467              		.loc 1 728 0
 468 0050 010053E3 		cmp	r3, #1
 469 0054 1300000A 		beq	.L59
 767:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 470              		.loc 1 767 0
 471 0058 020053E3 		cmp	r3, #2
 472 005c 3400000A 		beq	.L60
 806:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 473              		.loc 1 806 0
 474 0060 030053E3 		cmp	r3, #3
 475 0064 6E00001A 		bne	.L56
 808:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 476              		.loc 1 808 0
 477 0068 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 478 006c 030053E3 		cmp	r3, #3
 479 0070 5200000A 		beq	.L61
 816:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 480              		.loc 1 816 0
 481 0074 010053E3 		cmp	r3, #1
 482 0078 5500000A 		beq	.L62
 824:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 483              		.loc 1 824 0
 484 007c 000053E3 		cmp	r3, #0
 485 0080 5A00000A 		beq	.L63
 832:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 486              		.loc 1 832 0
 487 0084 020053E3 		cmp	r3, #2
 488 0088 6700001A 		bne	.L57
 835:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 489              		.loc 1 835 0
 490 008c B010D2E1 		ldrh	r1, [r2]
 491              	.LVL49:
 492 0090 FC3F0FE3 		movw	r3, #65532
 493 0094 013003E0 		and	r3, r3, r1
 838:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 494              		.loc 1 838 0
 495 0098 033083E3 		orr	r3, r3, #3
 496 009c B030C2E1 		strh	r3, [r2]	@ movhi
 497              		.loc 1 849 0
 498 00a0 0000A0E3 		mov	r0, #0
 499              	.LVL50:
 500 00a4 1EFF2FE1 		bx	lr
 501              	.LVL51:
 502              	.L59:
 730:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 503              		.loc 1 730 0
 504 00a8 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 505 00ac 030053E3 		cmp	r3, #3
 506 00b0 0C00000A 		beq	.L64
 738:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 507              		.loc 1 738 0
 508 00b4 010053E3 		cmp	r3, #1
 509 00b8 0F00000A 		beq	.L65
 746:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 510              		.loc 1 746 0
 511 00bc 000053E3 		cmp	r3, #0
 512 00c0 1400000A 		beq	.L66
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 513              		.loc 1 754 0
 514 00c4 020053E3 		cmp	r3, #2
 515 00c8 5100001A 		bne	.L54
 757:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 516              		.loc 1 757 0
 517 00cc B010D2E1 		ldrh	r1, [r2]
 518              	.LVL52:
 519 00d0 FF3C0FE3 		movw	r3, #64767
 520 00d4 013003E0 		and	r3, r3, r1
 760:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 521              		.loc 1 760 0
 522 00d8 033C83E3 		orr	r3, r3, #768
 523 00dc B030C2E1 		strh	r3, [r2]	@ movhi
 524              		.loc 1 849 0
 525 00e0 0000A0E3 		mov	r0, #0
 526              	.LVL53:
 527 00e4 1EFF2FE1 		bx	lr
 528              	.LVL54:
 529              	.L64:
 733:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 530              		.loc 1 733 0
 531 00e8 B030D2E1 		ldrh	r3, [r2]
 532 00ec 033CC3E3 		bic	r3, r3, #768
 533 00f0 B030C2E1 		strh	r3, [r2]	@ movhi
 534              		.loc 1 849 0
 535 00f4 0000A0E3 		mov	r0, #0
 536              	.LVL55:
 537 00f8 1EFF2FE1 		bx	lr
 538              	.LVL56:
 539              	.L65:
 741:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 540              		.loc 1 741 0
 541 00fc B010D2E1 		ldrh	r1, [r2]
 542              	.LVL57:
 543 0100 FF3C0FE3 		movw	r3, #64767
 544 0104 013003E0 		and	r3, r3, r1
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 545              		.loc 1 744 0
 546 0108 013C83E3 		orr	r3, r3, #256
 547 010c B030C2E1 		strh	r3, [r2]	@ movhi
 548              		.loc 1 849 0
 549 0110 0000A0E3 		mov	r0, #0
 550              	.LVL58:
 551 0114 1EFF2FE1 		bx	lr
 552              	.LVL59:
 553              	.L66:
 749:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 554              		.loc 1 749 0
 555 0118 B010D2E1 		ldrh	r1, [r2]
 556              	.LVL60:
 557 011c FF3C0FE3 		movw	r3, #64767
 558 0120 013003E0 		and	r3, r3, r1
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 559              		.loc 1 752 0
 560 0124 023C83E3 		orr	r3, r3, #512
 561 0128 B030C2E1 		strh	r3, [r2]	@ movhi
 562              		.loc 1 849 0
 563 012c 0000A0E3 		mov	r0, #0
 564              	.LVL61:
 565 0130 1EFF2FE1 		bx	lr
 566              	.LVL62:
 567              	.L60:
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 568              		.loc 1 769 0
 569 0134 0130D0E5 		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 570 0138 030053E3 		cmp	r3, #3
 571 013c 0C00000A 		beq	.L67
 777:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 572              		.loc 1 777 0
 573 0140 010053E3 		cmp	r3, #1
 574 0144 0F00000A 		beq	.L68
 785:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 575              		.loc 1 785 0
 576 0148 000053E3 		cmp	r3, #0
 577 014c 1400000A 		beq	.L69
 793:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 578              		.loc 1 793 0
 579 0150 020053E3 		cmp	r3, #2
 580 0154 3000001A 		bne	.L55
 796:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 581              		.loc 1 796 0
 582 0158 B010D2E1 		ldrh	r1, [r2]
 583              	.LVL63:
 584 015c CF3F0FE3 		movw	r3, #65487
 585 0160 013003E0 		and	r3, r3, r1
 799:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 586              		.loc 1 799 0
 587 0164 303083E3 		orr	r3, r3, #48
 588 0168 B030C2E1 		strh	r3, [r2]	@ movhi
 589              		.loc 1 849 0
 590 016c 0000A0E3 		mov	r0, #0
 591              	.LVL64:
 592 0170 1EFF2FE1 		bx	lr
 593              	.LVL65:
 594              	.L67:
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 595              		.loc 1 772 0
 596 0174 B030D2E1 		ldrh	r3, [r2]
 597 0178 3030C3E3 		bic	r3, r3, #48
 598 017c B030C2E1 		strh	r3, [r2]	@ movhi
 599              		.loc 1 849 0
 600 0180 0000A0E3 		mov	r0, #0
 601              	.LVL66:
 602 0184 1EFF2FE1 		bx	lr
 603              	.LVL67:
 604              	.L68:
 780:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 605              		.loc 1 780 0
 606 0188 B010D2E1 		ldrh	r1, [r2]
 607              	.LVL68:
 608 018c CF3F0FE3 		movw	r3, #65487
 609 0190 013003E0 		and	r3, r3, r1
 783:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 610              		.loc 1 783 0
 611 0194 103083E3 		orr	r3, r3, #16
 612 0198 B030C2E1 		strh	r3, [r2]	@ movhi
 613              		.loc 1 849 0
 614 019c 0000A0E3 		mov	r0, #0
 615              	.LVL69:
 616 01a0 1EFF2FE1 		bx	lr
 617              	.LVL70:
 618              	.L69:
 788:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 619              		.loc 1 788 0
 620 01a4 B010D2E1 		ldrh	r1, [r2]
 621              	.LVL71:
 622 01a8 CF3F0FE3 		movw	r3, #65487
 623 01ac 013003E0 		and	r3, r3, r1
 791:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 624              		.loc 1 791 0
 625 01b0 203083E3 		orr	r3, r3, #32
 626 01b4 B030C2E1 		strh	r3, [r2]	@ movhi
 627              		.loc 1 849 0
 628 01b8 0000A0E3 		mov	r0, #0
 629              	.LVL72:
 630 01bc 1EFF2FE1 		bx	lr
 631              	.LVL73:
 632              	.L61:
 811:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 633              		.loc 1 811 0
 634 01c0 B030D2E1 		ldrh	r3, [r2]
 635 01c4 0330C3E3 		bic	r3, r3, #3
 636 01c8 B030C2E1 		strh	r3, [r2]	@ movhi
 637              		.loc 1 849 0
 638 01cc 0000A0E3 		mov	r0, #0
 639              	.LVL74:
 640 01d0 1EFF2FE1 		bx	lr
 641              	.LVL75:
 642              	.L62:
 819:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 643              		.loc 1 819 0
 644 01d4 B010D2E1 		ldrh	r1, [r2]
 645              	.LVL76:
 646 01d8 FC3F0FE3 		movw	r3, #65532
 647 01dc 013003E0 		and	r3, r3, r1
 822:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 648              		.loc 1 822 0
 649 01e0 013083E3 		orr	r3, r3, #1
 650 01e4 B030C2E1 		strh	r3, [r2]	@ movhi
 651              		.loc 1 849 0
 652 01e8 0000A0E3 		mov	r0, #0
 653              	.LVL77:
 654 01ec 1EFF2FE1 		bx	lr
 655              	.LVL78:
 656              	.L63:
 827:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 657              		.loc 1 827 0
 658 01f0 B010D2E1 		ldrh	r1, [r2]
 659              	.LVL79:
 660 01f4 FC3F0FE3 		movw	r3, #65532
 661 01f8 013003E0 		and	r3, r3, r1
 830:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 662              		.loc 1 830 0
 663 01fc 023083E3 		orr	r3, r3, #2
 664 0200 B030C2E1 		strh	r3, [r2]	@ movhi
 665              		.loc 1 849 0
 666 0204 0000A0E3 		mov	r0, #0
 667              	.LVL80:
 668 0208 1EFF2FE1 		bx	lr
 669              	.LVL81:
 670              	.L53:
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 671              		.loc 1 725 0
 672 020c 0000E0E3 		mvn	r0, #0
 673              	.LVL82:
 674 0210 1EFF2FE1 		bx	lr
 675              	.LVL83:
 676              	.L54:
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 677              		.loc 1 764 0
 678 0214 0000E0E3 		mvn	r0, #0
 679              	.LVL84:
 680 0218 1EFF2FE1 		bx	lr
 681              	.LVL85:
 682              	.L55:
 803:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 683              		.loc 1 803 0
 684 021c 0000E0E3 		mvn	r0, #0
 685              	.LVL86:
 686 0220 1EFF2FE1 		bx	lr
 687              	.LVL87:
 688              	.L56:
 847:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 689              		.loc 1 847 0
 690 0224 0000E0E3 		mvn	r0, #0
 691              	.LVL88:
 692 0228 1EFF2FE1 		bx	lr
 693              	.LVL89:
 694              	.L57:
 842:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 695              		.loc 1 842 0
 696 022c 0000E0E3 		mvn	r0, #0
 697              	.LVL90:
 850:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 698              		.loc 1 850 0
 699 0230 1EFF2FE1 		bx	lr
 700              		.cfi_endproc
 701              	.LFE12:
 703              		.section	.text.R_CPG_UninitialiseHwIf,"ax",%progbits
 704              		.align	2
 705              		.global	R_CPG_UninitialiseHwIf
 706              		.syntax unified
 707              		.arm
 708              		.fpu neon
 710              	R_CPG_UninitialiseHwIf:
 711              	.LFB7:
 360:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 712              		.loc 1 360 0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 0
 715              		@ frame_needed = 0, uses_anonymous_args = 0
 716              		@ link register save eliminated.
 363:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 717              		.loc 1 363 0
 718 0000 0000A0E3 		mov	r0, #0
 719 0004 1EFF2FE1 		bx	lr
 720              		.cfi_endproc
 721              	.LFE7:
 723              		.section	.text.R_CPG_SetXtalClock,"ax",%progbits
 724              		.align	2
 725              		.global	R_CPG_SetXtalClock
 726              		.syntax unified
 727              		.arm
 728              		.fpu neon
 730              	R_CPG_SetXtalClock:
 731              	.LFB8:
 378:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 732              		.loc 1 378 0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 737              	.LVL91:
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 738              		.loc 1 380 0
 739 0000 440BDFED 		vldr.64	d16, .L87
 740 0004 E00BB4EE 		vcmpe.f64	d0, d16
 741 0008 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 742 000c 0A0000BA 		blt	.L72
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 743              		.loc 1 380 0 is_stmt 0 discriminator 1
 744 0010 420BDFED 		vldr.64	d16, .L87+8
 745 0014 E00BB4EE 		vcmpe.f64	d0, d16
 746 0018 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 747 001c 0600008A 		bhi	.L72
 382:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 748              		.loc 1 382 0 is_stmt 1
 749 0020 400BDFED 		vldr.64	d16, .L87+16
 750 0024 200B60EE 		vmul.f64	d16, d0, d16
 751 0028 003000E3 		movw	r3, #:lower16:.LANCHOR0
 752 002c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 753 0030 000BC3ED 		vstr.64	d16, [r3]
 754              	.LVL92:
 383:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 755              		.loc 1 383 0
 756 0034 0000A0E3 		mov	r0, #0
 757 0038 0D0000EA 		b	.L75
 758              	.LVL93:
 759              	.L72:
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 760              		.loc 1 385 0
 761 003c 3B0BDFED 		vldr.64	d16, .L87+24
 762 0040 E00BB4EE 		vcmpe.f64	d0, d16
 763 0044 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 764 0048 2D0000BA 		blt	.L85
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 765              		.loc 1 385 0 is_stmt 0 discriminator 1
 766 004c 390BDFED 		vldr.64	d16, .L87+32
 767 0050 E00BB4EE 		vcmpe.f64	d0, d16
 768 0054 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 769 0058 2B00008A 		bhi	.L86
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 770              		.loc 1 387 0 is_stmt 1
 771 005c 370BDFED 		vldr.64	d16, .L87+40
 772 0060 200B60EE 		vmul.f64	d16, d0, d16
 773 0064 003000E3 		movw	r3, #:lower16:.LANCHOR0
 774 0068 003040E3 		movt	r3, #:upper16:.LANCHOR0
 775 006c 000BC3ED 		vstr.64	d16, [r3]
 776              	.LVL94:
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 777              		.loc 1 388 0
 778 0070 0000A0E3 		mov	r0, #0
 779              	.LVL95:
 780              	.L75:
 395:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 781              		.loc 1 395 0
 782 0074 000050E3 		cmp	r0, #0
 783 0078 1EFF2F11 		bxne	lr
 398:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 784              		.loc 1 398 0
 785 007c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 786 0080 003040E3 		movt	r3, #:upper16:.LANCHOR0
 787 0084 001BD3ED 		vldr.64	d17, [r3]
 788 0088 003000E3 		movw	r3, #:lower16:.LANCHOR1
 789 008c 003040E3 		movt	r3, #:upper16:.LANCHOR1
 790 0090 003093E5 		ldr	r3, [r3]
 791 0094 903A07EE 		vmov	s15, r3	@ int
 792 0098 670BF8EE 		vcvt.f64.u32	d16, s15
 793 009c A02BC1EE 		vdiv.f64	d18, d17, d16
 794 00a0 003000E3 		movw	r3, #:lower16:.LANCHOR2
 795 00a4 003040E3 		movt	r3, #:upper16:.LANCHOR2
 796 00a8 002BC3ED 		vstr.64	d18, [r3]
 399:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 797              		.loc 1 399 0
 798 00ac 003000E3 		movw	r3, #:lower16:.LANCHOR3
 799 00b0 003040E3 		movt	r3, #:upper16:.LANCHOR3
 800 00b4 003093E5 		ldr	r3, [r3]
 801 00b8 903A07EE 		vmov	s15, r3	@ int
 802 00bc 670BF8EE 		vcvt.f64.u32	d16, s15
 803 00c0 A02BC1EE 		vdiv.f64	d18, d17, d16
 804 00c4 003000E3 		movw	r3, #:lower16:.LANCHOR4
 805 00c8 003040E3 		movt	r3, #:upper16:.LANCHOR4
 806 00cc 002BC3ED 		vstr.64	d18, [r3]
 400:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 807              		.loc 1 400 0
 808 00d0 003000E3 		movw	r3, #:lower16:.LANCHOR5
 809 00d4 003040E3 		movt	r3, #:upper16:.LANCHOR5
 810 00d8 003093E5 		ldr	r3, [r3]
 811 00dc 903A07EE 		vmov	s15, r3	@ int
 812 00e0 670BF8EE 		vcvt.f64.u32	d16, s15
 813 00e4 A02BC1EE 		vdiv.f64	d18, d17, d16
 814 00e8 003000E3 		movw	r3, #:lower16:.LANCHOR6
 815 00ec 003040E3 		movt	r3, #:upper16:.LANCHOR6
 816 00f0 002BC3ED 		vstr.64	d18, [r3]
 401:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 817              		.loc 1 401 0
 818 00f4 003000E3 		movw	r3, #:lower16:.LANCHOR7
 819 00f8 003040E3 		movt	r3, #:upper16:.LANCHOR7
 820 00fc 000B83ED 		vstr.64	d0, [r3]
 405:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 821              		.loc 1 405 0
 822 0100 1EFF2FE1 		bx	lr
 823              	.LVL96:
 824              	.L85:
 392:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 825              		.loc 1 392 0
 826 0104 0000E0E3 		mvn	r0, #0
 827 0108 D9FFFFEA 		b	.L75
 828              	.L86:
 829 010c 0000E0E3 		mvn	r0, #0
 830 0110 D7FFFFEA 		b	.L75
 831              	.L88:
 832 0114 00F020E3 		.align	3
 833              	.L87:
 834 0118 00000000 		.word	0
 835 011c 0088C340 		.word	1086556160
 836 0120 00000000 		.word	0
 837 0124 0070C740 		.word	1086812160
 838 0128 00000000 		.word	0
 839 012c 00005640 		.word	1079377920
 840 0130 00000000 		.word	0
 841 0134 0088D340 		.word	1087604736
 842 0138 00000000 		.word	0
 843 013c 0070D740 		.word	1087860736
 844 0140 00000000 		.word	0
 845 0144 00004640 		.word	1078329344
 846              		.cfi_endproc
 847              	.LFE8:
 849              		.section	.text.R_CPG_SetMainClock,"ax",%progbits
 850              		.align	2
 851              		.global	R_CPG_SetMainClock
 852              		.syntax unified
 853              		.arm
 854              		.fpu neon
 856              	R_CPG_SetMainClock:
 857              	.LFB9:
 421:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Can't modify main clock on RZA2M.
 858              		.loc 1 421 0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862              	.LVL97:
 426:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 863              		.loc 1 426 0
 864 0000 0030D0E5 		ldrb	r3, [r0]	@ zero_extendqisi2
 865 0004 000053E3 		cmp	r3, #0
 866 0008 0B00001A 		bne	.L91
 421:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Can't modify main clock on RZA2M.
 867              		.loc 1 421 0
 868 000c 10402DE9 		push	{r4, lr}
 869              		.cfi_def_cfa_offset 8
 870              		.cfi_offset 4, -8
 871              		.cfi_offset 14, -4
 432:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 872              		.loc 1 432 0
 873 0010 003000E3 		movw	r3, #:lower16:.LANCHOR0
 874 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 875 0018 001B93ED 		vldr.64	d1, [r3]
 876 001c 020B90ED 		vldr.64	d0, [r0, #8]
 877 0020 FEFFFFEB 		bl	is_nearly_equal
 878              	.LVL98:
 879 0024 000050E3 		cmp	r0, #0
 880 0028 0100000A 		beq	.L97
 437:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 881              		.loc 1 437 0
 882 002c 0000A0E3 		mov	r0, #0
 438:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 883              		.loc 1 438 0
 884 0030 1080BDE8 		pop	{r4, pc}
 885              	.L97:
 434:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 886              		.loc 1 434 0
 887 0034 0000E0E3 		mvn	r0, #0
 888 0038 1080BDE8 		pop	{r4, pc}
 889              	.LVL99:
 890              	.L91:
 891              		.cfi_def_cfa_offset 0
 892              		.cfi_restore 4
 893              		.cfi_restore 14
 429:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 894              		.loc 1 429 0
 895 003c 0000E0E3 		mvn	r0, #0
 896              	.LVL100:
 897 0040 1EFF2FE1 		bx	lr
 898              		.cfi_endproc
 899              	.LFE9:
 901              		.section	.text.R_CPG_SetSubClockDividers,"ax",%progbits
 902              		.align	2
 903              		.global	R_CPG_SetSubClockDividers
 904              		.syntax unified
 905              		.arm
 906              		.fpu neon
 908              	R_CPG_SetSubClockDividers:
 909              	.LFB11:
 570:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 910              		.loc 1 570 0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 8
 913              		@ frame_needed = 0, uses_anonymous_args = 0
 914              	.LVL101:
 915 0000 30402DE9 		push	{r4, r5, lr}
 916              		.cfi_def_cfa_offset 12
 917              		.cfi_offset 4, -12
 918              		.cfi_offset 5, -8
 919              		.cfi_offset 14, -4
 920 0004 0CD04DE2 		sub	sp, sp, #12
 921              		.cfi_def_cfa_offset 24
 922 0008 0050A0E1 		mov	r5, r0
 923 000c 0140A0E1 		mov	r4, r1
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 924              		.loc 1 576 0
 925 0010 0020E0E3 		mvn	r2, #0
 926 0014 0010A0E3 		mov	r1, #0
 927              	.LVL102:
 928 0018 1000A0E3 		mov	r0, #16
 929              	.LVL103:
 930 001c FE0C4FE3 		movt	r0, 64766
 931 0020 FEFFFFEB 		bl	cpg_io_reg_read_16
 932              	.LVL104:
 933 0024 B600CDE1 		strh	r0, [sp, #6]	@ movhi
 934              	.L99:
 579:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 935              		.loc 1 579 0
 936 0028 000054E3 		cmp	r4, #0
 937 002c 0600000A 		beq	.L119
 581:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 938              		.loc 1 581 0
 939 0030 014044E2 		sub	r4, r4, #1
 940              	.LVL105:
 583:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 941              		.loc 1 583 0
 942 0034 06108DE2 		add	r1, sp, #6
 943 0038 040285E0 		add	r0, r5, r4, lsl #4
 944 003c FEFFFFEB 		bl	cpg_modify_frqcr
 945              	.LVL106:
 584:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 946              		.loc 1 584 0
 947 0040 000050E3 		cmp	r0, #0
 948 0044 F7FFFF0A 		beq	.L99
 949 0048 540000EA 		b	.L98
 950              	.LVL107:
 951              	.L119:
 591:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 952              		.loc 1 591 0
 953 004c B610DDE1 		ldrh	r1, [sp, #6]
 954 0050 333300E3 		movw	r3, #819
 955 0054 033001E0 		and	r3, r1, r3
 956              	.LVL108:
 592:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 957              		.loc 1 592 0
 958 0058 122200E3 		movw	r2, #530
 959 005c 020053E1 		cmp	r3, r2
 960 0060 0500000A 		beq	.L102
 961 0064 0C00008A 		bhi	.L103
 962 0068 120053E3 		cmp	r3, #18
 963 006c 0200000A 		beq	.L102
 964 0070 122100E3 		movw	r2, #274
 965 0074 020053E1 		cmp	r3, r2
 966 0078 0D00001A 		bne	.L117
 967              	.L102:
 609:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 968              		.loc 1 609 0
 969 007c 5134E1E7 		ubfx	r3, r1, #8, #2
 970              	.LVL109:
 971 0080 030053E3 		cmp	r3, #3
 972 0084 03F19F97 		ldrls	pc, [pc, r3, asl #2]
 973 0088 0F0000EA 		b	.L104
 974              	.L106:
 975 008c BC000000 		.word	.L105
 976 0090 A8010000 		.word	.L107
 977 0094 BC010000 		.word	.L108
 978 0098 D0010000 		.word	.L109
 979              	.LVL110:
 980              	.L103:
 592:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 981              		.loc 1 592 0
 982 009c 222300E3 		movw	r2, #802
 983 00a0 020053E1 		cmp	r3, r2
 984 00a4 F4FFFF0A 		beq	.L102
 985 00a8 332300E3 		movw	r2, #819
 986 00ac 020053E1 		cmp	r3, r2
 987 00b0 F1FFFF0A 		beq	.L102
 988              	.L117:
 604:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 989              		.loc 1 604 0
 990 00b4 0000E0E3 		mvn	r0, #0
 991 00b8 380000EA 		b	.L98
 992              	.LVL111:
 993              	.L105:
 613:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 994              		.loc 1 613 0
 995 00bc 003000E3 		movw	r3, #:lower16:.LANCHOR1
 996 00c0 003040E3 		movt	r3, #:upper16:.LANCHOR1
 997 00c4 0220A0E3 		mov	r2, #2
 998 00c8 002083E5 		str	r2, [r3]
 999              	.L104:
 637:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1000              		.loc 1 637 0
 1001 00cc 5132E1E7 		ubfx	r3, r1, #4, #2
 1002 00d0 020053E3 		cmp	r3, #2
 1003 00d4 4700000A 		beq	.L111
 1004 00d8 030053E3 		cmp	r3, #3
 1005 00dc 4A00000A 		beq	.L112
 1006 00e0 010053E3 		cmp	r3, #1
 1007 00e4 3E00000A 		beq	.L120
 1008              	.L110:
 660:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1009              		.loc 1 660 0
 1010 00e8 033001E2 		and	r3, r1, #3
 1011 00ec 020053E3 		cmp	r3, #2
 1012 00f0 4A00000A 		beq	.L115
 1013 00f4 030053E3 		cmp	r3, #3
 1014 00f8 4D00000A 		beq	.L116
 1015              	.L114:
 680:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 1016              		.loc 1 680 0
 1017 00fc 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1018 0100 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1019 0104 001BD3ED 		vldr.64	d17, [r3]
 1020 0108 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1021 010c 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1022 0110 003093E5 		ldr	r3, [r3]
 1023 0114 903A07EE 		vmov	s15, r3	@ int
 1024 0118 670BF8EE 		vcvt.f64.u32	d16, s15
 1025 011c A02BC1EE 		vdiv.f64	d18, d17, d16
 1026 0120 003000E3 		movw	r3, #:lower16:.LANCHOR2
 1027 0124 003040E3 		movt	r3, #:upper16:.LANCHOR2
 1028 0128 002BC3ED 		vstr.64	d18, [r3]
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 1029              		.loc 1 681 0
 1030 012c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1031 0130 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1032 0134 003093E5 		ldr	r3, [r3]
 1033 0138 903A07EE 		vmov	s15, r3	@ int
 1034 013c 670BF8EE 		vcvt.f64.u32	d16, s15
 1035 0140 A02BC1EE 		vdiv.f64	d18, d17, d16
 1036 0144 003000E3 		movw	r3, #:lower16:.LANCHOR4
 1037 0148 003040E3 		movt	r3, #:upper16:.LANCHOR4
 1038 014c 002BC3ED 		vstr.64	d18, [r3]
 682:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1039              		.loc 1 682 0
 1040 0150 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1041 0154 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1042 0158 003093E5 		ldr	r3, [r3]
 1043 015c 903A07EE 		vmov	s15, r3	@ int
 1044 0160 670BF8EE 		vcvt.f64.u32	d16, s15
 1045 0164 A02BC1EE 		vdiv.f64	d18, d17, d16
 1046 0168 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1047 016c 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1048 0170 002BC3ED 		vstr.64	d18, [r3]
 685:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1049              		.loc 1 685 0
 1050 0174 1040A0E3 		mov	r4, #16
 1051              	.LVL112:
 1052 0178 FE4C4FE3 		movt	r4, 64766
 1053 017c 0030E0E3 		mvn	r3, #0
 1054 0180 0020A0E3 		mov	r2, #0
 1055 0184 0400A0E1 		mov	r0, r4
 1056 0188 FEFFFFEB 		bl	cpg_io_reg_write_16
 1057              	.LVL113:
 686:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1058              		.loc 1 686 0
 1059 018c 0020E0E3 		mvn	r2, #0
 1060 0190 0010A0E3 		mov	r1, #0
 1061 0194 0400A0E1 		mov	r0, r4
 1062 0198 FEFFFFEB 		bl	cpg_io_reg_read_16
 1063              	.LVL114:
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1064              		.loc 1 688 0
 1065 019c 0000A0E3 		mov	r0, #0
 1066              	.L98:
 689:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1067              		.loc 1 689 0
 1068 01a0 0CD08DE2 		add	sp, sp, #12
 1069              		.cfi_remember_state
 1070              		.cfi_def_cfa_offset 12
 1071              		@ sp needed
 1072 01a4 3080BDE8 		pop	{r4, r5, pc}
 1073              	.LVL115:
 1074              	.L107:
 1075              		.cfi_restore_state
 618:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1076              		.loc 1 618 0
 1077 01a8 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1078 01ac 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1079 01b0 0420A0E3 		mov	r2, #4
 1080 01b4 002083E5 		str	r2, [r3]
 619:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1081              		.loc 1 619 0
 1082 01b8 C3FFFFEA 		b	.L104
 1083              	.L108:
 623:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1084              		.loc 1 623 0
 1085 01bc 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1086 01c0 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1087 01c4 0820A0E3 		mov	r2, #8
 1088 01c8 002083E5 		str	r2, [r3]
 624:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1089              		.loc 1 624 0
 1090 01cc BEFFFFEA 		b	.L104
 1091              	.L109:
 628:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1092              		.loc 1 628 0
 1093 01d0 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1094 01d4 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1095 01d8 1020A0E3 		mov	r2, #16
 1096 01dc 002083E5 		str	r2, [r3]
 629:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1097              		.loc 1 629 0
 1098 01e0 B9FFFFEA 		b	.L104
 1099              	.L120:
 641:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1100              		.loc 1 641 0
 1101 01e4 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1102 01e8 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1103 01ec 0820A0E3 		mov	r2, #8
 1104 01f0 002083E5 		str	r2, [r3]
 642:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1105              		.loc 1 642 0
 1106 01f4 BBFFFFEA 		b	.L110
 1107              	.L111:
 646:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1108              		.loc 1 646 0
 1109 01f8 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1110 01fc 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1111 0200 1020A0E3 		mov	r2, #16
 1112 0204 002083E5 		str	r2, [r3]
 647:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1113              		.loc 1 647 0
 1114 0208 B6FFFFEA 		b	.L110
 1115              	.L112:
 651:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1116              		.loc 1 651 0
 1117 020c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1118 0210 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1119 0214 2020A0E3 		mov	r2, #32
 1120 0218 002083E5 		str	r2, [r3]
 652:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1121              		.loc 1 652 0
 1122 021c B1FFFFEA 		b	.L110
 1123              	.L115:
 664:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1124              		.loc 1 664 0
 1125 0220 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1126 0224 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1127 0228 1020A0E3 		mov	r2, #16
 1128 022c 002083E5 		str	r2, [r3]
 665:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1129              		.loc 1 665 0
 1130 0230 B1FFFFEA 		b	.L114
 1131              	.L116:
 669:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1132              		.loc 1 669 0
 1133 0234 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1134 0238 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1135 023c 2020A0E3 		mov	r2, #32
 1136 0240 002083E5 		str	r2, [r3]
 670:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1137              		.loc 1 670 0
 1138 0244 ACFFFFEA 		b	.L114
 1139              		.cfi_endproc
 1140              	.LFE11:
 1142              		.section	.text.R_CPG_SetSubClockSource,"ax",%progbits
 1143              		.align	2
 1144              		.global	R_CPG_SetSubClockSource
 1145              		.syntax unified
 1146              		.arm
 1147              		.fpu neon
 1149              	R_CPG_SetSubClockSource:
 1150              	.LFB13:
 851:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 852:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function set_sub_clock_source
 853:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 854:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 855:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 856:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_SetSubClockSource
 857:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Set clock selector for external clock
 858:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_settings: external clock selector setting
 859:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      count: count of sub clock source
 860:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 861:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 862:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 863:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetSubClockSource(const st_r_drv_cpg_set_src_t * p_sub_clk_settings, uint32_t count)
 864:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1151              		.loc 1 864 0
 1152              		.cfi_startproc
 1153              		@ args = 0, pretend = 0, frame = 8
 1154              		@ frame_needed = 0, uses_anonymous_args = 0
 1155              	.LVL116:
 1156 0000 30402DE9 		push	{r4, r5, lr}
 1157              		.cfi_def_cfa_offset 12
 1158              		.cfi_offset 4, -12
 1159              		.cfi_offset 5, -8
 1160              		.cfi_offset 14, -4
 1161 0004 0CD04DE2 		sub	sp, sp, #12
 1162              		.cfi_def_cfa_offset 24
 1163 0008 0050A0E1 		mov	r5, r0
 1164 000c 0140A0E1 		mov	r4, r1
 865:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 866:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t ckiosel;
 867:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t sclksel;
 868:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 869:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 870:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     ckiosel = cpg_io_reg_read_16(&CPG.CKIOSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1165              		.loc 1 870 0
 1166 0010 0020E0E3 		mvn	r2, #0
 1167 0014 0010A0E3 		mov	r1, #0
 1168              	.LVL117:
 1169 0018 010CA0E3 		mov	r0, #256
 1170              	.LVL118:
 1171 001c FE0C4FE3 		movt	r0, 64766
 1172 0020 FEFFFFEB 		bl	cpg_io_reg_read_16
 1173              	.LVL119:
 1174 0024 B600CDE1 		strh	r0, [sp, #6]	@ movhi
 871:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     sclksel = cpg_io_reg_read_16(&CPG.SCLKSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1175              		.loc 1 871 0
 1176 0028 0020E0E3 		mvn	r2, #0
 1177 002c 0010A0E3 		mov	r1, #0
 1178 0030 410FA0E3 		mov	r0, #260
 1179 0034 FE0C4FE3 		movt	r0, 64766
 1180 0038 FEFFFFEB 		bl	cpg_io_reg_read_16
 1181              	.LVL120:
 1182 003c B400CDE1 		strh	r0, [sp, #4]	@ movhi
 1183              	.L122:
 872:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 873:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 874:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     while (0 != count)
 1184              		.loc 1 874 0
 1185 0040 000054E3 		cmp	r4, #0
 1186 0044 0700000A 		beq	.L126
 875:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 876:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         count--;
 1187              		.loc 1 876 0
 1188 0048 014044E2 		sub	r4, r4, #1
 1189              	.LVL121:
 877:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 878:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = set_sub_clock_source(&p_sub_clk_settings[count], &ckiosel, &sclksel);
 1190              		.loc 1 878 0
 1191 004c 04208DE2 		add	r2, sp, #4
 1192 0050 06108DE2 		add	r1, sp, #6
 1193 0054 840085E0 		add	r0, r5, r4, lsl #1
 1194 0058 FEFFFFEB 		bl	set_sub_clock_source
 1195              	.LVL122:
 879:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 1196              		.loc 1 879 0
 1197 005c 000050E3 		cmp	r0, #0
 1198 0060 F6FFFF0A 		beq	.L122
 1199 0064 160000EA 		b	.L121
 1200              	.LVL123:
 1201              	.L126:
 880:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 881:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (ret);
 882:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 883:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 884:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 885:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 886:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.CKIOSEL.WORD, ckiosel, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1202              		.loc 1 886 0
 1203 0068 015CA0E3 		mov	r5, #256
 1204              	.LVL124:
 1205 006c FE5C4FE3 		movt	r5, 64766
 1206 0070 0030E0E3 		mvn	r3, #0
 1207 0074 0020A0E3 		mov	r2, #0
 1208 0078 B610DDE1 		ldrh	r1, [sp, #6]
 1209 007c 0500A0E1 		mov	r0, r5
 1210 0080 FEFFFFEB 		bl	cpg_io_reg_write_16
 1211              	.LVL125:
 887:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.SCLKSEL.WORD, sclksel, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1212              		.loc 1 887 0
 1213 0084 414FA0E3 		mov	r4, #260
 1214              	.LVL126:
 1215 0088 FE4C4FE3 		movt	r4, 64766
 1216 008c 0030E0E3 		mvn	r3, #0
 1217 0090 0020A0E3 		mov	r2, #0
 1218 0094 B410DDE1 		ldrh	r1, [sp, #4]
 1219 0098 0400A0E1 		mov	r0, r4
 1220 009c FEFFFFEB 		bl	cpg_io_reg_write_16
 1221              	.LVL127:
 888:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.CKIOSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1222              		.loc 1 888 0
 1223 00a0 0020E0E3 		mvn	r2, #0
 1224 00a4 0010A0E3 		mov	r1, #0
 1225 00a8 0500A0E1 		mov	r0, r5
 1226 00ac FEFFFFEB 		bl	cpg_io_reg_read_16
 1227              	.LVL128:
 889:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.SCLKSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1228              		.loc 1 889 0
 1229 00b0 0020E0E3 		mvn	r2, #0
 1230 00b4 0010A0E3 		mov	r1, #0
 1231 00b8 0400A0E1 		mov	r0, r4
 1232 00bc FEFFFFEB 		bl	cpg_io_reg_read_16
 1233              	.LVL129:
 890:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 891:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1234              		.loc 1 891 0
 1235 00c0 0000A0E3 		mov	r0, #0
 1236              	.L121:
 892:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1237              		.loc 1 892 0
 1238 00c4 0CD08DE2 		add	sp, sp, #12
 1239              		.cfi_def_cfa_offset 12
 1240              		@ sp needed
 1241 00c8 3080BDE8 		pop	{r4, r5, pc}
 1242              		.cfi_endproc
 1243              	.LFE13:
 1245              		.section	.text.R_CPG_ConfigExtClockPin,"ax",%progbits
 1246              		.align	2
 1247              		.global	R_CPG_ConfigExtClockPin
 1248              		.syntax unified
 1249              		.arm
 1250              		.fpu neon
 1252              	R_CPG_ConfigExtClockPin:
 1253              	.LFB14:
 893:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 894:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetSubClockSource
 895:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 896:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 897:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 898:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_ConfigExtClockPin
 899:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Set external CKIO clock behaviour that controls supplying
 900:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 external clock output while in software standby state and
 901:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 in deep standby state.
 902:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_ext_pin_settings: external clock behaviour setting
 903:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 904:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 905:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 906:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_ConfigExtClockPin(const st_r_drv_cpg_ext_clk_t * p_ext_pin_settings)
 907:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1254              		.loc 1 907 0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 0
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 1258              	.LVL130:
 1259 0000 10402DE9 		push	{r4, lr}
 1260              		.cfi_def_cfa_offset 8
 1261              		.cfi_offset 4, -8
 1262              		.cfi_offset 14, -4
 1263 0004 0040A0E1 		mov	r4, r0
 908:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 909:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 910:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 911:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr = cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1264              		.loc 1 911 0
 1265 0008 0020E0E3 		mvn	r2, #0
 1266 000c 0010A0E3 		mov	r1, #0
 1267 0010 1000A0E3 		mov	r0, #16
 1268              	.LVL131:
 1269 0014 FE0C4FE3 		movt	r0, 64766
 1270 0018 FEFFFFEB 		bl	cpg_io_reg_read_16
 1271              	.LVL132:
 912:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 913:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* keep bit except CPG_FRQCR_CKOEN and CPG_FRQCR_CKOEN2 */
 914:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr &= (uint16_t)(~(CPG_FRQCR_CKOEN|CPG_FRQCR_CKOEN2));
 1272              		.loc 1 914 0
 1273 001c FF1F08E3 		movw	r1, #36863
 1274 0020 001001E0 		and	r1, r1, r0
 1275              	.LVL133:
 915:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 916:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 917:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( p_ext_pin_settings->clk_ext )
 1276              		.loc 1 917 0
 1277 0024 0030D4E5 		ldrb	r3, [r4]	@ zero_extendqisi2
 1278 0028 070053E3 		cmp	r3, #7
 1279 002c 03F19F97 		ldrls	pc, [pc, r3, asl #2]
 1280 0030 200000EA 		b	.L138
 1281              	.L130:
 1282 0034 54000000 		.word	.L129
 1283 0038 88000000 		.word	.L131
 1284 003c 90000000 		.word	.L132
 1285 0040 98000000 		.word	.L133
 1286 0044 58000000 		.word	.L134
 1287 0048 A0000000 		.word	.L135
 1288 004c A8000000 		.word	.L136
 1289 0050 B0000000 		.word	.L137
 1290              	.L129:
 918:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 919:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_DEEP_HIZ:
 920:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 921:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(0<<CPG_FRQCR_CKOEN_SHIFT));
 1291              		.loc 1 921 0
 1292 0054 011981E3 		orr	r1, r1, #16384
 1293              	.LVL134:
 1294              	.L134:
 922:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 923:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 924:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_DEEP_LOW:
 925:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 926:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(1<<CPG_FRQCR_CKOEN_SHIFT));
 927:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 928:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 929:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_OP_DEEP_LOWHIGH:
 930:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 931:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(2<<CPG_FRQCR_CKOEN_SHIFT));
 932:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 933:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 934:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_OFF_HIZ:
 935:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 936:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(3<<CPG_FRQCR_CKOEN_SHIFT));
 937:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 939:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_DEEP_HIZ:
 940:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 941:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(0<<CPG_FRQCR_CKOEN_SHIFT));
 942:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 943:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 944:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_DEEP_LOW:
 945:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 946:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(1<<CPG_FRQCR_CKOEN_SHIFT));
 947:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 948:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 949:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_OP_DEEP_LOWHIGH:
 950:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 951:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(2<<CPG_FRQCR_CKOEN_SHIFT));
 952:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 953:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 954:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_OFF_HIZ:
 955:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 956:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(3<<CPG_FRQCR_CKOEN_SHIFT));
 957:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 958:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 959:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 960:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 961:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return DRV_ERROR;
 962:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 963:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 964:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 965:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 966:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.FRQCR.WORD, frqcr, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1295              		.loc 1 966 0
 1296 0058 1040A0E3 		mov	r4, #16
 1297              	.LVL135:
 1298 005c FE4C4FE3 		movt	r4, 64766
 1299 0060 0030E0E3 		mvn	r3, #0
 1300 0064 0020A0E3 		mov	r2, #0
 1301 0068 0400A0E1 		mov	r0, r4
 1302 006c FEFFFFEB 		bl	cpg_io_reg_write_16
 1303              	.LVL136:
 967:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1304              		.loc 1 967 0
 1305 0070 0020E0E3 		mvn	r2, #0
 1306 0074 0010A0E3 		mov	r1, #0
 1307 0078 0400A0E1 		mov	r0, r4
 1308 007c FEFFFFEB 		bl	cpg_io_reg_read_16
 1309              	.LVL137:
 968:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 969:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1310              		.loc 1 969 0
 1311 0080 0000A0E3 		mov	r0, #0
 1312 0084 1080BDE8 		pop	{r4, pc}
 1313              	.LVL138:
 1314              	.L131:
 926:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1315              		.loc 1 926 0
 1316 0088 051A81E3 		orr	r1, r1, #20480
 1317              	.LVL139:
 927:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1318              		.loc 1 927 0
 1319 008c F1FFFFEA 		b	.L134
 1320              	.L132:
 931:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1321              		.loc 1 931 0
 1322 0090 061A81E3 		orr	r1, r1, #24576
 1323              	.LVL140:
 932:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1324              		.loc 1 932 0
 1325 0094 EFFFFFEA 		b	.L134
 1326              	.L133:
 936:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1327              		.loc 1 936 0
 1328 0098 071A81E3 		orr	r1, r1, #28672
 1329              	.LVL141:
 937:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1330              		.loc 1 937 0
 1331 009c EDFFFFEA 		b	.L134
 1332              	.L135:
 946:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1333              		.loc 1 946 0
 1334 00a0 011A81E3 		orr	r1, r1, #4096
 1335              	.LVL142:
 947:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1336              		.loc 1 947 0
 1337 00a4 EBFFFFEA 		b	.L134
 1338              	.L136:
 951:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1339              		.loc 1 951 0
 1340 00a8 021A81E3 		orr	r1, r1, #8192
 1341              	.LVL143:
 952:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1342              		.loc 1 952 0
 1343 00ac E9FFFFEA 		b	.L134
 1344              	.L137:
 956:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1345              		.loc 1 956 0
 1346 00b0 031A81E3 		orr	r1, r1, #12288
 1347              	.LVL144:
 957:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1348              		.loc 1 957 0
 1349 00b4 E7FFFFEA 		b	.L134
 1350              	.L138:
 961:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1351              		.loc 1 961 0
 1352 00b8 0000E0E3 		mvn	r0, #0
 970:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1353              		.loc 1 970 0
 1354 00bc 1080BDE8 		pop	{r4, pc}
 1355              		.cfi_endproc
 1356              	.LFE14:
 1358              		.section	.text.R_CPG_InitialiseHwIf,"ax",%progbits
 1359              		.align	2
 1360              		.global	R_CPG_InitialiseHwIf
 1361              		.syntax unified
 1362              		.arm
 1363              		.fpu neon
 1365              	R_CPG_InitialiseHwIf:
 1366              	.LFB6:
 314:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 1367              		.loc 1 314 0
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 0
 1370              		@ frame_needed = 0, uses_anonymous_args = 0
 1371              	.LVL145:
 320:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1372              		.loc 1 320 0
 1373 0000 003000E3 		movw	r3, #:lower16:.LANCHOR8
 1374 0004 003040E3 		movt	r3, #:upper16:.LANCHOR8
 1375 0008 003093E5 		ldr	r3, [r3]
 1376 000c 000053E3 		cmp	r3, #0
 1377 0010 0100000A 		beq	.L150
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1378              		.loc 1 317 0
 1379 0014 0000A0E3 		mov	r0, #0
 348:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1380              		.loc 1 348 0
 1381 0018 1EFF2FE1 		bx	lr
 1382              	.L150:
 314:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 1383              		.loc 1 314 0
 1384 001c 10402DE9 		push	{r4, lr}
 1385              		.cfi_def_cfa_offset 8
 1386              		.cfi_offset 4, -8
 1387              		.cfi_offset 14, -4
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_read_32(&pl310.REG15_POWER_CTRL.LONG, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCES
 1388              		.loc 1 323 0
 1389 0020 FE4DA0E3 		mov	r4, #16256
 1390 0024 004F41E3 		movt	r4, 7936
 1391 0028 0130A0E3 		mov	r3, #1
 1392 002c 0020A0E3 		mov	r2, #0
 1393 0030 0310A0E1 		mov	r1, r3
 1394 0034 0400A0E1 		mov	r0, r4
 1395 0038 FEFFFFEB 		bl	cpg_io_reg_write_32
 1396              	.LVL146:
 324:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_drv_cpg_is_initialized = true;
 1397              		.loc 1 324 0
 1398 003c 0020E0E3 		mvn	r2, #0
 1399 0040 0010A0E3 		mov	r1, #0
 1400 0044 0400A0E1 		mov	r0, r4
 1401 0048 FEFFFFEB 		bl	cpg_io_reg_read_32
 1402              	.LVL147:
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1403              		.loc 1 325 0
 1404 004c 003000E3 		movw	r3, #:lower16:.LANCHOR8
 1405 0050 003040E3 		movt	r3, #:upper16:.LANCHOR8
 1406 0054 0120A0E3 		mov	r2, #1
 1407 0058 002083E5 		str	r2, [r3]
 328:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 1408              		.loc 1 328 0
 1409 005c 190B9FED 		vldr.64	d0, .L153
 1410 0060 FEFFFFEB 		bl	R_CPG_SetXtalClock
 1411              	.LVL148:
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1412              		.loc 1 329 0
 1413 0064 000050E3 		cmp	r0, #0
 1414 0068 0200001A 		bne	.L142
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1415              		.loc 1 331 0
 1416 006c 000000E3 		movw	r0, #:lower16:.LANCHOR9
 1417              	.LVL149:
 1418 0070 000040E3 		movt	r0, #:upper16:.LANCHOR9
 1419 0074 FEFFFFEB 		bl	R_CPG_SetMainClock
 1420              	.LVL150:
 1421              	.L142:
 333:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1422              		.loc 1 333 0
 1423 0078 000050E3 		cmp	r0, #0
 1424 007c 0700000A 		beq	.L151
 1425              	.L143:
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1426              		.loc 1 337 0
 1427 0080 000050E3 		cmp	r0, #0
 1428 0084 0A00000A 		beq	.L152
 1429              	.L144:
 341:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1430              		.loc 1 341 0
 1431 0088 000050E3 		cmp	r0, #0
 1432 008c 1080BD18 		popne	{r4, pc}
 343:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1433              		.loc 1 343 0
 1434 0090 000000E3 		movw	r0, #:lower16:.LANCHOR12
 1435              	.LVL151:
 1436 0094 000040E3 		movt	r0, #:upper16:.LANCHOR12
 1437 0098 FEFFFFEB 		bl	R_CPG_ConfigExtClockPin
 1438              	.LVL152:
 1439 009c 1080BDE8 		pop	{r4, pc}
 1440              	.L151:
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1441              		.loc 1 335 0
 1442 00a0 0310A0E3 		mov	r1, #3
 1443 00a4 000000E3 		movw	r0, #:lower16:.LANCHOR10
 1444              	.LVL153:
 1445 00a8 000040E3 		movt	r0, #:upper16:.LANCHOR10
 1446 00ac FEFFFFEB 		bl	R_CPG_SetSubClockDividers
 1447              	.LVL154:
 1448 00b0 F2FFFFEA 		b	.L143
 1449              	.L152:
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1450              		.loc 1 339 0
 1451 00b4 0410A0E3 		mov	r1, #4
 1452 00b8 000000E3 		movw	r0, #:lower16:.LANCHOR11
 1453              	.LVL155:
 1454 00bc 000040E3 		movt	r0, #:upper16:.LANCHOR11
 1455 00c0 FEFFFFEB 		bl	R_CPG_SetSubClockSource
 1456              	.LVL156:
 1457 00c4 EFFFFFEA 		b	.L144
 1458              	.L154:
 1459              		.align	3
 1460              	.L153:
 1461 00c8 00000000 		.word	0
 1462 00cc 0070D740 		.word	1087860736
 1463              		.cfi_endproc
 1464              	.LFE6:
 1466              		.section	.text.R_CPG_GetClock,"ax",%progbits
 1467              		.align	2
 1468              		.global	R_CPG_GetClock
 1469              		.syntax unified
 1470              		.arm
 1471              		.fpu neon
 1473              	R_CPG_GetClock:
 1474              	.LFB15:
 971:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 972:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_ConfigExtPinClock
 973:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 974:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 975:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 976:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn             R_CPG_GetClock
 977:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          Get current clock frequency
 978:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      src: desired clock source
 979:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_freq: obtained frequency
 980:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 981:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 982:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 983:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_GetClock(e_r_drv_cpg_get_freq_src_t src, float64_t * p_freq)
 984:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1475              		.loc 1 984 0
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 0, uses_anonymous_args = 0
 1479              		@ link register save eliminated.
 1480              	.LVL157:
 985:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( NULL == p_freq )
 1481              		.loc 1 985 0
 1482 0000 000051E3 		cmp	r1, #0
 1483 0004 3C00000A 		beq	.L165
 986:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 987:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 988:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 989:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 990:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( src )
 1484              		.loc 1 990 0
 1485 0008 060050E3 		cmp	r0, #6
 1486 000c 00F19F97 		ldrls	pc, [pc, r0, asl #2]
 1487 0010 3B0000EA 		b	.L166
 1488              	.L158:
 1489 0014 30000000 		.word	.L157
 1490 0018 48000000 		.word	.L159
 1491 001c 60000000 		.word	.L160
 1492 0020 94000000 		.word	.L161
 1493 0024 AC000000 		.word	.L162
 1494 0028 C4000000 		.word	.L163
 1495 002c E4000000 		.word	.L164
 1496              	.L157:
 991:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 992:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_EXTAL:
 993:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 994:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_extal_frequency_khz;
 1497              		.loc 1 994 0
 1498 0030 003000E3 		movw	r3, #:lower16:.LANCHOR7
 1499 0034 003040E3 		movt	r3, #:upper16:.LANCHOR7
 1500 0038 D020C3E1 		ldrd	r2, [r3]
 1501 003c F020C1E1 		strd	r2, [r1]
 995:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 996:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 997:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_ICLK:
 998:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 999:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_iclk_frequency_khz;
1000:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1001:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1002:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_GCLK:
1003:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1004:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = (gs_cpg_pll_frequency_khz * 2.0) / gs_cpg_bclk_divisor;
1005:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1006:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1007:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_BCLK:
1008:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1009:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_bclk_frequency_khz;
1010:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1011:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1012:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_P1CLK:
1013:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1014:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_p1clk_frequency_khz;
1015:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1016:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1017:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_P0CLK:
1018:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1019:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_pll_frequency_khz / 32.0;
1020:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1021:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1022:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_RTCEXTAL:
1023:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1024:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_extal_frequency_khz;
1025:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
1026:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1027:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
1028:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
1029:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
1030:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
1031:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
1032:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
1033:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1502              		.loc 1 1033 0
 1503 0040 0000A0E3 		mov	r0, #0
 1504              	.LVL158:
 995:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1505              		.loc 1 995 0
 1506 0044 1EFF2FE1 		bx	lr
 1507              	.LVL159:
 1508              	.L159:
 999:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1509              		.loc 1 999 0
 1510 0048 003000E3 		movw	r3, #:lower16:.LANCHOR2
 1511 004c 003040E3 		movt	r3, #:upper16:.LANCHOR2
 1512 0050 D020C3E1 		ldrd	r2, [r3]
 1513 0054 F020C1E1 		strd	r2, [r1]
 1514              		.loc 1 1033 0
 1515 0058 0000A0E3 		mov	r0, #0
 1516              	.LVL160:
1000:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1517              		.loc 1 1000 0
 1518 005c 1EFF2FE1 		bx	lr
 1519              	.LVL161:
 1520              	.L160:
1004:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1521              		.loc 1 1004 0
 1522 0060 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1523 0064 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1524 0068 000BD3ED 		vldr.64	d16, [r3]
 1525 006c A00B70EE 		vadd.f64	d16, d16, d16
 1526 0070 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1527 0074 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1528 0078 003093E5 		ldr	r3, [r3]
 1529 007c 903A07EE 		vmov	s15, r3	@ int
 1530 0080 671BF8EE 		vcvt.f64.u32	d17, s15
 1531 0084 A12BC0EE 		vdiv.f64	d18, d16, d17
 1532 0088 002BC1ED 		vstr.64	d18, [r1]
 1533              		.loc 1 1033 0
 1534 008c 0000A0E3 		mov	r0, #0
 1535              	.LVL162:
1005:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1536              		.loc 1 1005 0
 1537 0090 1EFF2FE1 		bx	lr
 1538              	.LVL163:
 1539              	.L161:
1009:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1540              		.loc 1 1009 0
 1541 0094 003000E3 		movw	r3, #:lower16:.LANCHOR4
 1542 0098 003040E3 		movt	r3, #:upper16:.LANCHOR4
 1543 009c D020C3E1 		ldrd	r2, [r3]
 1544 00a0 F020C1E1 		strd	r2, [r1]
 1545              		.loc 1 1033 0
 1546 00a4 0000A0E3 		mov	r0, #0
 1547              	.LVL164:
1010:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1548              		.loc 1 1010 0
 1549 00a8 1EFF2FE1 		bx	lr
 1550              	.LVL165:
 1551              	.L162:
1014:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1552              		.loc 1 1014 0
 1553 00ac 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1554 00b0 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1555 00b4 D020C3E1 		ldrd	r2, [r3]
 1556 00b8 F020C1E1 		strd	r2, [r1]
 1557              		.loc 1 1033 0
 1558 00bc 0000A0E3 		mov	r0, #0
 1559              	.LVL166:
1015:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1560              		.loc 1 1015 0
 1561 00c0 1EFF2FE1 		bx	lr
 1562              	.LVL167:
 1563              	.L163:
1019:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1564              		.loc 1 1019 0
 1565 00c4 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1566 00c8 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1567 00cc 000BD3ED 		vldr.64	d16, [r3]
 1568 00d0 0E1BDFED 		vldr.64	d17, .L167
 1569 00d4 A10B60EE 		vmul.f64	d16, d16, d17
 1570 00d8 000BC1ED 		vstr.64	d16, [r1]
 1571              		.loc 1 1033 0
 1572 00dc 0000A0E3 		mov	r0, #0
 1573              	.LVL168:
1020:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1574              		.loc 1 1020 0
 1575 00e0 1EFF2FE1 		bx	lr
 1576              	.LVL169:
 1577              	.L164:
1024:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1578              		.loc 1 1024 0
 1579 00e4 003000E3 		movw	r3, #:lower16:.LANCHOR7
 1580 00e8 003040E3 		movt	r3, #:upper16:.LANCHOR7
 1581 00ec D020C3E1 		ldrd	r2, [r3]
 1582 00f0 F020C1E1 		strd	r2, [r1]
 1583              		.loc 1 1033 0
 1584 00f4 0000A0E3 		mov	r0, #0
 1585              	.LVL170:
1025:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1586              		.loc 1 1025 0
 1587 00f8 1EFF2FE1 		bx	lr
 1588              	.LVL171:
 1589              	.L165:
 987:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 1590              		.loc 1 987 0
 1591 00fc 0000E0E3 		mvn	r0, #0
 1592              	.LVL172:
 1593 0100 1EFF2FE1 		bx	lr
 1594              	.LVL173:
 1595              	.L166:
1029:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1596              		.loc 1 1029 0
 1597 0104 0000E0E3 		mvn	r0, #0
 1598              	.LVL174:
1034:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1599              		.loc 1 1034 0
 1600 0108 1EFF2FE1 		bx	lr
 1601              	.L168:
 1602 010c 00F020E3 		.align	3
 1603              	.L167:
 1604 0110 00000000 		.word	0
 1605 0114 0000A03F 		.word	1067450368
 1606              		.cfi_endproc
 1607              	.LFE15:
 1609              		.section	.text.R_CPG_GetVersion,"ax",%progbits
 1610              		.align	2
 1611              		.global	R_CPG_GetVersion
 1612              		.syntax unified
 1613              		.arm
 1614              		.fpu neon
 1616              	R_CPG_GetVersion:
 1617              	.LFB16:
1035:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
1036:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_GetClock
1037:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
1038:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
1039:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
1040:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @fn          R_CPG_GetVersion
1041:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief       Gets the version number of this low-level driver
1042:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]  p_ver_info: returns the driver information
1043:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval      DRV_SUCCESS Always returned
1044:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
1045:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_GetVersion(st_ver_info_t *p_ver_info)
1046:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1618              		.loc 1 1046 0
 1619              		.cfi_startproc
 1620              		@ args = 0, pretend = 0, frame = 0
 1621              		@ frame_needed = 0, uses_anonymous_args = 0
 1622              		@ link register save eliminated.
 1623              	.LVL175:
 1624 0000 0030A0E1 		mov	r3, r0
1047:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.p_szdriver_name = gs_lld_info.p_szdriver_name;
 1625              		.loc 1 1047 0
 1626 0004 002000E3 		movw	r2, #:lower16:.LC0
 1627 0008 002040E3 		movt	r2, #:upper16:.LC0
 1628 000c 142080E5 		str	r2, [r0, #20]
1048:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.version.sub.major = gs_lld_info.version.sub.major;
 1629              		.loc 1 1048 0
 1630 0010 0120A0E3 		mov	r2, #1
 1631 0014 BE20C0E1 		strh	r2, [r0, #14]	@ movhi
1049:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.version.sub.minor = gs_lld_info.version.sub.minor;
 1632              		.loc 1 1049 0
 1633 0018 0520A0E3 		mov	r2, #5
 1634 001c BC20C0E1 		strh	r2, [r0, #12]	@ movhi
1050:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.build = gs_lld_info.build;
 1635              		.loc 1 1050 0
 1636 0020 0000A0E3 		mov	r0, #0
 1637              	.LVL176:
 1638 0024 100083E5 		str	r0, [r3, #16]
1051:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
1052:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
1053:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1639              		.loc 1 1053 0
 1640 0028 1EFF2FE1 		bx	lr
 1641              		.cfi_endproc
 1642              	.LFE16:
 1644              		.section	.bss.gs_drv_cpg_is_initialized,"aw",%nobits
 1645              		.align	2
 1646              		.set	.LANCHOR8,. + 0
 1649              	gs_drv_cpg_is_initialized:
 1650 0000 00000000 		.space	4
 1651              		.section	.data.gs_cpg_bclk_divisor,"aw",%progbits
 1652              		.align	2
 1653              		.set	.LANCHOR3,. + 0
 1656              	gs_cpg_bclk_divisor:
 1657 0000 08000000 		.word	8
 1658              		.section	.data.gs_cpg_bclk_frequency_khz,"aw",%progbits
 1659              		.align	3
 1660              		.set	.LANCHOR4,. + 0
 1663              	gs_cpg_bclk_frequency_khz:
 1664 0000 00000000 		.word	0
 1665 0004 001D0041 		.word	1090526464
 1666              		.section	.data.gs_cpg_extal_frequency_khz,"aw",%progbits
 1667              		.align	3
 1668              		.set	.LANCHOR7,. + 0
 1671              	gs_cpg_extal_frequency_khz:
 1672 0000 00000000 		.word	0
 1673 0004 0070D740 		.word	1087860736
 1674              		.section	.data.gs_cpg_iclk_divisor,"aw",%progbits
 1675              		.align	2
 1676              		.set	.LANCHOR1,. + 0
 1679              	gs_cpg_iclk_divisor:
 1680 0000 02000000 		.word	2
 1681              		.section	.data.gs_cpg_iclk_frequency_khz,"aw",%progbits
 1682              		.align	3
 1683              		.set	.LANCHOR2,. + 0
 1686              	gs_cpg_iclk_frequency_khz:
 1687 0000 00000000 		.word	0
 1688 0004 001D2041 		.word	1092623616
 1689              		.section	.data.gs_cpg_p1clk_divisor,"aw",%progbits
 1690              		.align	2
 1691              		.set	.LANCHOR5,. + 0
 1694              	gs_cpg_p1clk_divisor:
 1695 0000 10000000 		.word	16
 1696              		.section	.data.gs_cpg_p1clk_frequency_khz,"aw",%progbits
 1697              		.align	3
 1698              		.set	.LANCHOR6,. + 0
 1701              	gs_cpg_p1clk_frequency_khz:
 1702 0000 00000000 		.word	0
 1703 0004 001DF040 		.word	1089477888
 1704              		.section	.data.gs_cpg_pll_frequency_khz,"aw",%progbits
 1705              		.align	3
 1706              		.set	.LANCHOR0,. + 0
 1709              	gs_cpg_pll_frequency_khz:
 1710 0000 00000000 		.word	0
 1711 0004 001D3041 		.word	1093672192
 1712              		.section	.rodata.R_CPG_GetVersion.str1.4,"aMS",%progbits,1
 1713              		.align	2
 1714              	.LC0:
 1715 0000 4C4C4420 		.ascii	"LLD EBK_RZA2M CPG\000"
 1715      45424B5F 
 1715      525A4132 
 1715      4D204350 
 1715      4700
 1716              		.section	.rodata.s_sc_cpg_ext_clk_config,"a",%progbits
 1717              		.align	2
 1718              		.set	.LANCHOR12,. + 0
 1721              	s_sc_cpg_ext_clk_config:
 1722 0000 04       		.byte	4
 1723              		.section	.rodata.s_sc_cpg_main_clock_config,"a",%progbits
 1724              		.align	3
 1725              		.set	.LANCHOR9,. + 0
 1728              	s_sc_cpg_main_clock_config:
 1729 0000 00       		.byte	0
 1730 0001 00000000 		.space	7
 1730      000000
 1731 0008 00000000 		.word	0
 1732 000c 001D3041 		.word	1093672192
 1733              		.section	.rodata.s_sc_cpg_sub_clock_div_config,"a",%progbits
 1734              		.align	3
 1735              		.set	.LANCHOR10,. + 0
 1738              	s_sc_cpg_sub_clock_div_config:
 1739 0000 00       		.byte	0
 1740 0001 00000000 		.space	7
 1740      000000
 1741 0008 00000000 		.word	0
 1742 000c 001D2041 		.word	1092623616
 1743 0010 01       		.byte	1
 1744 0011 00000000 		.space	7
 1744      000000
 1745 0018 00000000 		.word	0
 1746 001c 001D0041 		.word	1090526464
 1747 0020 02       		.byte	2
 1748 0021 00000000 		.space	7
 1748      000000
 1749 0028 00000000 		.word	0
 1750 002c 001DF040 		.word	1089477888
 1751              		.section	.rodata.s_sc_cpg_sub_clock_src_config,"a",%progbits
 1752              		.align	2
 1753              		.set	.LANCHOR11,. + 0
 1756              	s_sc_cpg_sub_clock_src_config:
 1757 0000 00       		.byte	0
 1758 0001 00       		.byte	0
 1759 0002 01       		.byte	1
 1760 0003 02       		.byte	2
 1761 0004 02       		.byte	2
 1762 0005 02       		.byte	2
 1763 0006 03       		.byte	3
 1764 0007 00       		.byte	0
 1765              		.text
 1766              	.Letext0:
 1767              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 1768              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 1769              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 1770              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 1771              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\lib\\gcc\\arm-none-eab
 1772              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 1773              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 1774              		.file 9 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_GR_MANGO/generate/system/inc/
 1775              		.file 10 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_GR_MANGO/generate/system/iod
 1776              		.file 11 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_GR_MANGO/generate/system/iod
 1777              		.file 12 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\includ
 1778              		.file 13 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\includ
 1779              		.file 14 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_GR_MANGO/generate/system/inc
 1780              		.file 15 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_GR_MANGO/generate/drivers/r_
 1781              		.file 16 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_GR_MANGO/generate/drivers/r_
DEFINED SYMBOLS
                            *ABS*:00000000 r_cpg_lld_rza2m.c
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:17     .text.cpg_io_reg_write_16:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:22     .text.cpg_io_reg_write_16:00000000 cpg_io_reg_write_16
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:53     .text.cpg_io_reg_write_32:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:58     .text.cpg_io_reg_write_32:00000000 cpg_io_reg_write_32
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:84     .text.cpg_io_reg_read_16:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:89     .text.cpg_io_reg_read_16:00000000 cpg_io_reg_read_16
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:117    .text.cpg_io_reg_read_32:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:122    .text.cpg_io_reg_read_32:00000000 cpg_io_reg_read_32
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:147    .text.is_nearly_equal:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:152    .text.is_nearly_equal:00000000 is_nearly_equal
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:191    .text.cpg_modify_frqcr:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:196    .text.cpg_modify_frqcr:00000000 cpg_modify_frqcr
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1706   .data.gs_cpg_pll_frequency_khz:00000000 .LANCHOR0
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:411    .text.cpg_modify_frqcr:000001c8 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:419    .text.set_sub_clock_source:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:424    .text.set_sub_clock_source:00000000 set_sub_clock_source
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:704    .text.R_CPG_UninitialiseHwIf:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:710    .text.R_CPG_UninitialiseHwIf:00000000 R_CPG_UninitialiseHwIf
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:724    .text.R_CPG_SetXtalClock:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:730    .text.R_CPG_SetXtalClock:00000000 R_CPG_SetXtalClock
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1676   .data.gs_cpg_iclk_divisor:00000000 .LANCHOR1
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1683   .data.gs_cpg_iclk_frequency_khz:00000000 .LANCHOR2
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1653   .data.gs_cpg_bclk_divisor:00000000 .LANCHOR3
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1660   .data.gs_cpg_bclk_frequency_khz:00000000 .LANCHOR4
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1691   .data.gs_cpg_p1clk_divisor:00000000 .LANCHOR5
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1698   .data.gs_cpg_p1clk_frequency_khz:00000000 .LANCHOR6
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1668   .data.gs_cpg_extal_frequency_khz:00000000 .LANCHOR7
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:834    .text.R_CPG_SetXtalClock:00000118 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:850    .text.R_CPG_SetMainClock:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:856    .text.R_CPG_SetMainClock:00000000 R_CPG_SetMainClock
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:902    .text.R_CPG_SetSubClockDividers:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:908    .text.R_CPG_SetSubClockDividers:00000000 R_CPG_SetSubClockDividers
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:975    .text.R_CPG_SetSubClockDividers:0000008c $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:982    .text.R_CPG_SetSubClockDividers:0000009c $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1143   .text.R_CPG_SetSubClockSource:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1149   .text.R_CPG_SetSubClockSource:00000000 R_CPG_SetSubClockSource
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1246   .text.R_CPG_ConfigExtClockPin:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1252   .text.R_CPG_ConfigExtClockPin:00000000 R_CPG_ConfigExtClockPin
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1282   .text.R_CPG_ConfigExtClockPin:00000034 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1292   .text.R_CPG_ConfigExtClockPin:00000054 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1359   .text.R_CPG_InitialiseHwIf:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1365   .text.R_CPG_InitialiseHwIf:00000000 R_CPG_InitialiseHwIf
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1646   .bss.gs_drv_cpg_is_initialized:00000000 .LANCHOR8
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1725   .rodata.s_sc_cpg_main_clock_config:00000000 .LANCHOR9
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1718   .rodata.s_sc_cpg_ext_clk_config:00000000 .LANCHOR12
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1735   .rodata.s_sc_cpg_sub_clock_div_config:00000000 .LANCHOR10
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1753   .rodata.s_sc_cpg_sub_clock_src_config:00000000 .LANCHOR11
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1461   .text.R_CPG_InitialiseHwIf:000000c8 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1467   .text.R_CPG_GetClock:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1473   .text.R_CPG_GetClock:00000000 R_CPG_GetClock
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1489   .text.R_CPG_GetClock:00000014 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1498   .text.R_CPG_GetClock:00000030 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1604   .text.R_CPG_GetClock:00000110 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1610   .text.R_CPG_GetVersion:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1616   .text.R_CPG_GetVersion:00000000 R_CPG_GetVersion
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1714   .rodata.R_CPG_GetVersion.str1.4:00000000 .LC0
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1645   .bss.gs_drv_cpg_is_initialized:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1649   .bss.gs_drv_cpg_is_initialized:00000000 gs_drv_cpg_is_initialized
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1652   .data.gs_cpg_bclk_divisor:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1656   .data.gs_cpg_bclk_divisor:00000000 gs_cpg_bclk_divisor
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1659   .data.gs_cpg_bclk_frequency_khz:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1663   .data.gs_cpg_bclk_frequency_khz:00000000 gs_cpg_bclk_frequency_khz
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1667   .data.gs_cpg_extal_frequency_khz:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1671   .data.gs_cpg_extal_frequency_khz:00000000 gs_cpg_extal_frequency_khz
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1675   .data.gs_cpg_iclk_divisor:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1679   .data.gs_cpg_iclk_divisor:00000000 gs_cpg_iclk_divisor
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1682   .data.gs_cpg_iclk_frequency_khz:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1686   .data.gs_cpg_iclk_frequency_khz:00000000 gs_cpg_iclk_frequency_khz
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1690   .data.gs_cpg_p1clk_divisor:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1694   .data.gs_cpg_p1clk_divisor:00000000 gs_cpg_p1clk_divisor
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1697   .data.gs_cpg_p1clk_frequency_khz:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1701   .data.gs_cpg_p1clk_frequency_khz:00000000 gs_cpg_p1clk_frequency_khz
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1705   .data.gs_cpg_pll_frequency_khz:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1709   .data.gs_cpg_pll_frequency_khz:00000000 gs_cpg_pll_frequency_khz
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1713   .rodata.R_CPG_GetVersion.str1.4:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1717   .rodata.s_sc_cpg_ext_clk_config:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1721   .rodata.s_sc_cpg_ext_clk_config:00000000 s_sc_cpg_ext_clk_config
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1724   .rodata.s_sc_cpg_main_clock_config:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1728   .rodata.s_sc_cpg_main_clock_config:00000000 s_sc_cpg_main_clock_config
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1734   .rodata.s_sc_cpg_sub_clock_div_config:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1738   .rodata.s_sc_cpg_sub_clock_div_config:00000000 s_sc_cpg_sub_clock_div_config
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1752   .rodata.s_sc_cpg_sub_clock_src_config:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccHFhq0G.s:1756   .rodata.s_sc_cpg_sub_clock_src_config:00000000 s_sc_cpg_sub_clock_src_config
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.14fc17be114e5a2cba0959c511ea2aaf
                           .group:00000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:00000000 wm4._newlib_version.h.4.3572908597b70d672d181fc7fc501c19
                           .group:00000000 wm4.features.h.33.d97f2d646536517df901beeb5b9993f5
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.newlib.h.8.5f2124c7e712be65f83b91ff86a0b1c1
                           .group:00000000 wm4.config.h.219.65a553ab5bef5482f0d7880b0d33015e
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.183.c226d164ceca1f2ecb9ae9360c54a098
                           .group:00000000 wm4.reent.h.17.23b059516345f8f5abfa01ddc379570f
                           .group:00000000 wm4.cdefs.h.47.e658329a094974ebad41b40c60502de7
                           .group:00000000 wm4.math.h.13.adb102f7bd7860b1f241e149d6914a1e
                           .group:00000000 wm4.r_typedefs.h.38.e90d9de5300d9ae020e5db8c5af88b3e
                           .group:00000000 wm4.rza_io_regrw.h.33.07c1ee176b41ade23637426c80e4b86a
                           .group:00000000 wm4.adc_iodefine.h.29.14c6f50dce37432a7d004e4b1ce33da7
                           .group:00000000 wm4.bsc_iodefine.h.29.9281d1f3639266933964d6d0c2d42c4f
                           .group:00000000 wm4.ceu_iodefine.h.29.2a669d0b46fdde030a50db9e3c307fbf
                           .group:00000000 wm4.cpg_iodefine.h.29.d6fdc9cb4798723afd88b251d64c2ce2
                           .group:00000000 wm4.csi2link_iodefine.h.29.221c4531636a409f24d307b16341ada8
                           .group:00000000 wm4.dmac_iodefine.h.29.578fccc2cc1da886ec95a029bf874f01
                           .group:00000000 wm4.drpk_iodefine.h.29.580eb8588a2b2d43d2726fbe791e513f
                           .group:00000000 wm4.drw_iodefine.h.29.df30f4a4a34a79f6a86c4df91353dffe
                           .group:00000000 wm4.edmac_iodefine.h.29.33e8759349004a722f42f5429c1353f6
                           .group:00000000 wm4.eptpc_iodefine.h.29.74d8f9fab0f5549b56097fb9e937dde8
                           .group:00000000 wm4.etherc_iodefine.h.29.14602750383a574f1c21f994ad33a366
                           .group:00000000 wm4.gpio_iodefine.h.29.3d0b021c56839cee4ae5149903684e4b
                           .group:00000000 wm4.gpt_iodefine.h.29.557ead75d7b0585b898d3898b64c7f87
                           .group:00000000 wm4.hyper_iodefine.h.29.000caadbb74d881e97db55b39b432154
                           .group:00000000 wm4.imr_iodefine.h.29.77c022f017e711c4d51cc0145db1dad3
                           .group:00000000 wm4.intc_iodefine.h.29.b68f5799a35a7495d63b4cd458e1ba57
                           .group:00000000 wm4.irda_iodefine.h.29.37e67bd2005173d68a74d1cc937d8444
                           .group:00000000 wm4.jcu_iodefine.h.29.3aca452908962e7a7ccf26164751feda
                           .group:00000000 wm4.lvds_iodefine.h.29.c11cbe1900e5209c8dcc76c2336c16bc
                           .group:00000000 wm4.mtu_iodefine.h.29.5498fb974bb53caf05aa143c2deec781
                           .group:00000000 wm4.nandc_iodefine.h.29.e0b343306750f017ee86e169ad98efe9
                           .group:00000000 wm4.octa_iodefine.h.29.4cb0d62e4b9633e173858000dc1c626c
                           .group:00000000 wm4.ostm_iodefine.h.29.6914f7e330a1cf0008b34219adcdfed4
                           .group:00000000 wm4.pl_iodefine.h.29.abbb6d725aed990aa8343242bfe31416
                           .group:00000000 wm4.pmg_iodefine.h.29.8bcfbc4771a6f9b7dd4d6f504427219e
                           .group:00000000 wm4.poeg_iodefine.h.29.0d8e258d10986260cbc70cfb8c0ef273
                           .group:00000000 wm4.poe_iodefine.h.29.fe74e55e7b6b4afbe3596c74ba035e98
                           .group:00000000 wm4.prr_iodefine.h.29.c1f15576f7a27b9c83aa3b40f5b2f988
                           .group:00000000 wm4.ptpedmac_iodefine.h.29.cd24a93374ce35cebc41e26889d619ef
                           .group:00000000 wm4.rcanfd_iodefine.h.29.532dd48b82fcb61d63538aba4b6f1289
                           .group:00000000 wm4.rcan_iodefine.h.29.a47a89db1b35c12b54af48fa1956acba
                           .group:00000000 wm4.riic_iodefine.h.29.f96943d49800d297612c4af3bba5c943
                           .group:00000000 wm4.rspi_iodefine.h.29.7efa041fe34a7d27db66a7b337879dfe
                           .group:00000000 wm4.rtc_iodefine.h.29.6dc76be5ca3df69cecb5a81d06cc46b5
                           .group:00000000 wm4.scifa_iodefine.h.29.b04ccd664d71baaf31c75761c45b9c4d
                           .group:00000000 wm4.scim_iodefine.h.29.87d0760abf94446b00d826c797bf0ff2
                           .group:00000000 wm4.sdmmc_iodefine.h.29.e67e9815445e8057a3262d1566bea0db
                           .group:00000000 wm4.spdif_iodefine.h.29.59f5d70150fa200a4d8ee50be1ee34c8
                           .group:00000000 wm4.spibsc_iodefine.h.29.f4930f8b8da1140200204513a363c76f
                           .group:00000000 wm4.sprite_iodefine.h.29.55796d1fa083a2457fea4ece974a192e
                           .group:00000000 wm4.ssif_iodefine.h.29.054ec6d95f487f631f16aee39c85c47a
                           .group:00000000 wm4.usb_iodefine.h.29.6dc44ea388ba227e8fdcfb33c315887b
                           .group:00000000 wm4.vdc_iodefine.h.29.db282ded1f052d8567fbbd3b61ce8f7a
                           .group:00000000 wm4.vin_iodefine.h.29.9b392e5601347d53e64be3272934e170
                           .group:00000000 wm4.wdt_iodefine.h.29.ed07bb44b797072f8c28b41c64fdca30
                           .group:00000000 wm4.iobitmask.h.29.773e8f8428b0c21e1206a8c47a6d3927
                           .group:00000000 wm4.adc_iobitmask.h.29.48ba2821c8a4fc20022447ad9316d399
                           .group:00000000 wm4.bsc_iobitmask.h.29.115d15c4ad4b48e00598dcd62d33c637
                           .group:00000000 wm4.ceu_iobitmask.h.29.413b5b68bb3c2148786493166a57173e
                           .group:00000000 wm4.cpg_iobitmask.h.29.128911f0454a5339c74031b8d73e8fed
                           .group:00000000 wm4.csi2link_iobitmask.h.29.701c130cb17627664fe7c147084057cf
                           .group:00000000 wm4.dmac_iobitmask.h.29.98850e876107975c53dc0bb8ebb53eb5
                           .group:00000000 wm4.drpk_iobitmask.h.29.167e7cf6b1feb4d38b8903a46d8c35ac
                           .group:00000000 wm4.drw_iobitmask.h.29.71d46f2244f6e7ae6117fe6c41c5567d
                           .group:00000000 wm4.edmac_iobitmask.h.29.4e406d859155ba914663e1cf61cad89a
                           .group:00000000 wm4.eptpc_iobitmask.h.29.64bcd0a67db3a886572992ae6da8898c
                           .group:00000000 wm4.etherc_iobitmask.h.29.07b13cb10c426023658e5c51f952b6de
                           .group:00000000 wm4.gpio_iobitmask.h.29.ea8c1464682eb61f2d0763b97ed530f9
                           .group:00000000 wm4.gpt_iobitmask.h.29.94173800a704c5ba32e348ba97cd23cf
                           .group:00000000 wm4.hyper_iobitmask.h.29.f09febbc7b835674abe34ae75f3c700d
                           .group:00000000 wm4.imr2_iobitmask.h.29.fff702c4c9409266054e806327fa236b
                           .group:00000000 wm4.intc_iobitmask.h.29.6d3be2e47bf3d7eb7e91eeddcab863af
                           .group:00000000 wm4.irda_iobitmask.h.29.6f43dde454e599a1d4a8be2978ac9459
                           .group:00000000 wm4.jcu_iobitmask.h.29.9fd48851a81ff31733aa19b29e4846ad
                           .group:00000000 wm4.lvds_iobitmask.h.29.4a6f69c8911426fa05f0b05eab5f5e15
                           .group:00000000 wm4.mtu_iobitmask.h.29.0dfead439d92d73e6bac91e937399f90
                           .group:00000000 wm4.nandc_iobitmask.h.29.26dc88335e3fd43a64a25f5ba82d9db4
                           .group:00000000 wm4.octa_iobitmask.h.29.75dc3e3c70ac86c7551744de3991f583
                           .group:00000000 wm4.ostm_iobitmask.h.29.38ee9f4e1711e17bd3f38545ba631cde
                           .group:00000000 wm4.pl310_iobitmask.h.29.c1ef5625c0a9d67f24e89fe2fd7e4886
                           .group:00000000 wm4.pmg_iobitmask.h.29.d20cb8352080a58cf6cbf526935d968e
                           .group:00000000 wm4.poe3_iobitmask.h.29.3a3444cc2dbf606e2370573e16d57254
                           .group:00000000 wm4.poeg_iobitmask.h.29.5601eb8cf1161926d683c0720340f85d
                           .group:00000000 wm4.prr_iobitmask.h.29.52f8479a52e2236c122b5956e4bdbfce
                           .group:00000000 wm4.ptpedmac_iobitmask.h.29.494dcb2240ebba7fa20d0c2ab02007f7
                           .group:00000000 wm4.rcanfd_iobitmask.h.29.d172f89cbc4f253e32a4e10346bdc9f6
                           .group:00000000 wm4.rcan_iobitmask.h.29.c6f8b9b62e8fdc007f8b5f40c1f7e95d
                           .group:00000000 wm4.riic_iobitmask.h.29.faa52a36e584704b50a2c22ab62c84de
                           .group:00000000 wm4.rspi_iobitmask.h.29.2e257f44186c83ca40dbb0db2548623b
                           .group:00000000 wm4.rtc_iobitmask.h.29.2c82d3237997f1de7d2ac9d93855f3da
                           .group:00000000 wm4.scifa_iobitmask.h.29.c7af830569e0d6a26f3d66e3adc293d7
                           .group:00000000 wm4.scim_iobitmask.h.29.3b5e9d8b03a11c94acd93de96d2037f6
                           .group:00000000 wm4.sdmmc_iobitmask.h.29.21d47a25c0df1ed3d24cd6232ec3b4e7
                           .group:00000000 wm4.spdif_iobitmask.h.29.c16f83f628828ab24aa2b72615b93e69
                           .group:00000000 wm4.spibsc_iobitmask.h.29.8ade4a581f57cd5b82569a69eb5f0d67
                           .group:00000000 wm4.sprite_iobitmask.h.29.82888597faf7ebb3bc86b5f1018a2253
                           .group:00000000 wm4.ssif_iobitmask.h.29.482529b431f1ad627a02168620c61eee
                           .group:00000000 wm4.usb_iobitmask.h.29.aae4dfd463dfdd120bf5855c9dc97483
                           .group:00000000 wm4.vdc6_iobitmask.h.29.3ce0a3f9d2209ce71e4fec48b4ecb79a
                           .group:00000000 wm4.vin_iobitmask.h.29.576a1d6e4b2cf6cbd353044865e437f2
                           .group:00000000 wm4.wdt_iobitmask.h.29.c612db09eac33fb3da8d8aaee67287a9
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.30.bbece7fa40993a78092dcc5805132560
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.8188691c2279eac7a223caa50f6694b9
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.reent.h.91.b3ea049ebc5486622b61409b78486f84
                           .group:00000000 wm4._default_fcntl.h.6.b13d56891b95175b639f824a0fd1ed77
                           .group:00000000 wm4.time.h.8.db4619001f026d0b4874c029fef0e91f
                           .group:00000000 wm4.time.h.2.4581ce0ffb6627cfc02162c94bf846c9
                           .group:00000000 wm4.time.h.25.0e6a0fdbc9955f5707ed54246ed2e089
                           .group:00000000 wm4.time.h.162.d096f2f5887c52e271c4dc33d795dc64
                           .group:00000000 wm4.stat.h.71.d65ac61ff88c651e198008cfb38bda9c
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.driver.h.34.180df73e0731406f5e50150641059ede
                           .group:00000000 wm4.r_devlink_wrapper.h.72.ad1de4c851513efa3aed0532ebca7ca2
                           .group:00000000 wm4.r_cpg_lld_rza2m.h.34.816a72e040903fdc81e9bc59d78d8604

NO UNDEFINED SYMBOLS
