
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102538                       # Number of seconds simulated
sim_ticks                                102538008585                       # Number of ticks simulated
final_tick                               628724993349                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158475                       # Simulator instruction rate (inst/s)
host_op_rate                                   198775                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1845336                       # Simulator tick rate (ticks/s)
host_mem_usage                               67373512                       # Number of bytes of host memory used
host_seconds                                 55566.03                       # Real time elapsed on the host
sim_insts                                  8805807152                       # Number of instructions simulated
sim_ops                                   11045110499                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2817536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1047808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3376384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2830464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       779520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       778880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1669504                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14118144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4596736                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4596736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22012                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        26378                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        22113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6090                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6085                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        13043                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                110298                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           35912                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                35912                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7597261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27477967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10218728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32928121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27604047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7602254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7596013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16281806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137686934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             380737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44829581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44829581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44829581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7597261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27477967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10218728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32928121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27604047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7602254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7596013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16281806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              182516515                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22052482                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18359596                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000033                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486492                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080613                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373379                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93020                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191841683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120956195                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22052482                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25217504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5563487                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9456802                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11908942                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1911380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230061296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.646125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204843792     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547199      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1953047      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093548      1.34%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1308286      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1683057      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1950110      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892630      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789627      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230061296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089683                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491903                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190712666                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10694763                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25097231                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11883                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3544751                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357820                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147845546                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3544751                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190906251                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         617912                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9536729                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24915591                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540058                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146932688                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77666                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377003                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205212004                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683315968                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683315968                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33325470                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35721                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18673                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1900610                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13749634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81027                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1636065                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143452986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137701630                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126856                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17279076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35075592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230061296                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598543                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171705845     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26618012     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10885044      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6097730      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8263163      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540232      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498373      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346886      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106011      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230061296                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939160     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127956     10.75%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122796     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116005058     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883005      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12619581      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176939      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137701630                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.560003                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189912                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506781323                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160768574                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134118504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138891542                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2577700                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99595                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3544751                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469901                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59508                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143488845                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13749634                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198931                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18674                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2307739                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135303415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2398214                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19592118                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138994                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176331                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550250                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134118926                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134118504                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80368716                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215861900                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545431                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20266070                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017176                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226516545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543993                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.364027                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174364364     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429317     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592737      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783832      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375919      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836752      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816745      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865920      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450959      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226516545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450959                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367554259                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290523539                       # The number of ROB writes
system.switch_cpus0.timesIdled                2904516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15833210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.458945                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.458945                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406678                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406678                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608817282                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187412456                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136751947                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus1.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18972499                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15514875                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1856105                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8041137                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7508967                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1953359                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        82553                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184314673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             107590692                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18972499                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9462326                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22562705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5367481                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5053301                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11332425                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1869082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    215401599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       192838894     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1224257      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1937676      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3069229      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1280569      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1441455      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1517511      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          993637      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11098371      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    215401599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077157                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437548                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       182633165                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6748251                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22493142                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        56591                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3470448                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3111829                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          447                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131404700                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2895                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3470448                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       182900495                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1745005                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4224569                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22285592                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       775488                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131325784                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21375                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        225726                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       287901                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        36802                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    182312798                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    610914229                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    610914229                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    155864934                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26447837                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33449                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18377                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2342658                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12523614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6727739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       203876                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1527547                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131149401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33551                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        124230465                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       153932                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16409208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36510669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    215401599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576739                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162987185     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21056320      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11507408      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7838066      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7320951      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2114200      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1634826      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       559773      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       382870      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    215401599                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          28987     12.64%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         87890     38.32%     50.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112481     49.04%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    104076985     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1960282      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15070      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11483683      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6694445      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     124230465                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505219                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             229358                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    464245817                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147593519                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122245250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     124459823                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       372885                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2236536                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1387                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       188168                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7720                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3470448                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1114354                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112901                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131183078                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12523614                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6727739                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18368                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1387                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1087046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1054810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2141856                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122470939                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10802072                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1759524                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17494944                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17243262                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6692872                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498063                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122246070                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122245250                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71475590                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        186709699                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497145                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382817                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91554315                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112222083                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18961265                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30394                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1895205                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    211931151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529521                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382531                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    166369907     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22063845     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8590960      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4628605      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3468836      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1935982      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1190677      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1067525      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2614814      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    211931151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91554315                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112222083                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16826649                       # Number of memory references committed
system.switch_cpus1.commit.loads             10287078                       # Number of loads committed
system.switch_cpus1.commit.membars              15164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16108921                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101120535                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2279764                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2614814                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           340499074                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265837363                       # The number of ROB writes
system.switch_cpus1.timesIdled                2976922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               30492907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91554315                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112222083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91554315                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.685777                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.685777                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372332                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372332                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       552300071                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      169456763                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      122559121                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30366                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19973063                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16341622                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1950442                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8166128                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7852845                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2064277                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88673                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    192359203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111735687                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19973063                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9917122                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23311042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5329932                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5211673                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11767736                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1951879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224236320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200925278     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1082983      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1721530      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2337358      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2403098      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2033949      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1139963      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1699646      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10892515      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224236320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081226                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454405                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       190380103                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7208021                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23267961                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26470                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3353764                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3288556                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137091207                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1930                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3353764                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190898904                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1410444                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4587895                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22781695                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1203615                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137044945                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        177086                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       517414                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    191241381                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    637553377                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    637553377                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165825065                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25416311                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33955                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17652                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3575289                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12814564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6954051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82135                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1673553                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         136890737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34073                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130005555                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17785                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15115203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36198777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224236320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579770                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270981                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169213570     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22639998     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11455980      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8641317      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6789851      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2744952      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1730132      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       899470      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       121050      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224236320                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24460     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79109     36.63%     47.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112380     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109339374     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1942763      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16299      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11774918      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6932201      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130005555                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528705                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             215949                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    484481164                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152040529                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128061852                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130221504                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       264725                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2041940                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100761                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3353764                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1119473                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       118018                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    136924947                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7738                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12814564                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6954051                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17656                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         99612                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          518                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1135909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2231392                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128216047                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11080915                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1789508                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18012852                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18218679                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6931937                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521427                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128062060                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128061852                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73505550                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        198063566                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520800                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96664996                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118945292                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17979676                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32873                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1975088                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220882556                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538500                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386775                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172072661     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24197954     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9135928      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4357746      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3679152      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2108301      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1834778      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       832825      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2663211      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220882556                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96664996                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118945292                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17625911                       # Number of memory references committed
system.switch_cpus2.commit.loads             10772621                       # Number of loads committed
system.switch_cpus2.commit.membars              16400                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17151967                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107168421                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2449353                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2663211                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355143650                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          277203766                       # The number of ROB writes
system.switch_cpus2.timesIdled                2914184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21658186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96664996                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118945292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96664996                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543780                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543780                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393116                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393116                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       577070211                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178381854                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127104802                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32844                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus3.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18258122                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16474887                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       955985                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      6896934                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6526464                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1010401                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        42460                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    193651239                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             114829461                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18258122                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      7536865                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22707750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3004130                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      12733916                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11111786                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       960680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    231117181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.582870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.900676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       208409431     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          810166      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1650320      0.71%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          703964      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3777312      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3360397      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          652754      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1361950      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10390887      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    231117181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074252                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466987                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       192327950                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     14068938                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22624507                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72001                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2023780                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1602942                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     134648762                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2755                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2023780                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       192540759                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       12365992                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1009876                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22501611                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       675158                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     134578001                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          445                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        307366                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       237349                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         5744                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    157980217                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    633867510                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    633867510                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    140213249                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        17766956                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15625                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         7888                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1641847                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     31762346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     16068469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       146605                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       779997                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         134317366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        15673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129163091                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71655                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     10310496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     24720471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    231117181                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558864                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.354162                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    185047888     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     13891950      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11343212      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      4905281      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6180911      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5941388      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3373840      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       266438      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       166273      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    231117181                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         326645     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2522966     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        73282      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     81016314     62.72%     62.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1128528      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         7734      0.01%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     30978672     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     16031843     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129163091                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525278                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            2922893                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022629                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    492437911                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    144646871                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128062906                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     132085984                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       231562                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1218943                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          498                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3345                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        98510                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        11397                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2023780                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       11933146                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       194801                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    134333115                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     31762346                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     16068469                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7891                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        129272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           89                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3345                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       557521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       563072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1120593                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128260597                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     30873839                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       902494                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            46904158                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16806354                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          16030319                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521608                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128066438                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128062906                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         69164436                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        136357389                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520804                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507229                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104073949                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    122303787                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12043924                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        15588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       976960                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    229093401                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533860                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356077                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    184687399     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     16246770      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7606426      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7508950      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2053358      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      8680748      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       650861      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       476135      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1182754      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    229093401                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104073949                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     122303787                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              46513355                       # Number of memory references committed
system.switch_cpus3.commit.loads             30543396                       # Number of loads committed
system.switch_cpus3.commit.membars               7782                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16150773                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108757393                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1184570                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1182754                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           362258046                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          270719430                       # The number of ROB writes
system.switch_cpus3.timesIdled                4211746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               14777325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104073949                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            122303787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104073949                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.362690                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.362690                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.423246                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.423246                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634107089                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      148705260                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      160357629                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         15564                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus4.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19013036                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15547987                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1857884                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8062611                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7522723                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1957252                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        82540                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184625164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             107824147                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19013036                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9479975                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             22611779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5377879                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4998170                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         11350899                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1870890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    215714459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       193102680     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1227979      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1940321      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3074647      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1284528      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1447260      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1518654      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          993559      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11124831      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    215714459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077322                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438498                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       182938988                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6698254                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         22541665                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        56682                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3478868                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3118501                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     131689497                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2932                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3478868                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183206505                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1736243                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4181663                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         22334106                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       777072                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     131610026                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        21301                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        226133                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       288452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        37210                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    182703757                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    612236872                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    612236872                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    156167989                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        26535768                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        33539                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18438                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2348036                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12554551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6742409                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       204548                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1530633                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         131433575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        33636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        124489259                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       154568                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16478443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36646573                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    215714459                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577102                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269206                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    163200194     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21090253      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11531151      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7849736      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7339085      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2121818      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1637044      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       561622      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       383556      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    215714459                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          28866     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         88372     38.40%     50.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       112880     49.05%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    104289670     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1964501      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15099      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11511238      9.25%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6708751      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     124489259                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.506271                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             230118                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465077663                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    147947019                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    122498385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     124719377                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       376496                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2247491                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1393                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       190150                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7763                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3478868                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1114405                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       113233                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    131467344                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        48410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12554551                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6742409                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18426                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         83957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1393                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1086582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1057585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2144167                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    122725612                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10826416                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1763647                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            17533510                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17276524                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6707094                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.499099                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             122499275                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            122498385                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         71624070                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        187107547                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.498175                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382796                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     91732335                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    112440216                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19027441                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        30455                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1897170                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    212235591                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529790                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382886                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    166588846     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22103863     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8607629      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4636871      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3475656      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1938935      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1194007      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1069131      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2620653      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    212235591                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     91732335                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     112440216                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16859319                       # Number of memory references committed
system.switch_cpus4.commit.loads             10307060                       # Number of loads committed
system.switch_cpus4.commit.membars              15194                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16140234                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        101317071                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2284187                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2620653                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           341081984                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          266414384                       # The number of ROB writes
system.switch_cpus4.timesIdled                2980927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               30180047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           91732335                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            112440216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     91732335                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.680565                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.680565                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.373056                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.373056                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       553454416                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      169803290                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      122825189                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         30428                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22057099                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18364166                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2001213                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8460530                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8081465                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2373711                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        93264                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191904083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             120979069                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22057099                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10455176                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25224059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5570231                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9371509                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11913564                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1912622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230050520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.018097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       204826461     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1546990      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1954782      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3092998      1.34%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1307849      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1683561      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1950664      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          892245      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12794970      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230050520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089701                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491996                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       190773822                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     10610890                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25103695                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11803                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3550308                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3357889                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          549                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     147891244                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2619                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3550308                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       190968042                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         617610                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      9452298                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24921243                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       541015                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146976324                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         77523                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       377607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    205264619                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    683517633                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    683517633                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171911020                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        33353599                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35634                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18584                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1904561                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13766491                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7200266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        80846                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1635117                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143501747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        137725483                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       127468                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17308300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35186565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1371                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230050520                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598675                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320426                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    171684467     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26623411     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10884551      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6101187      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8265879      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2539863      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2497430      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1347858      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       105874      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230050520                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         939650     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        129277     10.85%     89.69% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122838     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116028297     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1883250      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17049      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12618490      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7178397      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     137725483                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560100                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1191765                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008653                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    506820719                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160846475                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134143796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     138917248                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       102009                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2592972                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          664                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99929                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3550308                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         469785                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        59239                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143537518                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       113093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13766491                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7200266                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18585                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         51805                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          664                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1183596                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1127076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2310672                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    135325909                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12414141                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2399574                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19591848                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19142272                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7177707                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550341                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134144212                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134143796                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         80390564                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        215931503                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545534                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372297                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100014202                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123240822                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20297296                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34395                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2018352                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226500212                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544109                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.364176                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    174339727     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26435528     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9594386      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4782448      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4376510      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1835916      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1818158      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       865702      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2451837      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226500212                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100014202                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123240822                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18273856                       # Number of memory references committed
system.switch_cpus5.commit.loads             11173519                       # Number of loads committed
system.switch_cpus5.commit.membars              17158                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17863463                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110956869                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2544898                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2451837                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367585791                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290626565                       # The number of ROB writes
system.switch_cpus5.timesIdled                2908145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15843986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100014202                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123240822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100014202                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.458596                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.458596                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406736                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406736                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       608910899                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      187449337                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      136776956                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34366                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus6.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22039921                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18350616                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2000647                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8455992                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8075674                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2372177                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        93040                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191767057                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             120881756                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22039921                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10447851                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25204361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5569966                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9530947                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         11906110                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1912288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230053554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       204849193     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1544958      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1953047      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3092787      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1306809      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1682455      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1947990      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          892709      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12783606      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230053554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089632                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491600                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       190636592                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     10770429                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25084187                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11713                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3550631                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3354628                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          546                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     147773049                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2609                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3550631                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       190831102                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         618358                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9610849                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24901551                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       541059                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146859080                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         77527                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       377641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    205102745                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    682973056                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    682973056                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171741880                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        33360859                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35613                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18580                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1903987                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13754662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7193961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        80933                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1633634                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143388980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35744                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        137603726                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       126689                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17318294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     35221317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1385                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230053554                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.598138                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319965                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    171740560     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     26597321     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10876875      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6095131      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8256258      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2539858      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2495714      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1346040      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       105797      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230053554                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         938503     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        128988     10.84%     89.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122718     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    115926486     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1881376      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17032      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12606874      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7171958      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     137603726                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559605                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1190209                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008650                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    506577904                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    160743682                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    134025108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     138793935                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       101920                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2592114                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          666                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       100605                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3550631                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         470928                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        59165                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143424729                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       113900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13754662                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7193961                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18581                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         51670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          666                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1183924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1125021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2308945                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    135206067                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12402651                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2397659                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19574001                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19124493                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7171350                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549854                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             134025501                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            134025108                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         80314850                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        215731317                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545051                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372291                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     99915840                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    123119663                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20305667                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34359                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2017769                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226502923                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543568                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363569                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    174392482     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26410122     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9585983      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4777112      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4372577      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1833888      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1817042      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       865497      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2448220      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226502923                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     99915840                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     123119663                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18255900                       # Number of memory references committed
system.switch_cpus6.commit.loads             11162544                       # Number of loads committed
system.switch_cpus6.commit.membars              17140                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17845910                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        110847777                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2542397                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2448220                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           367479331                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          290401318                       # The number of ROB writes
system.switch_cpus6.timesIdled                2907005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15840952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           99915840                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            123119663                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     99915840                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461016                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461016                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406336                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406336                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       608370536                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      187283112                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      136665481                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         34330                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19373810                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15884762                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1900117                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8113608                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7574994                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1992257                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85813                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    185117998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             110080527                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19373810                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9567251                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24223373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5382339                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9888953                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11402433                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1886472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    222681791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.950460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       198458418     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2628576      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3041267      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1672034      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1913572      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1065480      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          722660      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1873322      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11306462      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    222681791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078789                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.447674                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183613104                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11422280                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24020858                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       191829                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3433718                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3147035                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17749                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     134392748                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        87975                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3433718                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183907261                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4022825                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6578398                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23929215                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       810372                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     134310530                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          206                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        207683                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       375071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    186672570                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    625329196                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    625329196                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    159577477                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27095093                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35594                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20023                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2169216                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12833090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6988542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       183572                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1550917                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         134113252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        126832871                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       180287                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16621896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38308771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4323                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    222681791                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.569570                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.260314                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    169227790     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21508862      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11558567      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7990900      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6980116      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3571315      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       870354      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       556084      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       417803      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    222681791                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          33739     12.32%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        117062     42.74%     55.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       123112     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    106162749     83.70%     83.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1980523      1.56%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15541      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11735807      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6938251      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     126832871                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515802                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             273913                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    476801733                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    150772007                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    124717320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     127106784                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       318577                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2259026                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          784                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1189                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       146865                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7769                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1301                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3433718                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3562478                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       139961                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    134149040                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        53802                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12833090                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6988542                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20012                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         98389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1189                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1103811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1063848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2167659                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    124954720                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11019187                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1878151                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17955889                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17491939                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6936702                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.508164                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             124719283                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            124717320                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74122310                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        194099997                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.507198                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381877                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     93708794                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    114969308                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19181073                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1911079                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    219248073                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524380                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342586                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    172279104     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     21781037      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9129584      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5485904      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3794360      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2454846      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1271296      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1023591      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2028351      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    219248073                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     93708794                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     114969308                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17415741                       # Number of memory references committed
system.switch_cpus7.commit.loads             10574064                       # Number of loads committed
system.switch_cpus7.commit.membars              15640                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16454049                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        103649497                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2339061                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2028351                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           351369466                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          271734552                       # The number of ROB writes
system.switch_cpus7.timesIdled                2836966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23212715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           93708794                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            114969308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     93708794                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.624028                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.624028                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381093                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381093                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       563668728                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      173100010                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      125427019                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31320                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.175055                       # Cycle average of tags in use
system.l20.total_refs                          287160                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.111601                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.100657                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.468942                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.536905                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1745.068552                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004509                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539682                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426042                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29053                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9229                       # number of Writeback hits
system.l20.Writeback_hits::total                 9229                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29259                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29259                       # number of overall hits
system.l20.overall_hits::total                  29261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2760574331                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2811248437                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2760574331                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2811248437                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2760574331                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2811248437                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35139                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35178                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9229                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9229                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35384                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35384                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173198                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174058                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172188                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173044                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172188                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173044                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453594.204896                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 459129.256410                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453594.204896                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 459129.256410                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453594.204896                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 459129.256410                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2323365886                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2371383145                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2323365886                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2371383145                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2323365886                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2371383145                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173198                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174058                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173044                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173044                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381755.814328                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 387291.057488                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381755.814328                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 387291.057488                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381755.814328                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 387291.057488                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22053                       # number of replacements
system.l21.tagsinuse                      4095.575332                       # Cycle average of tags in use
system.l21.total_refs                          376809                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26149                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.410073                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.276731                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.635783                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2592.438986                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1454.223832                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002841                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.632920                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.355035                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        44452                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44453                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13464                       # number of Writeback hits
system.l21.Writeback_hits::total                13464                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          123                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        44575                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44576                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        44575                       # number of overall hits
system.l21.overall_hits::total                  44576                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22011                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22049                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22012                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22050                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22012                       # number of overall misses
system.l21.overall_misses::total                22050                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     38072431                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11643103514                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11681175945                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       748956                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       748956                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     38072431                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11643852470                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11681924901                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     38072431                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11643852470                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11681924901                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        66463                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              66502                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13464                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13464                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          124                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        66587                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               66626                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        66587                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              66626                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.331177                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.331554                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.008065                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.330575                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.330952                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.330575                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.330952                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1001906.078947                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 528967.494162                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 529782.572679                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       748956                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       748956                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1001906.078947                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 528977.488188                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 529792.512517                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1001906.078947                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 528977.488188                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 529792.512517                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4011                       # number of writebacks
system.l21.writebacks::total                     4011                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22011                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22049                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22012                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22050                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22012                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22050                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     35330025                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  10060797855                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  10096127880                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       677156                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       677156                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     35330025                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  10061475011                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  10096805036                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     35330025                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  10061475011                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  10096805036                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.331177                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.331554                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.330575                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.330952                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.330575                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.330952                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 929737.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 457080.453182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 457895.046487                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       677156                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       677156                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 929737.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 457090.451163                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 457904.990295                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 929737.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 457090.451163                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 457904.990295                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8230                       # number of replacements
system.l22.tagsinuse                      4095.363191                       # Cycle average of tags in use
system.l22.total_refs                          301991                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12326                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.500325                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.596332                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.955494                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2460.957841                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1541.853524                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003407                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.600820                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.376429                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31233                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31235                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9692                       # number of Writeback hits
system.l22.Writeback_hits::total                 9692                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          149                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  149                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31382                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31384                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31382                       # number of overall hits
system.l22.overall_hits::total                  31384                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8186                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8229                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8186                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8229                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8186                       # number of overall misses
system.l22.overall_misses::total                 8229                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     37678804                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3678634187                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3716312991                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     37678804                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3678634187                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3716312991                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     37678804                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3678634187                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3716312991                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39419                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39464                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9692                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9692                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              149                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39568                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39613                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39568                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39613                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207666                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.208519                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206884                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.207735                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206884                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.207735                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449381.161373                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451611.737878                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449381.161373                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451611.737878                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449381.161373                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451611.737878                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4328                       # number of writebacks
system.l22.writebacks::total                     4328                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8186                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8229                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8186                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8229                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8186                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8229                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3090687898                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3125279302                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3090687898                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3125279302                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3090687898                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3125279302                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207666                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.208519                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206884                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.207735                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206884                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.207735                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 377557.769118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379788.467858                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 377557.769118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379788.467858                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 377557.769118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379788.467858                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         26417                       # number of replacements
system.l23.tagsinuse                      4095.910199                       # Cycle average of tags in use
system.l23.total_refs                          385927                       # Total number of references to valid blocks.
system.l23.sampled_refs                         30513                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.647953                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.181587                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.600253                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3316.129305                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           764.999055                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001123                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.809602                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.186767                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        48675                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  48676                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19870                       # number of Writeback hits
system.l23.Writeback_hits::total                19870                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           74                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   74                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        48749                       # number of demand (read+write) hits
system.l23.demand_hits::total                   48750                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        48749                       # number of overall hits
system.l23.overall_hits::total                  48750                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        26378                       # number of ReadReq misses
system.l23.ReadReq_misses::total                26417                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        26378                       # number of demand (read+write) misses
system.l23.demand_misses::total                 26417                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        26378                       # number of overall misses
system.l23.overall_misses::total                26417                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     36876195                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  13846040993                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    13882917188                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     36876195                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  13846040993                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     13882917188                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     36876195                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  13846040993                       # number of overall miss cycles
system.l23.overall_miss_latency::total    13882917188                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        75053                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              75093                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19870                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19870                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           74                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               74                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        75127                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               75167                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        75127                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              75167                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.351458                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.351790                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.351112                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.351444                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.351112                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.351444                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 945543.461538                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 524908.673630                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 525529.666048                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 945543.461538                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 524908.673630                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 525529.666048                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 945543.461538                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 524908.673630                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 525529.666048                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4863                       # number of writebacks
system.l23.writebacks::total                     4863                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        26378                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           26417                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        26378                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            26417                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        26378                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           26417                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     34074113                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  11951000453                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  11985074566                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     34074113                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  11951000453                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  11985074566                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     34074113                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  11951000453                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  11985074566                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.351458                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.351790                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.351112                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.351444                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.351112                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.351444                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 873695.205128                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 453066.966904                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 453687.949654                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 873695.205128                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 453066.966904                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 453687.949654                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 873695.205128                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 453066.966904                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 453687.949654                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         22154                       # number of replacements
system.l24.tagsinuse                      4095.579009                       # Cycle average of tags in use
system.l24.total_refs                          376907                       # Total number of references to valid blocks.
system.l24.sampled_refs                         26250                       # Sample count of references to valid blocks.
system.l24.avg_refs                         14.358362                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.275901                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.550154                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2592.640783                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1454.112171                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002820                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.632969                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.355008                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        44526                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  44527                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           13488                       # number of Writeback hits
system.l24.Writeback_hits::total                13488                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          123                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        44649                       # number of demand (read+write) hits
system.l24.demand_hits::total                   44650                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        44649                       # number of overall hits
system.l24.overall_hits::total                  44650                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        22112                       # number of ReadReq misses
system.l24.ReadReq_misses::total                22150                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        22113                       # number of demand (read+write) misses
system.l24.demand_misses::total                 22151                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        22113                       # number of overall misses
system.l24.overall_misses::total                22151                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29979938                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  11484577013                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    11514556951                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       757039                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       757039                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29979938                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  11485334052                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     11515313990                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29979938                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  11485334052                       # number of overall miss cycles
system.l24.overall_miss_latency::total    11515313990                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        66638                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              66677                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        13488                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            13488                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          124                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        66762                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               66801                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        66762                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              66801                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.331823                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.332199                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.008065                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.331221                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.331597                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.331221                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.331597                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 788945.736842                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 519382.100805                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 519844.557607                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       757039                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       757039                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 788945.736842                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 519392.848189                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 519855.265676                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 788945.736842                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 519392.848189                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 519855.265676                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4025                       # number of writebacks
system.l24.writebacks::total                     4025                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        22112                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           22150                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        22113                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            22151                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        22113                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           22151                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27250834                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   9896192102                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   9923442936                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       685239                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       685239                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27250834                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   9896877341                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   9924128175                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27250834                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   9896877341                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   9924128175                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.331823                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.332199                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.331221                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.331597                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.331221                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.331597                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 717127.210526                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 447548.485076                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 448010.967765                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       685239                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       685239                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 717127.210526                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 447559.233980                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 448021.677351                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 717127.210526                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 447559.233980                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 448021.677351                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6127                       # number of replacements
system.l25.tagsinuse                      4095.199112                       # Cycle average of tags in use
system.l25.total_refs                          287190                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10219                       # Sample count of references to valid blocks.
system.l25.avg_refs                         28.103533                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.116748                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.004606                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2212.013091                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1744.064667                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029570                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004396                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.540042                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.425797                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29077                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29079                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9235                       # number of Writeback hits
system.l25.Writeback_hits::total                 9235                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          203                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        29280                       # number of demand (read+write) hits
system.l25.demand_hits::total                   29282                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        29280                       # number of overall hits
system.l25.overall_hits::total                  29282                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6090                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6127                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6090                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6127                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6090                       # number of overall misses
system.l25.overall_misses::total                 6127                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50517457                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2721762018                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2772279475                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50517457                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2721762018                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2772279475                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50517457                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2721762018                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2772279475                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        35167                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              35206                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9235                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9235                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          203                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        35370                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               35409                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        35370                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              35409                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173174                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174033                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.172180                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.173035                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.172180                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.173035                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 446923.155665                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 452469.312061                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 446923.155665                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 452469.312061                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 446923.155665                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 452469.312061                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3587                       # number of writebacks
system.l25.writebacks::total                     3587                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6090                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6127                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6090                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6127                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6090                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6127                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2284287697                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2332148554                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2284287697                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2332148554                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2284287697                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2332148554                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173174                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174033                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.172180                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.173035                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.172180                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.173035                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 375088.291790                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 380634.658724                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 375088.291790                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 380634.658724                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 375088.291790                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 380634.658724                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          6122                       # number of replacements
system.l26.tagsinuse                      4095.204438                       # Cycle average of tags in use
system.l26.total_refs                          287212                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10214                       # Sample count of references to valid blocks.
system.l26.avg_refs                         28.119444                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.122961                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    18.019265                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2211.350683                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1744.711529                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029571                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004399                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.539881                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.425955                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999806                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        29091                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  29093                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9243                       # number of Writeback hits
system.l26.Writeback_hits::total                 9243                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          203                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        29294                       # number of demand (read+write) hits
system.l26.demand_hits::total                   29296                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        29294                       # number of overall hits
system.l26.overall_hits::total                  29296                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         6085                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 6122                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         6085                       # number of demand (read+write) misses
system.l26.demand_misses::total                  6122                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         6085                       # number of overall misses
system.l26.overall_misses::total                 6122                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     48510071                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2791488313                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2839998384                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     48510071                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2791488313                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2839998384                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     48510071                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2791488313                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2839998384                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        35176                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              35215                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9243                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9243                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          203                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        35379                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               35418                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        35379                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              35418                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.172987                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.173846                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.171995                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.172850                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.171995                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.172850                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst      1311083                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 458749.106491                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 463900.422084                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst      1311083                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 458749.106491                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 463900.422084                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst      1311083                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 458749.106491                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 463900.422084                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3583                       # number of writebacks
system.l26.writebacks::total                     3583                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         6085                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            6122                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         6085                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             6122                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         6085                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            6122                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     45852190                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2354254062                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2400106252                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     45852190                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2354254062                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2400106252                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     45852190                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2354254062                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2400106252                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.172987                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.173846                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.171995                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.172850                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.171995                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.172850                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1239248.378378                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 386894.669187                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 392046.104541                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1239248.378378                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 386894.669187                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 392046.104541                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1239248.378378                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 386894.669187                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 392046.104541                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         13081                       # number of replacements
system.l27.tagsinuse                      4095.468788                       # Cycle average of tags in use
system.l27.total_refs                          401242                       # Total number of references to valid blocks.
system.l27.sampled_refs                         17175                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.361980                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           85.538283                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     8.693761                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2728.896496                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1272.340249                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020883                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002123                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.666234                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.310630                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        39268                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  39269                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           22237                       # number of Writeback hits
system.l27.Writeback_hits::total                22237                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          147                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        39415                       # number of demand (read+write) hits
system.l27.demand_hits::total                   39416                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        39415                       # number of overall hits
system.l27.overall_hits::total                  39416                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        13036                       # number of ReadReq misses
system.l27.ReadReq_misses::total                13072                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            7                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        13043                       # number of demand (read+write) misses
system.l27.demand_misses::total                 13079                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        13043                       # number of overall misses
system.l27.overall_misses::total                13079                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29098242                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6428383002                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6457481244                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data      3681884                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total      3681884                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29098242                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6432064886                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6461163128                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29098242                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6432064886                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6461163128                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        52304                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              52341                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        22237                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            22237                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          154                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        52458                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               52495                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        52458                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              52495                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.249235                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.249747                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.045455                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.045455                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.248637                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249148                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.248637                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249148                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 808284.500000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 493125.422062                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 493993.363219                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 525983.428571                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 525983.428571                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 808284.500000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 493143.056505                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 494010.484594                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 808284.500000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 493143.056505                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 494010.484594                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                7931                       # number of writebacks
system.l27.writebacks::total                     7931                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        13036                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           13072                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            7                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        13043                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            13079                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        13043                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           13079                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     26512827                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5492153181                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5518666008                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      3179254                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      3179254                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     26512827                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5495332435                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5521845262                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     26512827                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5495332435                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5521845262                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.249235                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.249747                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.045455                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.248637                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249148                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.248637                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249148                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 736467.416667                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 421306.626342                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 422174.572215                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 454179.142857                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 454179.142857                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 736467.416667                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 421324.268573                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 422191.701353                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 736467.416667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 421324.268573                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 422191.701353                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581856                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011916983                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048414.945344                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581856                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11908883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11908883                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11908883                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11908883                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11908883                       # number of overall hits
system.cpu0.icache.overall_hits::total       11908883                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11908942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11908942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11908942                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11908942                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11908942                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11908942                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163371011                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4588.944440                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474313                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525687                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912009                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087991                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506521                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506521                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16569037                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16569037                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16569037                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16569037                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90891                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92994                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92994                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92994                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92994                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12385530843                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12385530843                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    135121772                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135121772                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12520652615                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12520652615                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12520652615                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12520652615                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136267.956596                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136267.956596                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64251.912506                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64251.912506                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134639.359690                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134639.359690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134639.359690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134639.359690                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8583                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         2861                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9229                       # number of writebacks
system.cpu0.dcache.writebacks::total             9229                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55752                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55752                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57649                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57649                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4701960348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4701960348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15067653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15067653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4717028001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4717028001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4717028001                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4717028001                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 133810.306156                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 133810.306156                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73143.946602                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73143.946602                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133456.726581                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133456.726581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133456.726581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133456.726581                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.673845                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014000047                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1916824.285444                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.673845                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060375                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845631                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11332366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11332366                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11332366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11332366                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11332366                       # number of overall hits
system.cpu1.icache.overall_hits::total       11332366                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48750342                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48750342                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48750342                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48750342                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48750342                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48750342                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11332425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11332425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11332425                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11332425                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11332425                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11332425                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 826276.983051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 826276.983051                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 826276.983051                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 826276.983051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 826276.983051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 826276.983051                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     38476789                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38476789                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     38476789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38476789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     38476789                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38476789                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 986584.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 986584.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 986584.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 986584.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 986584.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 986584.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 66587                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179783176                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66843                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2689.633559                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.065371                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.934629                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914318                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085682                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7856245                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7856245                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6508145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6508145                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18195                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18195                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15183                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15183                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14364390                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14364390                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14364390                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14364390                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171121                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171121                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          750                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171871                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171871                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171871                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171871                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39730765785                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39730765785                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     69174377                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     69174377                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39799940162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39799940162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39799940162                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39799940162                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8027366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8027366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6508895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6508895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15183                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15183                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14536261                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14536261                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14536261                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14536261                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021317                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021317                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011824                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011824                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011824                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011824                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232179.368897                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232179.368897                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 92232.502667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92232.502667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231568.677450                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231568.677450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231568.677450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231568.677450                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13464                       # number of writebacks
system.cpu1.dcache.writebacks::total            13464                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104658                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104658                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          626                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105284                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105284                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        66463                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        66463                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        66587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        66587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        66587                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        66587                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14745148184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14745148184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8758946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8758946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14753907130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14753907130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14753907130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14753907130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004581                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004581                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004581                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004581                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221854.989754                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 221854.989754                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70636.661290                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70636.661290                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 221573.387148                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 221573.387148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 221573.387148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 221573.387148                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.958009                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008680144                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939769.507692                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.958009                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.070446                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831663                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11767673                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11767673                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11767673                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11767673                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11767673                       # number of overall hits
system.cpu2.icache.overall_hits::total       11767673                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45578946                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45578946                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11767735                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11767735                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11767735                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11767735                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11767735                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11767735                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39568                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165582144                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39824                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4157.848132                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.539814                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.460186                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912265                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087735                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8101741                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8101741                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6820860                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6820860                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17523                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17523                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16422                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16422                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14922601                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14922601                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14922601                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14922601                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126834                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126834                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          882                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          882                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127716                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127716                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127716                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127716                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23443588452                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23443588452                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     74279158                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     74279158                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23517867610                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23517867610                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23517867610                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23517867610                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8228575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8228575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6821742                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6821742                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15050317                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15050317                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15050317                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15050317                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015414                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015414                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008486                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008486                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008486                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008486                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184836.782345                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184836.782345                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84216.732426                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84216.732426                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 184141.905556                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 184141.905556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 184141.905556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 184141.905556                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9692                       # number of writebacks
system.cpu2.dcache.writebacks::total             9692                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87415                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87415                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88148                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88148                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88148                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88148                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39419                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39419                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39568                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39568                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39568                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39568                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5782109871                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5782109871                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5791713412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5791713412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5791713412                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5791713412                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146683.322027                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146683.322027                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146373.670946                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146373.670946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146373.670946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146373.670946                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               579.307817                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1038827040                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1781864.562607                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.192013                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.115804                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061205                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867173                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.928378                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11111719                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11111719                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11111719                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11111719                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11111719                       # number of overall hits
system.cpu3.icache.overall_hits::total       11111719                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           67                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           67                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           67                       # number of overall misses
system.cpu3.icache.overall_misses::total           67                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54561954                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54561954                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54561954                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54561954                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54561954                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54561954                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11111786                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11111786                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11111786                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11111786                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11111786                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11111786                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 814357.522388                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 814357.522388                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 814357.522388                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 814357.522388                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 814357.522388                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 814357.522388                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           27                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     37283425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     37283425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     37283425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     37283425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     37283425                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     37283425                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 932085.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 932085.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 932085.625000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 932085.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 932085.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 932085.625000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 75127                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               445837205                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 75383                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5914.293740                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.903756                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.096244                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437124                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562876                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     29132546                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       29132546                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     15953896                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15953896                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7791                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7791                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7782                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7782                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     45086442                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        45086442                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     45086442                       # number of overall hits
system.cpu3.dcache.overall_hits::total       45086442                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       270602                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       270602                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          275                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       270877                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        270877                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       270877                       # number of overall misses
system.cpu3.dcache.overall_misses::total       270877                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  67781276113                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  67781276113                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     28764664                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28764664                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  67810040777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  67810040777                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  67810040777                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  67810040777                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     29403148                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29403148                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     15954171                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15954171                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         7782                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7782                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     45357319                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     45357319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     45357319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     45357319                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009203                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009203                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005972                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005972                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005972                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005972                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 250483.278442                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 250483.278442                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 104598.778182                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104598.778182                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 250335.173444                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 250335.173444                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 250335.173444                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 250335.173444                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19870                       # number of writebacks
system.cpu3.dcache.writebacks::total            19870                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       195549                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       195549                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          201                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       195750                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       195750                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       195750                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       195750                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        75053                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        75053                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        75127                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        75127                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        75127                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        75127                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  17397362230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17397362230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5134222                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5134222                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  17402496452                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  17402496452                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  17402496452                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17402496452                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001656                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001656                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 231801.023677                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 231801.023677                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69381.378378                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69381.378378                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 231641.040531                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 231641.040531                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 231641.040531                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 231641.040531                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               526.993488                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014018518                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1916859.202268                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.993488                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059284                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.844541                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11350837                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11350837                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11350837                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11350837                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11350837                       # number of overall hits
system.cpu4.icache.overall_hits::total       11350837                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           62                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           62                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           62                       # number of overall misses
system.cpu4.icache.overall_misses::total           62                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49082791                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49082791                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49082791                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49082791                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49082791                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49082791                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11350899                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11350899                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11350899                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11350899                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11350899                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11350899                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 791657.919355                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 791657.919355                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 791657.919355                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 791657.919355                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 791657.919355                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 791657.919355                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           23                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           23                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           23                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30379666                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30379666                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30379666                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30379666                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30379666                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30379666                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 778965.794872                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 778965.794872                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 778965.794872                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 778965.794872                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 778965.794872                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 778965.794872                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 66762                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               179811275                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 67018                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2683.029559                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.074195                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.925805                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914352                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085648                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7871642                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7871642                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6520773                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6520773                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18238                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18238                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15214                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15214                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14392415                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14392415                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14392415                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14392415                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       171733                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       171733                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          750                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          750                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       172483                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        172483                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       172483                       # number of overall misses
system.cpu4.dcache.overall_misses::total       172483                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  39433639384                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  39433639384                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     69415866                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     69415866                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  39503055250                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  39503055250                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  39503055250                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  39503055250                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8043375                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8043375                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6521523                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6521523                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15214                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15214                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     14564898                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14564898                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     14564898                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14564898                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021351                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021351                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011842                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011842                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011842                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011842                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 229621.793039                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 229621.793039                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 92554.488000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 92554.488000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 229025.789498                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 229025.789498                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 229025.789498                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 229025.789498                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13488                       # number of writebacks
system.cpu4.dcache.writebacks::total            13488                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       105095                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       105095                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          626                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       105721                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       105721                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       105721                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       105721                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        66638                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        66638                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          124                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        66762                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        66762                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        66762                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        66762                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  14592987185                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  14592987185                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8773900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8773900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  14601761085                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14601761085                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  14601761085                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14601761085                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008285                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008285                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004584                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004584                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 218988.973033                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 218988.973033                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70757.258065                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70757.258065                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 218713.655747                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 218713.655747                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 218713.655747                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 218713.655747                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               493.319269                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011921606                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2048424.303644                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.319269                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061409                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.790576                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11913506                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11913506                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11913506                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11913506                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11913506                       # number of overall hits
system.cpu5.icache.overall_hits::total       11913506                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           58                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           58                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           58                       # number of overall misses
system.cpu5.icache.overall_misses::total           58                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     79214730                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     79214730                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     79214730                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     79214730                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     79214730                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     79214730                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11913564                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11913564                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11913564                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11913564                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11913564                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11913564                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1365771.206897                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1365771.206897                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1365771.206897                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       203154                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       203154                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           19                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           19                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50962338                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50962338                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50962338                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1306726.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 35370                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163370415                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 35626                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4585.707489                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.475859                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.524141                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912015                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087985                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9504975                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9504975                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7063557                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7063557                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18305                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18305                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17183                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17183                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     16568532                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        16568532                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     16568532                       # number of overall hits
system.cpu5.dcache.overall_hits::total       16568532                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        90846                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        90846                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2062                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        92908                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         92908                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        92908                       # number of overall misses
system.cpu5.dcache.overall_misses::total        92908                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  12279563167                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  12279563167                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    132565377                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    132565377                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  12412128544                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12412128544                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  12412128544                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12412128544                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9595821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9595821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7065619                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7065619                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16661440                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16661440                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16661440                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16661440                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009467                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000292                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005576                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005576                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135169.002124                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135169.002124                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64289.707565                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64289.707565                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133595.907177                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133595.907177                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133595.907177                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133595.907177                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9235                       # number of writebacks
system.cpu5.dcache.writebacks::total             9235                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        55679                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        55679                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1859                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        57538                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        57538                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        57538                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        57538                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        35167                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        35167                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          203                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        35370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        35370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        35370                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        35370                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4664569478                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4664569478                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     14768879                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     14768879                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4679338357                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4679338357                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4679338357                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4679338357                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002123                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002123                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 132640.528848                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 132640.528848                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72753.098522                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72753.098522                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132296.815295                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132296.815295                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132296.815295                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132296.815295                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.319011                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1011914152                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2048409.214575                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.319011                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061409                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790575                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11906052                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11906052                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11906052                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11906052                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11906052                       # number of overall hits
system.cpu6.icache.overall_hits::total       11906052                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     75729805                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     75729805                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     75729805                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     75729805                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     75729805                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     75729805                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11906110                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11906110                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11906110                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11906110                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11906110                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11906110                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1305686.293103                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1305686.293103                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1305686.293103                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1305686.293103                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1305686.293103                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1305686.293103                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       177178                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       177178                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           19                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           19                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           19                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     48950061                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     48950061                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     48950061                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     48950061                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     48950061                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     48950061                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1255129.769231                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1255129.769231                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1255129.769231                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1255129.769231                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1255129.769231                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1255129.769231                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 35379                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               163354681                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 35635                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4584.107787                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.475037                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.524963                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912012                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087988                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9496208                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9496208                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7056611                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7056611                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18302                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18302                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17165                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17165                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     16552819                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        16552819                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     16552819                       # number of overall hits
system.cpu6.dcache.overall_hits::total       16552819                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        90857                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        90857                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2062                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        92919                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         92919                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        92919                       # number of overall misses
system.cpu6.dcache.overall_misses::total        92919                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12455077455                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12455077455                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    132541269                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    132541269                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  12587618724                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12587618724                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  12587618724                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12587618724                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9587065                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9587065                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7058673                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7058673                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17165                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17165                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16645738                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16645738                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16645738                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16645738                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009477                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009477                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000292                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005582                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005582                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137084.401367                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137084.401367                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64278.016004                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64278.016004                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135468.727860                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135468.727860                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135468.727860                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135468.727860                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9243                       # number of writebacks
system.cpu6.dcache.writebacks::total             9243                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        55681                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        55681                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1859                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        57540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        57540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        57540                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        57540                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        35176                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        35176                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          203                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        35379                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        35379                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        35379                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        35379                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4735364118                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4735364118                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     14774168                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     14774168                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4750138286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4750138286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4750138286                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4750138286                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002125                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002125                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002125                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002125                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134619.175517                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134619.175517                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72779.152709                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72779.152709                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134264.345685                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134264.345685                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134264.345685                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134264.345685                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.330554                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1009622128                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1945322.019268                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.330554                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.058222                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830658                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11402383                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11402383                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11402383                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11402383                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11402383                       # number of overall hits
system.cpu7.icache.overall_hits::total       11402383                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34613093                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34613093                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34613093                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34613093                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34613093                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34613093                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11402433                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11402433                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11402433                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11402433                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11402433                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11402433                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 692261.860000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 692261.860000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 692261.860000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 692261.860000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 692261.860000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 692261.860000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     29476159                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     29476159                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     29476159                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     29476159                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     29476159                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     29476159                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 796652.945946                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 796652.945946                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 796652.945946                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 796652.945946                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 796652.945946                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 796652.945946                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 52458                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               171386334                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 52714                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3251.248890                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.632397                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.367603                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912627                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087373                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8044416                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8044416                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6802870                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6802870                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17010                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17010                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15660                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15660                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14847286                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14847286                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14847286                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14847286                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       179550                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       179550                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5259                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5259                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       184809                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        184809                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       184809                       # number of overall misses
system.cpu7.dcache.overall_misses::total       184809                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  41665992617                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  41665992617                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2087480542                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2087480542                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  43753473159                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  43753473159                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  43753473159                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  43753473159                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8223966                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8223966                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6808129                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6808129                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15032095                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15032095                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15032095                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15032095                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021833                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021833                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000772                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000772                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012294                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012294                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012294                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012294                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232057.881465                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232057.881465                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 396934.881536                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 396934.881536                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 236749.688376                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 236749.688376                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 236749.688376                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 236749.688376                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     15044248                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 188053.100000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        22237                       # number of writebacks
system.cpu7.dcache.writebacks::total            22237                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       127246                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       127246                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5105                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5105                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       132351                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       132351                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       132351                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       132351                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        52304                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        52304                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          154                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        52458                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        52458                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        52458                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        52458                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   9115694899                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9115694899                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     13309018                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     13309018                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   9129003917                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   9129003917                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   9129003917                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   9129003917                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003490                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003490                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 174282.940100                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 174282.940100                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 86422.194805                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 86422.194805                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 174025.008902                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 174025.008902                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 174025.008902                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 174025.008902                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
