{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692788638958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692788638972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 16:33:58 2023 " "Processing started: Wed Aug 23 16:33:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692788638972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788638972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Five_Bit_Prime -c Five_Bit_Prime " "Command: quartus_map --read_settings_files=on --write_settings_files=off Five_Bit_Prime -c Five_Bit_Prime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788638972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692788639862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692788639862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_prime.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file five_bit_prime.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_3-Struct " "Found design unit 1: AND_3-Struct" {  } { { "Five_Bit_Prime.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Five_Bit_Prime.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_3-Struct " "Found design unit 2: OR_3-Struct" {  } { { "Five_Bit_Prime.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Five_Bit_Prime.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FIVE_BIT_PRIME-Struct " "Found design unit 3: FIVE_BIT_PRIME-Struct" {  } { { "Five_Bit_Prime.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Five_Bit_Prime.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682909 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_3 " "Found entity 1: AND_3" {  } { { "Five_Bit_Prime.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Five_Bit_Prime.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682909 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_3 " "Found entity 2: OR_3" {  } { { "Five_Bit_Prime.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Five_Bit_Prime.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682909 ""} { "Info" "ISGN_ENTITY_NAME" "3 FIVE_BIT_PRIME " "Found entity 3: FIVE_BIT_PRIME" {  } { { "Five_Bit_Prime.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Five_Bit_Prime.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788682909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788682920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788682920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692788682920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788682920 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "E DUT.vhdl(24) " "VHDL Association List error at DUT.vhdl(24): formal \"E\" does not exist" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 24 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A DUT.vhdl(21) " "VHDL error at DUT.vhdl(21): formal port or parameter \"A\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 21 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "A DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"A\"" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B DUT.vhdl(21) " "VHDL error at DUT.vhdl(21): formal port or parameter \"B\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 21 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "B DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"B\"" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "C DUT.vhdl(21) " "VHDL error at DUT.vhdl(21): formal port or parameter \"C\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 21 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "C DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"C\"" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D DUT.vhdl(21) " "VHDL error at DUT.vhdl(21): formal port or parameter \"D\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 21 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "D DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"D\"" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "En DUT.vhdl(21) " "VHDL error at DUT.vhdl(21): formal port or parameter \"En\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 21 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "En DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"En\"" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_3/Five_Bit_Prime/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692788682935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13169 " "Peak virtual memory: 13169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692788683378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 23 16:34:43 2023 " "Processing ended: Wed Aug 23 16:34:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692788683378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692788683378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692788683378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788683378 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692788684450 ""}
