# ADDRESS TRANSLATION BUFFER

## Abstract
An apparatus is disclosed that translates virtual memory addresses into physical memory addresses. In particular, this apparatus comprises a plurality of rows of content address able memory cells, a corresponding plurality of random acc ess memory cells and another corresponding plurality of con trol circuits. The content addressable memory cells store the virtual memory addresses and the random access memory cells store the physical memory addresses. The control circu its are coupled to both the content addressable and the ran dom access memory cells and are disposed for controlling the operation of the apparatus.