Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 15:27:18 2022
| Host         : UL-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 317 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.341      -96.756                     30                 1218        0.069        0.000                      0                 1218        2.000        0.000                       0                   321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
sys_clk                              {0.000 4.000}        8.000           125.000         
  clk_out100_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out50_design_1_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0      {0.000 4.000}        8.000           125.000         
sys_clk_pin                          {0.000 4.000}        8.000           125.000         
  clk_out100_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out50_design_1_clk_wiz_0_0_1   {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0_1    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out100_design_1_clk_wiz_0_0         -6.341      -96.756                     30                  783        0.140        0.000                      0                  783        4.020        0.000                       0                   245  
  clk_out50_design_1_clk_wiz_0_0          15.853        0.000                      0                  148        0.205        0.000                      0                  148        9.500        0.000                       0                    72  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                        5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out100_design_1_clk_wiz_0_0_1       -6.340      -96.741                     30                  783        0.140        0.000                      0                  783        4.020        0.000                       0                   245  
  clk_out50_design_1_clk_wiz_0_0_1        15.855        0.000                      0                  148        0.205        0.000                      0                  148        9.500        0.000                       0                    72  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out50_design_1_clk_wiz_0_0     clk_out100_design_1_clk_wiz_0_0          0.217        0.000                      0                  273        0.155        0.000                      0                  273  
clk_out100_design_1_clk_wiz_0_0_1  clk_out100_design_1_clk_wiz_0_0         -6.341      -96.756                     30                  783        0.069        0.000                      0                  783  
clk_out50_design_1_clk_wiz_0_0_1   clk_out100_design_1_clk_wiz_0_0          0.219        0.000                      0                  273        0.156        0.000                      0                  273  
clk_out50_design_1_clk_wiz_0_0_1   clk_out50_design_1_clk_wiz_0_0          15.853        0.000                      0                  148        0.125        0.000                      0                  148  
clk_out100_design_1_clk_wiz_0_0    clk_out100_design_1_clk_wiz_0_0_1       -6.341      -96.756                     30                  783        0.069        0.000                      0                  783  
clk_out50_design_1_clk_wiz_0_0     clk_out100_design_1_clk_wiz_0_0_1        0.217        0.000                      0                  273        0.155        0.000                      0                  273  
clk_out50_design_1_clk_wiz_0_0_1   clk_out100_design_1_clk_wiz_0_0_1        0.219        0.000                      0                  273        0.156        0.000                      0                  273  
clk_out50_design_1_clk_wiz_0_0     clk_out50_design_1_clk_wiz_0_0_1        15.853        0.000                      0                  148        0.125        0.000                      0                  148  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out100_design_1_clk_wiz_0_0    clk_out50_design_1_clk_wiz_0_0           5.329        0.000                      0                   23        1.001        0.000                      0                   23  
**async_default**                  clk_out100_design_1_clk_wiz_0_0_1  clk_out50_design_1_clk_wiz_0_0           5.329        0.000                      0                   23        1.001        0.000                      0                   23  
**async_default**                  clk_out100_design_1_clk_wiz_0_0    clk_out50_design_1_clk_wiz_0_0_1         5.330        0.000                      0                   23        1.002        0.000                      0                   23  
**async_default**                  clk_out100_design_1_clk_wiz_0_0_1  clk_out50_design_1_clk_wiz_0_0_1         5.330        0.000                      0                   23        1.002        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -6.341ns,  Total Violation      -96.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.341ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 12.825ns (79.095%)  route 3.390ns (20.905%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.766 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.505    15.271    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.306    15.577 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.577    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.081     9.237    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -6.341    

Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.148ns  (logic 12.972ns (80.333%)  route 3.176ns (19.667%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.906 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.310    15.215    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.295    15.510 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.510    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.072     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.077     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.108ns  (logic 12.790ns (79.402%)  route 3.318ns (20.598%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    14.718 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.452    15.170    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.301    15.471 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.471    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.209ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 12.947ns (80.315%)  route 3.173ns (19.685%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.844 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/CO[1]
                         net (fo=1, routed)           0.307    15.151    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.332    15.483 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.483    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.072     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.081     9.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.274    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 -6.209    

Slack (VIOLATED) :        -6.178ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.860ns (80.127%)  route 3.189ns (19.873%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907    14.782 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.323    15.105    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.307    15.412 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.412    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -6.178    

Slack (VIOLATED) :        -6.042ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.912ns  (logic 12.710ns (79.878%)  route 3.202ns (20.122%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.662 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.317    14.979    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.295    15.274 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.077     9.233    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                 -6.042    

Slack (VIOLATED) :        -5.792ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.699ns  (logic 12.395ns (78.956%)  route 3.304ns (21.044%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726    14.326 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[2]
                         net (fo=1, routed)           0.434    14.760    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.301    15.061 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    15.061    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.622     9.260    
                         clock uncertainty           -0.072     9.189    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.081     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                 -5.792    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.647ns  (logic 12.464ns (79.657%)  route 3.183ns (20.343%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    14.389 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[3]
                         net (fo=1, routed)           0.313    14.703    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.307    15.010 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.010    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.072     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.079     9.234    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 -5.776    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.523ns  (logic 12.288ns (79.159%)  route 3.235ns (20.841%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    14.149 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[1]
                         net (fo=1, routed)           0.431    14.580    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.306    14.886 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.886    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.622     9.261    
                         clock uncertainty           -0.072     9.190    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.079     9.269    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                         -14.886    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.347ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 12.102ns (79.513%)  route 3.118ns (20.487%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    13.974 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[0]
                         net (fo=1, routed)           0.314    14.288    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.295    14.583 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.583    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.072     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.081     9.236    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                 -5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X17Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q
                         net (fo=9, routed)           0.088    -0.310    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X16Y27         FDRE (Hold_fdre_C_D)         0.121    -0.406    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.530    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.060    -0.470    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.834    -0.763    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.530    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.470    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y27         FDSE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=3, routed)           0.109    -0.286    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0__0
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.250    -0.524    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.404    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.480%)  route 0.288ns (55.520%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.272    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_rdata[3]
    SLICE_X23Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2/O
                         net (fo=2, routed)           0.159    -0.068    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2_n_0
    SLICE_X21Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.023 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2/O
                         net (fo=1, routed)           0.000    -0.023    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2_n_0
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/C
                         clock pessimism              0.498    -0.279    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.092    -0.187    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.289    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[32]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.818    -0.779    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.120    -0.409    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.061    -0.304    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.259 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.517    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092    -0.425    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.299    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.064    -0.466    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.324    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/asr_lpf[0]
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.226 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.234    -0.530    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.121    -0.409    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.533    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y32         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=16, routed)          0.313    -0.078    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_7_3[13]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.876    -0.721    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.268    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y26     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_awvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_wvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/ctrl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y26     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y27     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y26     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_awaddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y32     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_awaddr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_awvalid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0
  To Clock:  clk_out50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             16.096ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.890ns (24.096%)  route 2.804ns (75.904%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.563     2.965    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    18.620    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                         clock pessimism              0.588    19.208    
                         clock uncertainty           -0.080    19.128    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.067    19.061    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         19.061    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                 16.096    

Slack (MET) :             16.211ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.704ns (20.196%)  route 2.782ns (79.804%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.270 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.324     1.054    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.178 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.447     1.625    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124     1.749 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.011     2.760    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg0
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.588    19.220    
                         clock uncertainty           -0.080    19.140    
    SLICE_X8Y21          FDCE (Setup_fdce_C_CE)      -0.169    18.971    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.971    
                         arrival time                          -2.760    
  -------------------------------------------------------------------
                         slack                                 16.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.340    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/p_0_in
    SLICE_X33Y31         LUT4 (Prop_lut4_I1_O)        0.099    -0.241 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/C
                         clock pessimism              0.236    -0.537    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091    -0.446    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.270    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[5]
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[5]
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.153%)  route 0.178ns (48.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.178    -0.218    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1_n_0
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.120    -0.404    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.152    -0.243    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_next
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.522    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.091    -0.431    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.557    -0.538    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.224    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[5]
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[5]
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.121    -0.417    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.213    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[7]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.043    -0.170 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[8]
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.131    -0.409    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.210    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[7]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.043    -0.167 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[8]
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.131    -0.406    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.226    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/Q[0]
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.776    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism              0.236    -0.540    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.070    -0.470    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.128    -0.409 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.112    -0.296    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.099    -0.197 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1_n_0
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.092    -0.445    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.154    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1_n_0
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.092    -0.445    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out50_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y20     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y21     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y20     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y21     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y27     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y27     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0_1
  To Clock:  clk_out100_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -6.340ns,  Total Violation      -96.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.340ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 12.825ns (79.095%)  route 3.390ns (20.905%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.766 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.505    15.271    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.306    15.577 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.577    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.071     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.081     9.237    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -6.340    

Slack (VIOLATED) :        -6.240ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.148ns  (logic 12.972ns (80.333%)  route 3.176ns (19.667%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.906 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.310    15.215    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.295    15.510 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.510    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.071     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.077     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                 -6.240    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.108ns  (logic 12.790ns (79.402%)  route 3.318ns (20.598%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    14.718 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.452    15.170    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.301    15.471 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.471    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.071     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.209ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 12.947ns (80.315%)  route 3.173ns (19.685%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.844 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/CO[1]
                         net (fo=1, routed)           0.307    15.151    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.332    15.483 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.483    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.071     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.081     9.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.274    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 -6.209    

Slack (VIOLATED) :        -6.177ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.860ns (80.127%)  route 3.189ns (19.873%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907    14.782 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.323    15.105    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.307    15.412 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.412    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.071     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -6.177    

Slack (VIOLATED) :        -6.041ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.912ns  (logic 12.710ns (79.878%)  route 3.202ns (20.122%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.662 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.317    14.979    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.295    15.274 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.071     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.077     9.233    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                 -6.041    

Slack (VIOLATED) :        -5.791ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.699ns  (logic 12.395ns (78.956%)  route 3.304ns (21.044%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726    14.326 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[2]
                         net (fo=1, routed)           0.434    14.760    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.301    15.061 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    15.061    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.622     9.260    
                         clock uncertainty           -0.071     9.189    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.081     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                 -5.791    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.647ns  (logic 12.464ns (79.657%)  route 3.183ns (20.343%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    14.389 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[3]
                         net (fo=1, routed)           0.313    14.703    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.307    15.010 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.010    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.071     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.079     9.234    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 -5.776    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.523ns  (logic 12.288ns (79.159%)  route 3.235ns (20.841%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    14.149 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[1]
                         net (fo=1, routed)           0.431    14.580    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.306    14.886 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.886    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.622     9.261    
                         clock uncertainty           -0.071     9.190    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.079     9.269    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                         -14.886    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.347ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 12.102ns (79.513%)  route 3.118ns (20.487%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    13.974 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[0]
                         net (fo=1, routed)           0.314    14.288    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.295    14.583 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.583    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.071     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.081     9.236    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                 -5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X17Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q
                         net (fo=9, routed)           0.088    -0.310    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X16Y27         FDRE (Hold_fdre_C_D)         0.121    -0.406    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.530    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.060    -0.470    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.834    -0.763    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.530    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.470    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y27         FDSE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=3, routed)           0.109    -0.286    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0__0
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.250    -0.524    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.404    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.480%)  route 0.288ns (55.520%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.272    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_rdata[3]
    SLICE_X23Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2/O
                         net (fo=2, routed)           0.159    -0.068    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2_n_0
    SLICE_X21Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.023 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2/O
                         net (fo=1, routed)           0.000    -0.023    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2_n_0
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/C
                         clock pessimism              0.498    -0.279    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.092    -0.187    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.289    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[32]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.818    -0.779    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.120    -0.409    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.061    -0.304    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.259 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.517    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092    -0.425    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.299    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.064    -0.466    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.324    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/asr_lpf[0]
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.226 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.234    -0.530    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.121    -0.409    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.533    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y32         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=16, routed)          0.313    -0.078    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_7_3[13]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.876    -0.721    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.268    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y26     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_awvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_wvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/ctrl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y26     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y27     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y43     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y27     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/alt_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X13Y27     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y26     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y29     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_awaddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y32     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_awaddr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28     design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/axi_awvalid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0_1
  To Clock:  clk_out50_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.079    19.131    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.926    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             16.098ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.890ns (24.096%)  route 2.804ns (75.904%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.563     2.965    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    18.620    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                         clock pessimism              0.588    19.208    
                         clock uncertainty           -0.079    19.129    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.067    19.062    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         19.062    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                 16.098    

Slack (MET) :             16.212ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.704ns (20.196%)  route 2.782ns (79.804%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.270 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.324     1.054    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.178 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.447     1.625    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124     1.749 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.011     2.760    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg0
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.588    19.220    
                         clock uncertainty           -0.079    19.141    
    SLICE_X8Y21          FDCE (Setup_fdce_C_CE)      -0.169    18.972    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -2.760    
  -------------------------------------------------------------------
                         slack                                 16.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.340    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/p_0_in
    SLICE_X33Y31         LUT4 (Prop_lut4_I1_O)        0.099    -0.241 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/C
                         clock pessimism              0.236    -0.537    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091    -0.446    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.270    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[5]
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[5]
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.092    -0.448    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.153%)  route 0.178ns (48.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.178    -0.218    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1_n_0
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.120    -0.404    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.152    -0.243    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_next
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.522    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.091    -0.431    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.557    -0.538    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.224    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[5]
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[5]
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.121    -0.417    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.213    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[7]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.043    -0.170 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[8]
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.131    -0.409    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.210    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[7]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.043    -0.167 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[8]
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.131    -0.406    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.226    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/Q[0]
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.776    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism              0.236    -0.540    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.070    -0.470    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.128    -0.409 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.112    -0.296    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.099    -0.197 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1_n_0
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.092    -0.445    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.154    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1_n_0
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.092    -0.445    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out50_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y20     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y21     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y22     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y20     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y21     design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y30     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y28     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y29     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y27     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y27     design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 4.432ns (50.545%)  route 4.336ns (49.455%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.738     8.043    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.260    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 4.432ns (50.558%)  route 4.334ns (49.442%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.736     8.040    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.258    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.432ns (51.117%)  route 4.238ns (48.883%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.640     7.944    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 4.432ns (52.393%)  route 4.027ns (47.607%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[3]
                         net (fo=16, routed)          3.429     7.733    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[3]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 4.432ns (52.438%)  route 4.020ns (47.562%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[5]
                         net (fo=16, routed)          3.422     7.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 4.432ns (53.191%)  route 3.900ns (46.809%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.302     7.606    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.207    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 4.432ns (53.443%)  route 3.861ns (46.557%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.262     7.567    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.529     8.663    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.200     8.765    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.199    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 4.432ns (53.688%)  route 3.823ns (46.312%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          3.225     7.529    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 4.432ns (53.702%)  route 3.821ns (46.298%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[8]
                         net (fo=16, routed)          3.222     7.527    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[8]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 4.432ns (53.171%)  route 3.903ns (46.829%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.305     7.610    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.783%)  route 0.533ns (70.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/Q
                         net (fo=1, routed)           0.533     0.121    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[6]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.219 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.219    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.092     0.064    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.561%)  route 0.638ns (77.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=1, routed)           0.638     0.237    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new
    SLICE_X20Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.282 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/IRQ_O_i_1/O
                         net (fo=1, routed)           0.000     0.282    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_4
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.819    -0.778    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
                         clock pessimism              0.552    -0.226    
                         clock uncertainty            0.200    -0.026    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.120     0.094    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.229%)  route 0.651ns (77.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/Q
                         net (fo=1, routed)           0.651     0.252    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[2]
    SLICE_X24Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.120     0.092    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.226ns (26.737%)  route 0.619ns (73.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/Q
                         net (fo=1, routed)           0.619     0.208    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[5]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.306 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.091     0.063    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.641%)  route 0.519ns (52.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[11])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[11]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[11]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.633%)  route 0.519ns (52.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[10])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.609%)  route 0.519ns (52.391%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[1])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[1]
                         net (fo=16, routed)          0.296     0.456    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[1]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.574%)  route 0.520ns (52.426%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[4]
                         net (fo=16, routed)          0.297     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[4]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.533%)  route 0.521ns (52.467%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[0])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[0]
                         net (fo=16, routed)          0.298     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[0]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.513%)  route 0.521ns (52.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[2]
                         net (fo=16, routed)          0.298     0.458    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[2]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0_1
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -6.341ns,  Total Violation      -96.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.341ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 12.825ns (79.095%)  route 3.390ns (20.905%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.766 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.505    15.271    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.306    15.577 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.577    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.081     9.237    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -6.341    

Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.148ns  (logic 12.972ns (80.333%)  route 3.176ns (19.667%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.906 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.310    15.215    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.295    15.510 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.510    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.072     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.077     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.108ns  (logic 12.790ns (79.402%)  route 3.318ns (20.598%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    14.718 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.452    15.170    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.301    15.471 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.471    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.209ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 12.947ns (80.315%)  route 3.173ns (19.685%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.844 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/CO[1]
                         net (fo=1, routed)           0.307    15.151    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.332    15.483 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.483    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.072     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.081     9.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.274    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 -6.209    

Slack (VIOLATED) :        -6.178ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.860ns (80.127%)  route 3.189ns (19.873%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907    14.782 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.323    15.105    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.307    15.412 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.412    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -6.178    

Slack (VIOLATED) :        -6.042ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.912ns  (logic 12.710ns (79.878%)  route 3.202ns (20.122%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.662 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.317    14.979    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.295    15.274 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.077     9.233    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                 -6.042    

Slack (VIOLATED) :        -5.792ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.699ns  (logic 12.395ns (78.956%)  route 3.304ns (21.044%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726    14.326 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[2]
                         net (fo=1, routed)           0.434    14.760    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.301    15.061 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    15.061    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.622     9.260    
                         clock uncertainty           -0.072     9.189    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.081     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                 -5.792    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.647ns  (logic 12.464ns (79.657%)  route 3.183ns (20.343%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    14.389 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[3]
                         net (fo=1, routed)           0.313    14.703    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.307    15.010 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.010    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.072     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.079     9.234    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 -5.776    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.523ns  (logic 12.288ns (79.159%)  route 3.235ns (20.841%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    14.149 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[1]
                         net (fo=1, routed)           0.431    14.580    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.306    14.886 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.886    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.622     9.261    
                         clock uncertainty           -0.072     9.190    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.079     9.269    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                         -14.886    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.347ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 12.102ns (79.513%)  route 3.118ns (20.487%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    13.974 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[0]
                         net (fo=1, routed)           0.314    14.288    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.295    14.583 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.583    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.072     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.081     9.236    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                 -5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X17Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q
                         net (fo=9, routed)           0.088    -0.310    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X16Y27         FDRE (Hold_fdre_C_D)         0.121    -0.334    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.060    -0.398    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.834    -0.763    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.398    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y27         FDSE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=3, routed)           0.109    -0.286    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0__0
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.480%)  route 0.288ns (55.520%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.272    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_rdata[3]
    SLICE_X23Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2/O
                         net (fo=2, routed)           0.159    -0.068    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2_n_0
    SLICE_X21Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.023 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2/O
                         net (fo=1, routed)           0.000    -0.023    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2_n_0
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.072    -0.208    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.092    -0.116    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.289    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[32]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.818    -0.779    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.072    -0.457    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.120    -0.337    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.061    -0.304    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.259 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.072    -0.445    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092    -0.353    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.299    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.064    -0.394    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.324    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/asr_lpf[0]
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.226 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.121    -0.337    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.533    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y32         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=16, routed)          0.313    -0.078    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_7_3[13]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.876    -0.721    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.072    -0.380    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.197    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0_1
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 4.432ns (50.545%)  route 4.336ns (49.455%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.738     8.043    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.261    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 4.432ns (50.558%)  route 4.334ns (49.442%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.736     8.040    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.259    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.432ns (51.117%)  route 4.238ns (48.883%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.640     7.944    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 4.432ns (52.393%)  route 4.027ns (47.607%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[3]
                         net (fo=16, routed)          3.429     7.733    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[3]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 4.432ns (52.438%)  route 4.020ns (47.562%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[5]
                         net (fo=16, routed)          3.422     7.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 4.432ns (53.191%)  route 3.900ns (46.809%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.302     7.606    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.208    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 4.432ns (53.443%)  route 3.861ns (46.557%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.262     7.567    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.529     8.663    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.199     8.766    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.200    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 4.432ns (53.688%)  route 3.823ns (46.312%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          3.225     7.529    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 4.432ns (53.702%)  route 3.821ns (46.298%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[8]
                         net (fo=16, routed)          3.222     7.527    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[8]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 4.432ns (53.171%)  route 3.903ns (46.829%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.305     7.610    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.783%)  route 0.533ns (70.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/Q
                         net (fo=1, routed)           0.533     0.121    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[6]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.219 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.219    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.199    -0.029    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.092     0.063    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.561%)  route 0.638ns (77.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=1, routed)           0.638     0.237    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new
    SLICE_X20Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.282 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/IRQ_O_i_1/O
                         net (fo=1, routed)           0.000     0.282    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_4
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.819    -0.778    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
                         clock pessimism              0.552    -0.226    
                         clock uncertainty            0.199    -0.027    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.120     0.093    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.229%)  route 0.651ns (77.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/Q
                         net (fo=1, routed)           0.651     0.252    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[2]
    SLICE_X24Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.199    -0.029    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.120     0.091    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.226ns (26.737%)  route 0.619ns (73.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/Q
                         net (fo=1, routed)           0.619     0.208    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[5]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.306 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.199    -0.029    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.091     0.062    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.641%)  route 0.519ns (52.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[11])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[11]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[11]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.633%)  route 0.519ns (52.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[10])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.609%)  route 0.519ns (52.391%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[1])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[1]
                         net (fo=16, routed)          0.296     0.456    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[1]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.574%)  route 0.520ns (52.426%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[4]
                         net (fo=16, routed)          0.297     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[4]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.533%)  route 0.521ns (52.467%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[0])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[0]
                         net (fo=16, routed)          0.298     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[0]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.513%)  route 0.521ns (52.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[2]
                         net (fo=16, routed)          0.298     0.458    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[2]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0_1
  To Clock:  clk_out50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             16.096ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.890ns (24.096%)  route 2.804ns (75.904%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.563     2.965    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    18.620    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                         clock pessimism              0.588    19.208    
                         clock uncertainty           -0.080    19.128    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.067    19.061    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         19.061    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                 16.096    

Slack (MET) :             16.211ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.704ns (20.196%)  route 2.782ns (79.804%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.270 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.324     1.054    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.178 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.447     1.625    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124     1.749 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.011     2.760    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg0
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.588    19.220    
                         clock uncertainty           -0.080    19.140    
    SLICE_X8Y21          FDCE (Setup_fdce_C_CE)      -0.169    18.971    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.971    
                         arrival time                          -2.760    
  -------------------------------------------------------------------
                         slack                                 16.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.340    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/p_0_in
    SLICE_X33Y31         LUT4 (Prop_lut4_I1_O)        0.099    -0.241 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.270    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[5]
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[5]
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.080    -0.460    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.153%)  route 0.178ns (48.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.178    -0.218    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1_n_0
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.080    -0.444    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.120    -0.324    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.152    -0.243    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_next
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.091    -0.351    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.557    -0.538    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.224    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[5]
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[5]
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.080    -0.458    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.121    -0.337    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.213    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[7]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.043    -0.170 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[8]
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.080    -0.460    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.131    -0.329    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.210    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[7]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.043    -0.167 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[8]
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.131    -0.326    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.226    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/Q[0]
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.776    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism              0.236    -0.540    
                         clock uncertainty            0.080    -0.460    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.070    -0.390    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.128    -0.409 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.112    -0.296    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.099    -0.197 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1_n_0
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.092    -0.365    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.154    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1_n_0
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.092    -0.365    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -6.341ns,  Total Violation      -96.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.341ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.215ns  (logic 12.825ns (79.095%)  route 3.390ns (20.905%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.766 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.505    15.271    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.306    15.577 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.577    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.081     9.237    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -6.341    

Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.148ns  (logic 12.972ns (80.333%)  route 3.176ns (19.667%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.906 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.310    15.215    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.295    15.510 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.510    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.072     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.077     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.108ns  (logic 12.790ns (79.402%)  route 3.318ns (20.598%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843    14.718 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.452    15.170    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.301    15.471 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.471    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.209ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 12.947ns (80.315%)  route 3.173ns (19.685%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    14.687 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.687    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.844 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__1/CO[1]
                         net (fo=1, routed)           0.307    15.151    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.332    15.483 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.483    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.508     8.642    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.264    
                         clock uncertainty           -0.072     9.193    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.081     9.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.274    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 -6.209    

Slack (VIOLATED) :        -6.178ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.860ns (80.127%)  route 3.189ns (19.873%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.181 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.181    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.472    13.875    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__5_n_7
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.907    14.782 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.323    15.105    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.307    15.412 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.412    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079     9.235    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -6.178    

Slack (VIOLATED) :        -6.042ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.912ns  (logic 12.710ns (79.878%)  route 3.202ns (20.122%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.313 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.313    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.681    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X7Y36          LUT4 (Prop_lut4_I2_O)        0.303    12.631 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.271 f  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=2, routed)           0.490    13.761    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_4
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.306    14.067 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    14.067    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.443 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.443    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.662 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.317    14.979    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.295    15.274 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.274    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y37          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.077     9.233    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                 -6.042    

Slack (VIOLATED) :        -5.792ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.699ns  (logic 12.395ns (78.956%)  route 3.304ns (21.044%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726    14.326 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[2]
                         net (fo=1, routed)           0.434    14.760    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.301    15.061 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    15.061    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y34          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.622     9.260    
                         clock uncertainty           -0.072     9.189    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.081     9.270    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                 -5.792    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.647ns  (logic 12.464ns (79.657%)  route 3.183ns (20.343%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=2, routed)           0.538    13.600    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_6
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.789    14.389 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[3]
                         net (fo=1, routed)           0.313    14.703    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.307    15.010 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.010    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.072     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.079     9.234    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 -5.776    

Slack (VIOLATED) :        -5.617ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.523ns  (logic 12.288ns (79.159%)  route 3.235ns (20.841%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    14.149 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[1]
                         net (fo=1, routed)           0.431    14.580    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.306    14.886 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.886    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.505     8.639    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y35          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.622     9.261    
                         clock uncertainty           -0.072     9.190    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.079     9.269    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                         -14.886    
  -------------------------------------------------------------------
                         slack                                 -5.617    

Slack (VIOLATED) :        -5.347ns  (required time - arrival time)
  Source:                 design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 12.102ns (79.513%)  route 3.118ns (20.487%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.756    -0.637    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.336    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.372 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.374    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.892 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.746    10.639    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.763 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.763    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.403 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.619    12.022    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X7Y35          LUT4 (Prop_lut4_I2_O)        0.306    12.328 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.328    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.729 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.729    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.951 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.472    13.423    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    13.974 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/plusOp_carry/O[0]
                         net (fo=1, routed)           0.314    14.288    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.295    14.583 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.583    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.504     8.638    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.226    
                         clock uncertainty           -0.072     9.155    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.081     9.236    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                 -5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X17Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q
                         net (fo=9, routed)           0.088    -0.310    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X16Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X16Y27         FDRE (Hold_fdre_C_D)         0.121    -0.334    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.060    -0.398    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.834    -0.763    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.398    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y27         FDSE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=3, routed)           0.109    -0.286    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready0__0
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y27         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.072    -0.452    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120    -0.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.480%)  route 0.288ns (55.520%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y27         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.272    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_rdata[3]
    SLICE_X23Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2/O
                         net (fo=2, routed)           0.159    -0.068    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_i_2_n_0
    SLICE_X21Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.023 r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2/O
                         net (fo=1, routed)           0.000    -0.023    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_i_2_n_0
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.820    -0.777    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X21Y28         FDRE                                         r  design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.072    -0.208    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.092    -0.116    design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/shift_r_down_reg
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.289    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[32]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.818    -0.779    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y28         FDRE                                         r  design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.072    -0.457    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.120    -0.337    design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.061    -0.304    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X33Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.259 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.072    -0.445    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.092    -0.353    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.299    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.064    -0.394    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.565    -0.530    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.324    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/asr_lpf[0]
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.226 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.833    -0.764    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y43         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.121    -0.337    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.033%)  route 0.313ns (68.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.562    -0.533    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y32         FDRE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=16, routed)          0.313    -0.078    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_7_3[13]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.876    -0.721    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.072    -0.380    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.197    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 4.432ns (50.545%)  route 4.336ns (49.455%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.738     8.043    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.260    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 4.432ns (50.558%)  route 4.334ns (49.442%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.736     8.040    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.258    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.432ns (51.117%)  route 4.238ns (48.883%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.640     7.944    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 4.432ns (52.393%)  route 4.027ns (47.607%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[3]
                         net (fo=16, routed)          3.429     7.733    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[3]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 4.432ns (52.438%)  route 4.020ns (47.562%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[5]
                         net (fo=16, routed)          3.422     7.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 4.432ns (53.191%)  route 3.900ns (46.809%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.302     7.606    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.207    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 4.432ns (53.443%)  route 3.861ns (46.557%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.262     7.567    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.529     8.663    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.200     8.765    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.199    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 4.432ns (53.688%)  route 3.823ns (46.312%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          3.225     7.529    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 4.432ns (53.702%)  route 3.821ns (46.298%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[8]
                         net (fo=16, routed)          3.222     7.527    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[8]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.209    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 4.432ns (53.171%)  route 3.903ns (46.829%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.305     7.610    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.783%)  route 0.533ns (70.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/Q
                         net (fo=1, routed)           0.533     0.121    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[6]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.219 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.219    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.092     0.064    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.561%)  route 0.638ns (77.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=1, routed)           0.638     0.237    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new
    SLICE_X20Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.282 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/IRQ_O_i_1/O
                         net (fo=1, routed)           0.000     0.282    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_4
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.819    -0.778    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
                         clock pessimism              0.552    -0.226    
                         clock uncertainty            0.200    -0.026    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.120     0.094    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.229%)  route 0.651ns (77.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/Q
                         net (fo=1, routed)           0.651     0.252    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[2]
    SLICE_X24Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.120     0.092    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.226ns (26.737%)  route 0.619ns (73.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/Q
                         net (fo=1, routed)           0.619     0.208    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[5]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.306 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.091     0.063    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.641%)  route 0.519ns (52.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[11])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[11]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[11]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.633%)  route 0.519ns (52.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[10])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.609%)  route 0.519ns (52.391%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[1])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[1]
                         net (fo=16, routed)          0.296     0.456    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[1]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.574%)  route 0.520ns (52.426%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[4]
                         net (fo=16, routed)          0.297     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[4]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.533%)  route 0.521ns (52.467%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[0])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[0]
                         net (fo=16, routed)          0.298     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[0]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.513%)  route 0.521ns (52.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[2]
                         net (fo=16, routed)          0.298     0.458    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[2]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.200     0.021    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.204    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0_1
  To Clock:  clk_out100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 4.432ns (50.545%)  route 4.336ns (49.455%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.738     8.043    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.261    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 4.432ns (50.558%)  route 4.334ns (49.442%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.736     8.040    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.259    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.432ns (51.117%)  route 4.238ns (48.883%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.640     7.944    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 4.432ns (52.393%)  route 4.027ns (47.607%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[3]
                         net (fo=16, routed)          3.429     7.733    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[3]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 4.432ns (52.438%)  route 4.020ns (47.562%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[5]
                         net (fo=16, routed)          3.422     7.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 4.432ns (53.191%)  route 3.900ns (46.809%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.302     7.606    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.208    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 4.432ns (53.443%)  route 3.861ns (46.557%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          3.262     7.567    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[14]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.529     8.663    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.199     8.766    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.200    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 4.432ns (53.688%)  route 3.823ns (46.312%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          3.225     7.529    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 4.432ns (53.702%)  route 3.821ns (46.298%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.013     4.305 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[8]
                         net (fo=16, routed)          3.222     7.527    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[8]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.539     8.673    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.199     8.776    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.210    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 4.432ns (53.171%)  route 3.903ns (46.829%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.307 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.598     0.292    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.013     4.305 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          3.305     7.610    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[15]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.537     8.671    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.783%)  route 0.533ns (70.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/Q
                         net (fo=1, routed)           0.533     0.121    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[6]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.219 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.219    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.199    -0.029    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.092     0.063    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.561%)  route 0.638ns (77.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.552    -0.543    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=1, routed)           0.638     0.237    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new
    SLICE_X20Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.282 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/IRQ_O_i_1/O
                         net (fo=1, routed)           0.000     0.282    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_4
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.819    -0.778    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
                         clock pessimism              0.552    -0.226    
                         clock uncertainty            0.199    -0.027    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.120     0.093    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.229%)  route 0.651ns (77.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/Q
                         net (fo=1, routed)           0.651     0.252    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[2]
    SLICE_X24Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.297 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.199    -0.029    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.120     0.091    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.226ns (26.737%)  route 0.619ns (73.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/Q
                         net (fo=1, routed)           0.619     0.208    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[5]
    SLICE_X25Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.306 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.817    -0.780    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.199    -0.029    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.091     0.062    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.641%)  route 0.519ns (52.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[11])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[11]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[11]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.633%)  route 0.519ns (52.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[10])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[10]
                         net (fo=16, routed)          0.295     0.455    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[10]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.609%)  route 0.519ns (52.391%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[1])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[1]
                         net (fo=16, routed)          0.296     0.456    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[1]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.574%)  route 0.520ns (52.426%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[4]
                         net (fo=16, routed)          0.297     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[4]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.533%)  route 0.521ns (52.467%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[0])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[0]
                         net (fo=16, routed)          0.298     0.457    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[0]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.472ns (47.513%)  route 0.521ns (52.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.223    -0.148    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.308     0.160 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/P[2]
                         net (fo=16, routed)          0.298     0.458    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/P[2]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.866    -0.731    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0/CLKBWRCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.199     0.020    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.203    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_design_1_clk_wiz_0_0
  To Clock:  clk_out50_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.418%)  route 2.911ns (76.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.670     3.072    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    18.622    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
                         clock pessimism              0.588    19.210    
                         clock uncertainty           -0.080    19.130    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    18.925    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             16.096ns  (required time - arrival time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.890ns (24.096%)  route 2.804ns (75.904%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -0.729    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X28Y29         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]/Q
                         net (fo=2, routed)           1.106     0.895    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[7]
    SLICE_X29Y29         LUT4 (Prop_lut4_I2_O)        0.124     1.019 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5/O
                         net (fo=1, routed)           0.154     1.174    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_5_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.298 f  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.980     2.277    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.401 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.563     2.965    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.486    18.620    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X25Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                         clock pessimism              0.588    19.208    
                         clock uncertainty           -0.080    19.128    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.067    19.061    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         19.061    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                 16.096    

Slack (MET) :             16.211ns  (required time - arrival time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.704ns (20.196%)  route 2.782ns (79.804%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.667    -0.726    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.270 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.324     1.054    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.178 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.447     1.625    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124     1.749 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.011     2.760    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg0
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.588    19.220    
                         clock uncertainty           -0.080    19.140    
    SLICE_X8Y21          FDCE (Setup_fdce_C_CE)      -0.169    18.971    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.971    
                         arrival time                          -2.760    
  -------------------------------------------------------------------
                         slack                                 16.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.340    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/p_0_in
    SLICE_X33Y31         LUT4 (Prop_lut4_I1_O)        0.099    -0.241 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X33Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.128    -0.270    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[5]
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[5]
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X31Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.080    -0.460    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.153%)  route 0.178ns (48.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.178    -0.218    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[1]_i_1_n_0
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.080    -0.444    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.120    -0.324    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.152    -0.243    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_next
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X11Y20         FDCE (Hold_fdce_C_D)         0.091    -0.351    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.557    -0.538    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.149    -0.224    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[5]
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[5]
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y30         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.080    -0.458    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.121    -0.337    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.213    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[7]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.043    -0.170 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[8]
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.820    -0.777    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X30Y27         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.080    -0.460    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.131    -0.329    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.210    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[7]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.043    -0.167 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[8]
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X32Y31         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.131    -0.326    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.540    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.226    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/Q[0]
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.776    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X29Y28         FDRE                                         r  design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism              0.236    -0.540    
                         clock uncertainty            0.080    -0.460    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.070    -0.390    design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.128    -0.409 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.112    -0.296    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.099    -0.197 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg[8]_i_1_n_0
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.092    -0.365    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.558    -0.537    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.154    -0.241    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[2]_i_1_n_0
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.824    -0.773    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.092    -0.365    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.416    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X11Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.200    -0.020    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.087    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.200    -0.020    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.087    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out100_design_1_clk_wiz_0_0_1
  To Clock:  clk_out50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.416    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.416    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.200    18.736    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.200    18.735    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.330    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.089    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X11Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.114    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.200    -0.020    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.087    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.200    -0.020    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.087    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out50_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.417    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X11Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.199    -0.021    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.199    -0.021    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out100_design_1_clk_wiz_0_0_1
  To Clock:  clk_out50_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.706%)  route 2.960ns (79.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          2.012    13.000    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X8Y21          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X8Y21          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    18.417    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.461ns  (logic 0.773ns (22.337%)  route 2.688ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.739    12.728    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X11Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.437ns  (logic 0.773ns (22.489%)  route 2.664ns (77.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 18.633 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.716    12.704    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y20          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.499    18.633    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y20          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.936    
                         clock uncertainty           -0.199    18.737    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    18.332    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.402ns  (logic 0.773ns (22.721%)  route 2.629ns (77.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 9.267 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         1.660     9.267    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     9.745 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.948    10.694    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.295    10.989 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          1.681    12.669    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y21         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          1.498    18.632    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y21         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.935    
                         clock uncertainty           -0.199    18.736    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.331    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.331    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X10Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.090    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.246ns (16.946%)  route 1.206ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.748     0.912    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X11Y22         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X11Y22         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X11Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.246ns (16.156%)  route 1.277ns (83.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.819     0.983    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X9Y22          FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.823    -0.774    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X9Y22          FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.199    -0.023    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.115    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.199    -0.021    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.246ns (15.495%)  route 1.342ns (84.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=247, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.457     0.066    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/s00_axi_aresetn
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.098     0.164 f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=61, routed)          0.884     1.048    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X10Y20         FDCE                                         f  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=70, routed)          0.825    -0.772    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/clk_50Mhz
    SLICE_X10Y20         FDCE                                         r  design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.199    -0.021    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.088    design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.136    





