-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4b/841621 Production Release                     
-- Build Date:               Thu Oct 24 17:20:07 PDT 2019                        
                                                                                 
-- Generated by:             mdk@mdk-FX504                                       
-- Generated date:           Fri Feb 14 16:10:52 PST 2020                        

Solution Settings: DCT.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/dct.cpp
      $PROJECT_HOME/dct.h
        $MGC_HOME/shared/include/ac_channel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/params.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count   Latency Throughput Reset Length II Comments 
    ------------- ----------------------- --------- ---------- ------------ -- --------
    /DCT/core                         138 256442623  256442625            0  0          
    Design Total:                     138 256442623  256442625            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /DCT/core                
    
  I/O Data Ranges
    Port        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------- ---- -------- --------- --------- ------- -------- --------
    clk         IN   Unsigned         1                                     
    rst         IN   Unsigned         1                                     
    dst:rsc.rdy IN   Unsigned         1                                     
    src:rsc.dat IN   Unsigned        20                                     
    src:rsc.vld IN   Unsigned         1                                     
    dst:rsc.dat OUT  Unsigned        20                                     
    dst:rsc.vld OUT  Unsigned         1                                     
    src:rsc.rdy OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /DCT/core/mdst.data:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4194304 x 20
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address           
      ------------------- ------- -----------------------------
      /DCT/core/mdst.data    0:19 003fffff-00000000 (4194303-0) 
      
    Resource Name: /DCT/core/msrc.data:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4194304 x 20
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address           
      ------------------- ------- -----------------------------
      /DCT/core/msrc.data    0:19 003fffff-00000000 (4194303-0) 
      
    Resource Name: /DCT/dst:rsc
      Memory Component: ccs_out_wait                 Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable Indices Phys Memory Address     
      -------- ------- -----------------------
      /DCT/dst    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /DCT/src:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable Indices Phys Memory Address     
      -------- ------- -----------------------
      /DCT/src    0:19 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process   Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    --------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /DCT/core core:rlp           Infinite       0    256442625   2.56 sec                       
    /DCT/core  main              Infinite       1    256442625   2.56 sec                       
    /DCT/core   loop_lmm          4194304       2      8388608   83.89 ms                       
    /DCT/core   loop_1                256       1    235471104   2.35 sec                       
    /DCT/core    loop_2               256       1       919808    9.20 ms                       
    /DCT/core     loop_3                4       1         1796   17.96 us                       
    /DCT/core      loop_4               2       2          448    4.48 us                       
    /DCT/core       loop_5              8       2          208    2.08 us                       
    /DCT/core        loop_6             8       3           24  240.00 ns                       
    /DCT/core       loop_7              7       2           14  140.00 ns                       
    /DCT/core     loop_9                4       1         1796   17.96 us                       
    /DCT/core      loop_10              2       2          448    4.48 us                       
    /DCT/core       loop_11             8       2          208    2.08 us                       
    /DCT/core        loop_12            8       3           24  240.00 ns                       
    /DCT/core       loop_13             7       2           14  140.00 ns                       
    /DCT/core   loop_out          4194304       3     12582912  125.83 ms                       
    
  Loop Execution Profile
    Process   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------- ---------------- ------------ -------------------------- ----------------- --------
    /DCT/core core:rlp                   0                        0.00        256442625           
    /DCT/core  main                      1                        0.00        256442625           
    /DCT/core   loop_lmm           8388608                        3.27          8388608           
    /DCT/core   loop_1                 256                        0.00        235471104           
    /DCT/core    loop_2              65536                        0.03        235470848           
    /DCT/core     loop_3            262144                        0.10        117702656           
    /DCT/core      loop_4          1048576                        0.41        117440512           
    /DCT/core       loop_5         8388608                        3.27        109051904           
    /DCT/core        loop_6      100663296                       39.25        100663296           
    /DCT/core       loop_7         7340032                        2.86          7340032           
    /DCT/core     loop_9            262144                        0.10        117702656           
    /DCT/core      loop_10         1048576                        0.41        117440512           
    /DCT/core       loop_11        8388608                        3.27        109051904           
    /DCT/core        loop_12     100663296                       39.25        100663296           
    /DCT/core       loop_13        7340032                        2.86          7340032           
    /DCT/core   loop_out          12582912                        4.91         12582912           
    
  End of Report
