// Seed: 747557798
module module_0 ();
  reg  id_1;
  wire id_2;
  localparam id_3 = 1;
  wire id_4 [-1  &  1 'b0 : 1] id_5;
  reg id_6;
  always @(posedge -1) begin : LABEL_0
    id_1 <= id_3;
    id_6 <= -1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    output wor id_10,
    output supply0 id_11
);
  wire id_13;
  ;
  always @(posedge id_6) force id_2 = -1;
  nand primCall (id_10, id_13, id_3, id_4, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
