# Problem Solution

Create 8 D flip-flops. All DFFs should be triggered by the positive edge of clk.



[Find the verilog Solution](solution_verilog.v)
