// Seed: 1317780364
module module_0 (
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7,
    output id_8
);
  reg id_9;
  type_15(
      0, (1), id_2, 1
  ); type_16(
      id_4, 1, 1, id_2
  );
  assign id_8 = 1;
  logic id_10;
  logic id_11;
  assign id_10 = id_3;
  logic id_12;
  type_20(
      1'b0, id_5, 1'b0
  );
  logic id_13;
  always @(posedge 1)
    if (id_13) id_9 <= id_1;
    else if (id_12) id_4 = id_3;
endmodule
