/**
 * @file isr.hpp
 * @author Keeton Feavel (keetonfeavel@cedarville.edu)
 * @brief Interrupt Service Routine header.
 * @version 0.3
 * @date 2019-11-15
 *
 * @copyright Copyright Keeton Feavel et al (c) 2019
 *
 */

#ifndef PANIX_ISR_HPP
#define PANIX_ISR_HPP

#include <sys/panix.hpp>
#include <arch/arch.hpp>

/**
 * All of the following values are Interrupt Request (IRQ) identifiers
 * These values start at 32 because there are 32 prior values reserved
 * for processor level exceptions. Look at interrupt.s for the ASM on
 * how the IRQs call functions (and how they pass their value to said
 * function). Each Interrupt Request pushes the IRQ value along with
 * their corresponding hardware interrupt value (starting at 32).
 */
#define ISR_Divide_By_Zero  0
#define ISR_DEBUG           1
#define ISR_NON_MASK_INT    2
#define ISR_BREAKPOINT      3
#define ISR_OVERFLOW        4
#define ISR_BOUND_RANGE     5
#define ISR_INVALID_OPCODE  6
#define ISR_DEVICE_UNAVAIL  7
#define ISR_DOUBLE_FAULT    8
#define ISR_COPROCESSOR_SEG 9
#define ISR_INVALID_TSS     10
#define ISR_SEGMENT_MISSING 11
#define ISR_STACK_SEG_FAULT 12
#define ISR_PROTECT_FAULT   13
#define ISR_PAGE_FAULT      14
// Exception 0xF is reserved
#define ISR_FPU_EXCEPTION   15
#define ISR_ALIGNMENT_CHECK 16
#define ISR_MACHINE_CHECK   17
#define ISR_SIMD_FLOATPOINT 18
#define ISR_VIRTUALIZATION  19
// Exceptions 0x15-0x1D are reserved
#define ISR_SECURITY        30
// Exception 0x1F is reserved

#define IRQ0                32
#define IRQ1                33
#define IRQ2                34
#define IRQ3                35
#define IRQ4                36
#define IRQ5                37
#define IRQ6                38
#define IRQ7                39
#define IRQ8                40
#define IRQ9                41
#define IRQ10               42
#define IRQ11               43
#define IRQ12               44
#define IRQ13               45
#define IRQ14               46
#define IRQ15               47

/* Interrupt Service Routines */
extern "C" void isr0();
extern "C" void isr1();
extern "C" void isr2();
extern "C" void isr3();
extern "C" void isr4();
extern "C" void isr5();
extern "C" void isr6();
extern "C" void isr7();
extern "C" void isr8();
extern "C" void isr9();
extern "C" void isr10();
extern "C" void isr11();
extern "C" void isr12();
extern "C" void isr13();
extern "C" void isr14();
extern "C" void isr15();
extern "C" void isr16();
extern "C" void isr17();
extern "C" void isr18();
extern "C" void isr19();
extern "C" void isr20();
extern "C" void isr21();
extern "C" void isr22();
extern "C" void isr23();
extern "C" void isr24();
extern "C" void isr25();
extern "C" void isr26();
extern "C" void isr27();
extern "C" void isr28();
extern "C" void isr29();
extern "C" void isr30();
extern "C" void isr31();
/* Interrupt Requests */
extern "C" void irq0();
extern "C" void irq1();
extern "C" void irq2();
extern "C" void irq3();
extern "C" void irq4();
extern "C" void irq5();
extern "C" void irq6();
extern "C" void irq7();
extern "C" void irq8();
extern "C" void irq9();
extern "C" void irq10();
extern "C" void irq11();
extern "C" void irq12();
extern "C" void irq13();
extern "C" void irq14();
extern "C" void irq15();

/**
 * @brief Disables interrupts.
 *
 */
void px_interrupts_disable();
/**
 * @brief Enables interrupts.
 *
 */
void px_interrupts_enable();
/**
 * @brief
 *
 */
void px_isr_install();
/**
 * @brief Handler for the Interrupt Service Request
 *
 * @param r Register information struct
 */
extern "C" void px_isr_handler(registers_t *t);
/**
 * @brief
 *
 * @param n
 * @param handler
 */
extern "C" void px_register_interrupt_handler(uint8_t n, isr_t handler);
/**
 * @brief
 *
 */
extern "C" void px_irq_handler(registers_t *regs);

#endif /* PANIX_ISR_HPP */