This is not an acive design. These documents were created to allow simultaneous develolpment of Power subsystem schematic and SOC + Peripheral schematic.
