// Seed: 1223846371
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wor id_3 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout tri1 id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout tri id_1;
  assign id_1.id_5 = id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  wire id_9;
  assign id_5 = -1;
  logic [1 'b0 : (  1 'b0 )] id_10 = -1;
endmodule
