<ENTRY>
{
 "thisFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\KhanhTran_Lab1.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "09/10/25 19:52:50",
 "timestampMillis": "1757548370535",
 "buildStep": {
  "cmdId": "96845526-8ae6-4410-a05e-2ff5903d80c9",
  "name": "v++",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\logs\\KhanhTran_Lab1.steps.log",
  "commandLine": "D:/Xilinx_2025/2025.1/Vitis/bin/unwrapped/win64.o/v++.exe  -c --mode hls --config C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\hls_config.cfg --work_dir KhanhTran_Lab1 ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\hls_config.cfg",
   "--work_dir",
   "KhanhTran_Lab1"
  ],
  "iniFiles": [
   {
    "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\hls_config.cfg",
    "content": "part=xc7a35tcpg236-1\n\n[hls]\nflow_target=vivado\npackage.output.format=ip_catalog\npackage.output.syn=false\ntb.file=tb_compute.cpp\nsim.O=0\ncsim.clean=0\ncsim.setup=0\ncsim.code_analyzer=0\nsyn.top=compute\ncosim.setup=1\ncosim.wave_debug=0\nsyn.file=compute_c.cpp"
   }
  ],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/10/25 19:52:50",
 "timestampMillis": "1757548370535",
 "status": {
  "cmdId": "96845526-8ae6-4410-a05e-2ff5903d80c9",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "09/10/25 19:52:53",
 "timestampMillis": "1757548373057",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "compute",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\compute_c.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "09/10/25 19:52:53",
 "timestampMillis": "1757548373058",
 "buildStep": {
  "cmdId": "05739eb0-91b0-4d62-b49a-5926ffd72fec",
  "name": "",
  "logFile": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/10/25 19:52:53",
 "timestampMillis": "1757548373058",
 "status": {
  "cmdId": "05739eb0-91b0-4d62-b49a-5926ffd72fec",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:52:53",
 "timestampMillis": "1757548373058",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\hls\\hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:52:53",
 "timestampMillis": "1757548373059",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\hls\\syn\\report\\csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:52:53",
 "timestampMillis": "1757548373059",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\hls\\syn\\report\\csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:53:05",
 "timestampMillis": "1757548385773",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:53:05",
 "timestampMillis": "1757548385774",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:53:05",
 "timestampMillis": "1757548385774",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/10/25 19:53:05",
 "timestampMillis": "1757548385775",
 "status": {
  "cmdId": "05739eb0-91b0-4d62-b49a-5926ffd72fec",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "09/10/25 19:53:05",
 "timestampMillis": "1757548385840",
 "status": {
  "cmdId": "96845526-8ae6-4410-a05e-2ff5903d80c9",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:53:05",
 "timestampMillis": "1757548385855",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\reports\\v++_compile_KhanhTran_Lab1_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "09/10/25 19:53:05",
 "timestampMillis": "1757548385855",
 "report": {
  "path": "C:/Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab1\\KhanhTran_Lab1\\reports\\.db\\v++_compile_KhanhTran_Lab1_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
