#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+define+' '-lncurses' 'sys_defs.vh' 'test_bench/visual_testbench_pr.v' 'test_bench/mem.v' 'test_bench/pipe_print.c' 'test_bench/visual_c_hooks.c' 'verilog/cdb.v' 'verilog/cdb_one_entry.v' 'verilog/ex_stage.v' 'verilog/id_stage.v' 'verilog/if_stage.v' 'verilog/mult_stage.v' 'verilog/pipe_mult.v' 'verilog/prf.v' 'verilog/prf_one_entry.v' 'verilog/priority_selector.v' 'verilog/processor.v' 'verilog/rat.v' 'verilog/rob.v' 'verilog/rob_one_entry.v' 'verilog/rrat.v' 'verilog/rs.v' 'verilog/rs_one_entry.v' 'verilog/lq_one_entry.v' 'verilog/sq_one_entry.v' 'verilog/lsq.v' 'verilog/icache_controller.v' 'verilog/icachemem.v' 'verilog/icache.v' 'verilog/predictor.v' 'verilog/BTB.v' 'verilog/dcache.v' 'verilog/dcache_mem.v' 'verilog/dcache_controller.v' '+define+SYNTH_TEST' '-o' 'vis_simv' 2>&1
