Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 19 10:32:05 2020
| Host         : DESKTOP-FKURGSP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pipeline_cpu_display_control_sets_placed.rpt
| Design       : pipeline_cpu_display
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           11 |
| No           | No                    | Yes                    |              57 |           21 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |            1512 |          585 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             157 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                       Enable Signal                      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG   |                                                          | cpu/MEM_valid_i_1_n_0                                   |                1 |              1 |
|  sbName/seg7_clk |                                                          | sbName/SS[0]                                            |                1 |              3 |
|  clk_IBUF_BUFG   |                                                          |                                                         |               11 |             14 |
|  clk_IBUF_BUFG   | cpu/IF_module/ID_allow_in0                               | cpu/IF_module/ID_EXE_bus_r_reg[103]                     |                6 |             15 |
|  clk_IBUF_BUFG   | cpu/IF_module/ID_allow_in0                               | cpu/IF_module/ID_EXE_bus_r_reg[119]                     |                5 |             16 |
|  clk_IBUF_BUFG   | cpu/IF_module/next_fetch                                 | sbName/SS[0]                                            |               13 |             30 |
|  clk_IBUF_BUFG   | cpu/MEM_WB_bus_r[33]                                     |                                                         |                7 |             30 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[8][31]_i_1_n_0                          |                                                         |               18 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[9][31]_i_1_n_0                          |                                                         |               22 |             32 |
|  clk_IBUF_BUFG   | cpu/MEM_WB_bus_r[46]                                     |                                                         |               10 |             32 |
|  clk_IBUF_BUFG   | cpu/EXE_module/multiply_module/multiplier                | cpu/EXE_module/multiply_module/multiplicand[63]_i_1_n_0 |               10 |             32 |
|  clk_IBUF_BUFG   | cpu/MEM_WB_bus_r[47]                                     |                                                         |               16 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf                                         |                                                         |               21 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[10][31]_i_1_n_0                         |                                                         |               14 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[11][31]_i_1_n_0                         |                                                         |               10 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[12][31]_i_1_n_0                         |                                                         |               13 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[13][31]_i_1_n_0                         |                                                         |               16 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[14][31]_i_1_n_0                         |                                                         |               15 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[15][31]_i_1_n_0                         |                                                         |               11 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[16][31]_i_1_n_0                         |                                                         |                8 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[17][31]_i_1_n_0                         |                                                         |                7 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[18][31]_i_1_n_0                         |                                                         |               10 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[19][31]_i_1_n_0                         |                                                         |               12 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[1][31]_i_1_n_0                          |                                                         |               10 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[20][31]_i_1_n_0                         |                                                         |                8 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[21][31]_i_1_n_0                         |                                                         |               11 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[22][31]_i_1_n_0                         |                                                         |               18 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[23][31]_i_1_n_0                         |                                                         |               22 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[24][31]_i_1_n_0                         |                                                         |               13 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[25][31]_i_1_n_0                         |                                                         |                9 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[26][31]_i_1_n_0                         |                                                         |                7 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[27][31]_i_1_n_0                         |                                                         |               13 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[28][31]_i_1_n_0                         |                                                         |               12 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[29][31]_i_1_n_0                         |                                                         |               14 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[2][31]_i_1_n_0                          |                                                         |               10 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[30][31]_i_1_n_0                         |                                                         |               20 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[3][31]_i_1_n_0                          |                                                         |                8 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[4][31]_i_1_n_0                          |                                                         |               12 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[5][31]_i_1_n_0                          |                                                         |               17 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[6][31]_i_1_n_0                          |                                                         |               18 |             32 |
|  clk_IBUF_BUFG   | cpu/rf_module/rf[7][31]_i_1_n_0                          |                                                         |                9 |             32 |
|  q_reg[1]        |                                                          | sbName/SS[0]                                            |               20 |             54 |
|  clk_IBUF_BUFG   | cpu/EXE_module/multiply_module/mult_valid                | cpu/EXE_module/multiply_module/product_temp             |               16 |             64 |
|  clk_IBUF_BUFG   | cpu/EXE_module/multiply_module/multiplier                |                                                         |               22 |             64 |
|  clk_IBUF_BUFG   | cpu/IF_module/IF_allow_in0                               |                                                         |               27 |             69 |
|  clk_IBUF_BUFG   | cpu/IF_module/ID_allow_in0                               |                                                         |               29 |             85 |
|  clk_IBUF_BUFG   | cpu/EXE_module/multiply_module/EXE_MEM_bus_r_reg[90]_rep |                                                         |               35 |            103 |
|  clk_IBUF_BUFG   | cpu/MEM_valid                                            |                                                         |               31 |            105 |
+------------------+----------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


