PPA Report for prio_enc_latch_sync
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 8
IO Count: 11
Cell Count: 42

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 949.67 MHz
Reg-to-Reg Critical Path Delay: 0.920 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
