Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sat Oct  7 14:04:07 2023
| Host              : Yeshvanth-Workstation running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file aes128_zynq_interface_wrapper_timing_summary_routed.rpt -pb aes128_zynq_interface_wrapper_timing_summary_routed.pb -rpx aes128_zynq_interface_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : aes128_zynq_interface_wrapper
| Device            : xczu1cg-sbva484
| Speed File        : -1  PRODUCTION 1.30 03-25-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    6           
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.100        0.000                      0                14842        0.013        0.000                      0                14842        3.500        0.000                       0                  6556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.100        0.000                      0                14650        0.013        0.000                      0                14650        3.500        0.000                       0                  6556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.597        0.000                      0                  192        0.176        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.371ns (20.616%)  route 5.279ns (79.384%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.765ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.815     2.886    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X6Y7           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.064 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2__3/O
                         net (fo=64, routed)          1.053     4.116    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[81]
    SLICE_X15Y28         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.214 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g2_b1__21/O
                         net (fo=1, routed)           0.012     4.226    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/inv_sbox_e2/cipher_text_o[81]_i_11
    SLICE_X15Y28         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     4.309 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/inv_sbox_e2/cipher_text_o_reg[81]_i_16/O
                         net (fo=1, routed)           0.432     4.741    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1_n_25
    SLICE_X14Y28         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.923 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/cipher_text_o[81]_i_11/O
                         net (fo=2, routed)           0.308     5.231    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_o[81]
    SLICE_X11Y28         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.295 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[89]_i_10/O
                         net (fo=8, routed)           0.545     5.841    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[89]_i_10_n_0
    SLICE_X10Y36         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.136     5.977 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[124]_i_16/O
                         net (fo=2, routed)           0.343     6.320    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[124]_i_16_n_0
    SLICE_X12Y36         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     6.418 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[124]_i_13/O
                         net (fo=1, routed)           0.293     6.711    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[124]_i_13_n_0
    SLICE_X13Y42         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     6.774 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[124]_i_5/O
                         net (fo=12, routed)          0.490     7.264    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[124]
    SLICE_X12Y35         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     7.432 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[28]_i_7/O
                         net (fo=1, routed)           0.330     7.762    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_0/c3_b/dec_mc_i[2]
    SLICE_X9Y41          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     7.863 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_0/c3_b/cipher_text_o[28]_i_3/O
                         net (fo=1, routed)           0.252     8.115    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc/mul_col_0/c3_mul_b_o[4]
    SLICE_X9Y41          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     8.156 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[28]_i_1/O
                         net (fo=2, routed)           0.336     8.492    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[28]
    SLICE_X14Y41         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     8.555 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[28]_i_1/O
                         net (fo=1, routed)           0.070     8.625    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[28]
    SLICE_X14Y41         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.543    11.710    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X14Y41         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[28]/C
                         clock pessimism              0.164    11.874    
                         clock uncertainty           -0.176    11.698    
    SLICE_X14Y41         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.725    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[28]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 2.103ns (31.819%)  route 4.506ns (68.181%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.765ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.815     2.886    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X6Y7           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.064 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2__3/O
                         net (fo=64, routed)          0.462     3.526    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[81]
    SLICE_X9Y29          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.703 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g2_b6__25/O
                         net (fo=1, routed)           0.024     3.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o[86]_i_14_1
    SLICE_X9Y29          MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089     3.816 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o_reg[94]_i_11/O
                         net (fo=2, routed)           0.193     4.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_119
    SLICE_X8Y29          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.187 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[86]_i_14/O
                         net (fo=3, routed)           0.115     4.302    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i__0[86]
    SLICE_X6Y29          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     4.423 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_12/O
                         net (fo=30, routed)          0.421     4.845    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/sb_i[0]
    SLICE_X8Y21          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     4.935 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/i__i_9/O
                         net (fo=1, routed)           0.250     5.185    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1_n_74
    SLICE_X8Y21          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.300 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/i__i_4__4/O
                         net (fo=2, routed)           0.279     5.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_o[79]
    SLICE_X10Y24         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.659 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_2__1/O
                         net (fo=12, routed)          0.355     6.014    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/mul_col_1/cipher_text_o[112]_i_5_0
    SLICE_X12Y25         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     6.112 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/out/i_/O
                         net (fo=1, routed)           0.083     6.195    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_123
    SLICE_X12Y25         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     6.373 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[112]_i_5/O
                         net (fo=1, routed)           0.473     6.846    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col1_o[24]
    SLICE_X13Y33         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.910 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[112]_i_4/O
                         net (fo=7, routed)           0.234     7.144    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[112]
    SLICE_X11Y33         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     7.308 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[114]_i_11/O
                         net (fo=6, routed)           0.173     7.480    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_1/c2_d/dec_mc_i[0]
    SLICE_X12Y33         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     7.657 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_1/c2_d/cipher_text_o[51]_i_5/O
                         net (fo=1, routed)           0.202     7.859    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc/mul_col_1/c2_mul_d_o[3]
    SLICE_X12Y28         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     7.957 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[51]_i_2/O
                         net (fo=1, routed)           0.207     8.164    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[51]_i_2_n_0
    SLICE_X11Y29         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     8.264 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[51]_i_1/O
                         net (fo=2, routed)           0.160     8.424    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[51]
    SLICE_X10Y28         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     8.524 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[51]_i_1/O
                         net (fo=1, routed)           0.060     8.584    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[51]
    SLICE_X10Y28         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.535    11.702    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y28         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[51]/C
                         clock pessimism              0.164    11.866    
                         clock uncertainty           -0.176    11.690    
    SLICE_X10Y28         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.717    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[51]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.761ns (26.744%)  route 4.824ns (73.256%))
  Logic Levels:           14  (LUT3=4 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.595     2.666    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X8Y18          LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.142     2.808 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2/O
                         net (fo=64, routed)          0.519     3.327    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[57]
    SLICE_X4Y21          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.505 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g3_b6__18/O
                         net (fo=1, routed)           0.207     3.712    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e1/cipher_text_o[46]_i_6
    SLICE_X4Y21          LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.828 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e1/cipher_text_o[46]_i_10/O
                         net (fo=1, routed)           0.307     4.135    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_83
    SLICE_X10Y20         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     4.233 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[46]_i_6/O
                         net (fo=9, routed)           0.118     4.352    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i[62]
    SLICE_X10Y18         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     4.479 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[63]_i_15/O
                         net (fo=32, routed)          0.673     5.151    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e3/sb_i[0]
    SLICE_X1Y19          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     5.250 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e3/cipher_text_o_reg[56]_i_10/O
                         net (fo=2, routed)           0.177     5.428    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_54
    SLICE_X2Y19          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     5.605 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[56]_i_6/O
                         net (fo=8, routed)           0.628     6.232    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[56]_i_6_n_0
    SLICE_X9Y30          LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     6.346 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[57]_i_11/O
                         net (fo=1, routed)           0.051     6.397    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[57]_i_11_n_0
    SLICE_X9Y30          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     6.513 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[57]_i_8/O
                         net (fo=1, routed)           0.108     6.621    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col0_o[9]
    SLICE_X8Y30          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.661 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[57]_i_4/O
                         net (fo=11, routed)          0.426     7.087    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_0/c1_b/ark_o[0]
    SLICE_X11Y42         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     7.167 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_0/c1_b/cipher_text_o[90]_i_6/O
                         net (fo=1, routed)           0.203     7.370    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_374
    SLICE_X11Y42         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     7.517 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[90]_i_2/O
                         net (fo=1, routed)           0.217     7.734    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[90]_i_2_n_0
    SLICE_X10Y41         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     7.852 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[90]_i_1/O
                         net (fo=2, routed)           0.536     8.388    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[90]
    SLICE_X7Y10          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     8.501 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[90]_i_1/O
                         net (fo=1, routed)           0.059     8.560    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[90]
    SLICE_X7Y10          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551    11.718    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X7Y10          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[90]/C
                         clock pessimism              0.164    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X7Y10          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.733    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[90]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.896ns (28.773%)  route 4.694ns (71.227%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.765ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.815     2.886    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X6Y7           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.064 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2__3/O
                         net (fo=64, routed)          0.462     3.526    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[81]
    SLICE_X9Y29          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.703 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g2_b6__25/O
                         net (fo=1, routed)           0.024     3.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o[86]_i_14_1
    SLICE_X9Y29          MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089     3.816 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o_reg[94]_i_11/O
                         net (fo=2, routed)           0.193     4.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_119
    SLICE_X8Y29          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.187 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[86]_i_14/O
                         net (fo=3, routed)           0.115     4.302    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i__0[86]
    SLICE_X6Y29          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     4.423 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_12/O
                         net (fo=30, routed)          0.421     4.845    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/sb_i[0]
    SLICE_X8Y21          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     4.935 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/i__i_9/O
                         net (fo=1, routed)           0.250     5.185    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1_n_74
    SLICE_X8Y21          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.300 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/i__i_4__4/O
                         net (fo=2, routed)           0.279     5.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_o[79]
    SLICE_X10Y24         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.659 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_2__1/O
                         net (fo=12, routed)          0.355     6.014    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/mul_col_1/cipher_text_o[112]_i_5_0
    SLICE_X12Y25         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     6.112 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/out/i_/O
                         net (fo=1, routed)           0.083     6.195    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_123
    SLICE_X12Y25         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     6.373 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[112]_i_5/O
                         net (fo=1, routed)           0.473     6.846    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col1_o[24]
    SLICE_X13Y33         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.910 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[112]_i_4/O
                         net (fo=7, routed)           0.234     7.144    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[112]
    SLICE_X11Y33         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     7.308 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[114]_i_11/O
                         net (fo=6, routed)           0.210     7.517    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc_i[112]
    SLICE_X12Y32         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     7.555 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[48]_i_2/O
                         net (fo=1, routed)           0.261     7.816    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[48]_i_2_n_0
    SLICE_X10Y29         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     7.984 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[48]_i_1/O
                         net (fo=2, routed)           0.458     8.443    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[48]
    SLICE_X10Y5          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     8.505 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[48]_i_1/O
                         net (fo=1, routed)           0.060     8.565    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[48]
    SLICE_X10Y5          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.556    11.723    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y5          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[48]/C
                         clock pessimism              0.164    11.887    
                         clock uncertainty           -0.176    11.711    
    SLICE_X10Y5          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.738    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[48]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 1.844ns (28.051%)  route 4.730ns (71.949%))
  Logic Levels:           14  (LUT3=3 LUT4=3 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.765ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.595     2.666    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X8Y18          LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.142     2.808 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2/O
                         net (fo=64, routed)          0.519     3.327    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[57]
    SLICE_X4Y21          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.505 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g3_b6__18/O
                         net (fo=1, routed)           0.207     3.712    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e1/cipher_text_o[46]_i_6
    SLICE_X4Y21          LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.828 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e1/cipher_text_o[46]_i_10/O
                         net (fo=1, routed)           0.307     4.135    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_83
    SLICE_X10Y20         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     4.233 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[46]_i_6/O
                         net (fo=9, routed)           0.118     4.352    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i[62]
    SLICE_X10Y18         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     4.479 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[63]_i_15/O
                         net (fo=32, routed)          0.673     5.151    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e3/sb_i[0]
    SLICE_X1Y19          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     5.250 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e3/cipher_text_o_reg[56]_i_10/O
                         net (fo=2, routed)           0.177     5.428    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_54
    SLICE_X2Y19          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     5.605 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[56]_i_6/O
                         net (fo=8, routed)           0.522     6.127    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[56]_i_6_n_0
    SLICE_X8Y31          LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     6.304 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[92]_i_17/O
                         net (fo=2, routed)           0.053     6.357    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_0/c1_3/mul_col_0/cipher_text_o[91]_i_7_0
    SLICE_X8Y31          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.134     6.491 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_0/c1_3/cipher_text_o[92]_i_12/O
                         net (fo=1, routed)           0.187     6.678    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/mul_col_0/c1_mul_3_o[4]
    SLICE_X8Y31          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     6.740 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[92]_i_9/O
                         net (fo=1, routed)           0.045     6.785    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col0_o[20]
    SLICE_X8Y31          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.823 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[92]_i_5/O
                         net (fo=12, routed)          0.393     7.216    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_0/c3_d/ark_o[3]
    SLICE_X9Y38          LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     7.305 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_0/c3_d/cipher_text_o[31]_i_4/O
                         net (fo=1, routed)           0.269     7.574    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc/mul_col_0/c3_mul_d_o[7]
    SLICE_X11Y40         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     7.721 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[31]_i_2/O
                         net (fo=1, routed)           0.110     7.831    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc/col0_o[7]
    SLICE_X11Y40         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     7.995 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[31]_i_1/O
                         net (fo=2, routed)           0.554     8.549    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[31]
    SLICE_X11Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.545    11.712    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[31]/C
                         clock pessimism              0.164    11.876    
                         clock uncertainty           -0.176    11.700    
    SLICE_X11Y50         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[31]
  -------------------------------------------------------------------
                         required time                         11.727    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.642ns (25.015%)  route 4.922ns (74.985%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.765ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.595     2.666    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X8Y18          LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.142     2.808 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2/O
                         net (fo=64, routed)          0.519     3.327    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[57]
    SLICE_X4Y21          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.505 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g3_b6__18/O
                         net (fo=1, routed)           0.207     3.712    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e1/cipher_text_o[46]_i_6
    SLICE_X4Y21          LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.828 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e1/cipher_text_o[46]_i_10/O
                         net (fo=1, routed)           0.307     4.135    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_83
    SLICE_X10Y20         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     4.233 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[46]_i_6/O
                         net (fo=9, routed)           0.118     4.352    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i[62]
    SLICE_X10Y18         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     4.479 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[63]_i_15/O
                         net (fo=32, routed)          0.673     5.151    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e3/sb_i[0]
    SLICE_X1Y19          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     5.250 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row2/sbox_e3/cipher_text_o_reg[56]_i_10/O
                         net (fo=2, routed)           0.177     5.428    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_54
    SLICE_X2Y19          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     5.605 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[56]_i_6/O
                         net (fo=8, routed)           0.508     6.113    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[56]_i_6_n_0
    SLICE_X10Y36         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     6.211 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[120]_i_5/O
                         net (fo=1, routed)           0.232     6.443    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col0_o[24]
    SLICE_X12Y40         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     6.506 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[120]_i_4/O
                         net (fo=7, routed)           0.260     6.766    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[120]
    SLICE_X7Y42          LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     6.884 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[122]_i_11/O
                         net (fo=6, routed)           0.456     7.340    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc_i[120]
    SLICE_X9Y42          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     7.491 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[25]_i_2/O
                         net (fo=1, routed)           0.244     7.735    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_0/cipher_text_o[25]_i_2_n_0
    SLICE_X10Y37         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     7.851 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[25]_i_1/O
                         net (fo=2, routed)           0.555     8.406    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[25]
    SLICE_X14Y24         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     8.469 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[25]_i_1/O
                         net (fo=1, routed)           0.070     8.539    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[25]
    SLICE_X14Y24         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.544    11.711    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X14Y24         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[25]/C
                         clock pessimism              0.164    11.875    
                         clock uncertainty           -0.176    11.699    
    SLICE_X14Y24         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.726    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[25]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.003ns (30.597%)  route 4.543ns (69.403%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.765ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.815     2.886    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X6Y7           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.064 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2__3/O
                         net (fo=64, routed)          0.462     3.526    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[81]
    SLICE_X9Y29          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.703 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g2_b6__25/O
                         net (fo=1, routed)           0.024     3.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o[86]_i_14_1
    SLICE_X9Y29          MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089     3.816 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o_reg[94]_i_11/O
                         net (fo=2, routed)           0.193     4.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_119
    SLICE_X8Y29          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.187 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[86]_i_14/O
                         net (fo=3, routed)           0.115     4.302    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i__0[86]
    SLICE_X6Y29          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     4.423 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_12/O
                         net (fo=30, routed)          0.421     4.845    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/sb_i[0]
    SLICE_X8Y21          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     4.935 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/i__i_9/O
                         net (fo=1, routed)           0.250     5.185    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1_n_74
    SLICE_X8Y21          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.300 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/i__i_4__4/O
                         net (fo=2, routed)           0.279     5.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_o[79]
    SLICE_X10Y24         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.659 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_2__1/O
                         net (fo=12, routed)          0.355     6.014    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/mul_col_1/cipher_text_o[112]_i_5_0
    SLICE_X12Y25         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     6.112 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/out/i_/O
                         net (fo=1, routed)           0.083     6.195    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_123
    SLICE_X12Y25         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     6.373 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[112]_i_5/O
                         net (fo=1, routed)           0.473     6.846    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col1_o[24]
    SLICE_X13Y33         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.910 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[112]_i_4/O
                         net (fo=7, routed)           0.234     7.144    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[112]
    SLICE_X11Y33         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     7.308 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[114]_i_11/O
                         net (fo=6, routed)           0.173     7.480    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_1/c2_d/dec_mc_i[0]
    SLICE_X12Y33         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     7.657 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_1/c2_d/cipher_text_o[51]_i_5/O
                         net (fo=1, routed)           0.202     7.859    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc/mul_col_1/c2_mul_d_o[3]
    SLICE_X12Y28         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     7.957 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[51]_i_2/O
                         net (fo=1, routed)           0.207     8.164    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[51]_i_2_n_0
    SLICE_X11Y29         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     8.264 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[51]_i_1/O
                         net (fo=2, routed)           0.257     8.521    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[51]
    SLICE_X10Y28         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.531    11.698    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y28         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[51]/C
                         clock pessimism              0.164    11.862    
                         clock uncertainty           -0.176    11.686    
    SLICE_X10Y28         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.713    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[51]
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 1.933ns (29.599%)  route 4.598ns (70.401%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 11.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.765ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.815     2.886    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X6Y7           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.064 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2__3/O
                         net (fo=64, routed)          0.462     3.526    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[81]
    SLICE_X9Y29          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.703 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g2_b6__25/O
                         net (fo=1, routed)           0.024     3.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o[86]_i_14_1
    SLICE_X9Y29          MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089     3.816 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o_reg[94]_i_11/O
                         net (fo=2, routed)           0.193     4.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_119
    SLICE_X8Y29          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.187 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[86]_i_14/O
                         net (fo=3, routed)           0.115     4.302    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i__0[86]
    SLICE_X6Y29          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     4.423 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_12/O
                         net (fo=30, routed)          0.421     4.845    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/sb_i[0]
    SLICE_X8Y21          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     4.935 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/i__i_9/O
                         net (fo=1, routed)           0.250     5.185    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1_n_74
    SLICE_X8Y21          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.300 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/i__i_4__4/O
                         net (fo=2, routed)           0.279     5.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_o[79]
    SLICE_X10Y24         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.659 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_2__1/O
                         net (fo=12, routed)          0.355     6.014    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/mul_col_1/cipher_text_o[112]_i_5_0
    SLICE_X12Y25         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     6.112 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/out/i_/O
                         net (fo=1, routed)           0.083     6.195    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_123
    SLICE_X12Y25         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     6.373 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[112]_i_5/O
                         net (fo=1, routed)           0.473     6.846    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col1_o[24]
    SLICE_X13Y33         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.910 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[112]_i_4/O
                         net (fo=7, routed)           0.234     7.144    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[112]
    SLICE_X11Y33         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     7.308 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[114]_i_11/O
                         net (fo=6, routed)           0.239     7.547    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc_i[112]
    SLICE_X12Y35         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.726 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[114]_i_3/O
                         net (fo=1, routed)           0.273     7.999    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[114]_i_3_n_0
    SLICE_X13Y34         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     8.062 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[114]_i_1/O
                         net (fo=2, routed)           0.323     8.385    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[114]
    SLICE_X12Y38         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     8.448 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[114]_i_1/O
                         net (fo=1, routed)           0.058     8.506    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[114]
    SLICE_X12Y38         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.526    11.693    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y38         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[114]/C
                         clock pessimism              0.164    11.857    
                         clock uncertainty           -0.176    11.681    
    SLICE_X12Y38         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.708    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[114]
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.870ns (28.500%)  route 4.691ns (71.500%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 11.738 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.765ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.815     2.886    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X6Y7           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.064 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2__3/O
                         net (fo=64, routed)          0.462     3.526    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[81]
    SLICE_X9Y29          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.703 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g2_b6__25/O
                         net (fo=1, routed)           0.024     3.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o[86]_i_14_1
    SLICE_X9Y29          MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089     3.816 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o_reg[94]_i_11/O
                         net (fo=2, routed)           0.193     4.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_119
    SLICE_X8Y29          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.187 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[86]_i_14/O
                         net (fo=3, routed)           0.115     4.302    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i__0[86]
    SLICE_X6Y29          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     4.423 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_12/O
                         net (fo=30, routed)          0.421     4.845    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/sb_i[0]
    SLICE_X8Y21          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     4.935 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/i__i_9/O
                         net (fo=1, routed)           0.250     5.185    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1_n_74
    SLICE_X8Y21          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.300 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/i__i_4__4/O
                         net (fo=2, routed)           0.279     5.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_o[79]
    SLICE_X10Y24         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.659 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_2__1/O
                         net (fo=12, routed)          0.418     6.077    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_2__1_n_0
    SLICE_X13Y28         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     6.254 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[87]_i_3/O
                         net (fo=18, routed)          0.473     6.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[87]
    SLICE_X11Y34         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.790 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[116]_i_10/O
                         net (fo=5, routed)           0.296     7.087    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_1/c3_d/dec_mc_i[5]
    SLICE_X9Y31          LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     7.264 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/dec_mc/mul_col_1/c3_d/cipher_text_o[19]_i_5/O
                         net (fo=1, routed)           0.172     7.436    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc/mul_col_1/c3_mul_d_o[3]
    SLICE_X9Y31          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     7.553 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[19]_i_2/O
                         net (fo=1, routed)           0.115     7.668    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[19]_i_2_n_0
    SLICE_X11Y31         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     7.816 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[19]_i_1/O
                         net (fo=2, routed)           0.599     8.415    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[19]
    SLICE_X15Y17         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.064     8.479 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[19]_i_1/O
                         net (fo=1, routed)           0.058     8.537    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[19]
    SLICE_X15Y17         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.571    11.738    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X15Y17         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[19]/C
                         clock pessimism              0.164    11.902    
                         clock uncertainty           -0.176    11.726    
    SLICE_X15Y17         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.753    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[19]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 1.923ns (29.620%)  route 4.569ns (70.380%))
  Logic Levels:           15  (LUT2=3 LUT3=2 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.846ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.765ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.768     1.975    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y32          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.071 r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1416, routed)        0.815     2.886    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_ctrl_i[2]
    SLICE_X6Y7           LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     3.064 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g0_b0_i_2__3/O
                         net (fo=64, routed)          0.462     3.526    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_i[81]
    SLICE_X9Y29          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.703 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/g2_b6__25/O
                         net (fo=1, routed)           0.024     3.727    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o[86]_i_14_1
    SLICE_X9Y29          MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.089     3.816 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e2/cipher_text_o_reg[94]_i_11/O
                         net (fo=2, routed)           0.193     4.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_119
    SLICE_X8Y29          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.187 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[86]_i_14/O
                         net (fo=3, routed)           0.115     4.302    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sr_i__0[86]
    SLICE_X6Y29          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     4.423 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_12/O
                         net (fo=30, routed)          0.421     4.845    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/sb_i[0]
    SLICE_X8Y21          MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     4.935 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1/sbox_e3/i__i_9/O
                         net (fo=1, routed)           0.250     5.185    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/row1_n_74
    SLICE_X8Y21          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.300 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/sb/i__i_4__4/O
                         net (fo=2, routed)           0.279     5.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/sb_o[79]
    SLICE_X10Y24         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     5.659 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/i__i_2__1/O
                         net (fo=12, routed)          0.355     6.014    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/mul_col_1/cipher_text_o[112]_i_5_0
    SLICE_X12Y25         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     6.112 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds/enc_mc/mul_col_1/c0_3/out/i_/O
                         net (fo=1, routed)           0.083     6.195    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/rounds_n_123
    SLICE_X12Y25         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     6.373 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[112]_i_5/O
                         net (fo=1, routed)           0.473     6.846    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/enc_mc/col1_o[24]
    SLICE_X13Y33         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.910 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[112]_i_4/O
                         net (fo=7, routed)           0.234     7.144    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/ark_o[112]
    SLICE_X11Y33         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     7.308 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[114]_i_11/O
                         net (fo=6, routed)           0.272     7.580    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/dec_mc_i[112]
    SLICE_X12Y36         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     7.680 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[50]_i_2/O
                         net (fo=1, routed)           0.351     8.031    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/mul_col_1/cipher_text_o[50]_i_2_n_0
    SLICE_X10Y29         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     8.111 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o[50]_i_1/O
                         net (fo=2, routed)           0.184     8.294    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_o[50]
    SLICE_X10Y29         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     8.409 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i[50]_i_1/O
                         net (fo=1, routed)           0.058     8.467    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/p_1_in[50]
    SLICE_X10Y29         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.530    11.697    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y29         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[50]/C
                         clock pessimism              0.164    11.861    
                         clock uncertainty           -0.176    11.685    
    SLICE_X10Y29         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.712    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/state_i_reg[50]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  3.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.337%)  route 0.040ns (50.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.489ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.048 r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/Q
                         net (fo=8, routed)           0.040     1.088    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[19]
    SLICE_X2Y51          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.026     1.164    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y51          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]/C
                         clock pessimism             -0.137     1.028    
    SLICE_X2Y51          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.075    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.070ns (26.220%)  route 0.197ns (73.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.575ns (routing 0.765ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.846ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.575     1.742    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X8Y86          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.812 r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/Q
                         net (fo=3, routed)           0.197     2.009    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIA0
    SLICE_X5Y86          RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.875     2.082    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y86          RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.169     1.913    
    SLICE_X5Y86          RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     1.992    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.069ns (34.188%)  route 0.133ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.586ns (routing 0.765ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.846ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.586     1.753    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X0Y74          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.822 r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[9]/Q
                         net (fo=2, routed)           0.133     1.955    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[9]
    SLICE_X1Y74          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.844     2.051    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X1Y74          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/C
                         clock pessimism             -0.169     1.882    
    SLICE_X1Y74          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     1.935    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/access_fit_mi_side_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.070ns (32.358%)  route 0.146ns (67.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.553ns (routing 0.765ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.846ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.553     1.720    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X2Y12          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/access_fit_mi_side_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.790 r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/access_fit_mi_side_q_reg/Q
                         net (fo=17, routed)          0.146     1.936    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIG0
    SLICE_X1Y9           RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.851     2.058    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X1Y9           RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/CLK
                         clock pessimism             -0.223     1.835    
    SLICE_X1Y9           RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.917    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.892ns (routing 0.432ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.489ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.892     1.003    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y36          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.042 r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.034     1.076    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0
    SLICE_X6Y36          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.022     1.160    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y36          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                         clock pessimism             -0.151     1.009    
    SLICE_X6Y36          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.056    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.072ns (25.665%)  route 0.209ns (74.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.551ns (routing 0.765ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.846ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551     1.718    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X0Y6           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.790 r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[2]/Q
                         net (fo=2, routed)           0.209     1.999    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIB0
    SLICE_X1Y6           RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.853     2.060    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X1Y6           RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.164     1.896    
    SLICE_X1Y6           RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.978    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/axi_gpio_qword1_i/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword1_i/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.882ns (routing 0.432ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.489ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.882     0.993    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/s_axi_aclk
    SLICE_X4Y30          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.031 r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.081     1.112    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[28]
    SLICE_X4Y29          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.014     1.152    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y29          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.108     1.044    
    SLICE_X4Y29          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.091    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (52.106%)  route 0.036ns (47.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.896ns (routing 0.432ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.489ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.896     1.007    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y7           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.046 r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.036     1.081    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[3]
    SLICE_X0Y7           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.024     1.162    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y7           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.150     1.013    
    SLICE_X0Y7           FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.060    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.053ns (41.162%)  route 0.076ns (58.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.892ns (routing 0.432ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.489ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.892     1.003    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.042 r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.055     1.096    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X4Y0           LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     1.110 r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1/O
                         net (fo=1, routed)           0.021     1.131    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1_n_0
    SLICE_X4Y0           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.031     1.169    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y0           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.108     1.061    
    SLICE_X4Y0           FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.107    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.073ns (25.242%)  route 0.216ns (74.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.545ns (routing 0.765ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.846ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.545     1.712    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X0Y10          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.785 r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.216     2.001    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB0
    SLICE_X1Y9           RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.851     2.058    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X1Y9           RAMD32                                       r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.164     1.894    
    SLICE_X1Y9           RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.976    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X4Y38  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.765ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.547    11.714    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.164    11.878    
                         clock uncertainty           -0.176    11.702    
    SLICE_X0Y2           FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.072    11.630    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.765ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.547    11.714    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.164    11.878    
                         clock uncertainty           -0.176    11.702    
    SLICE_X0Y2           FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.630    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.765ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.547    11.714    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.164    11.878    
                         clock uncertainty           -0.176    11.702    
    SLICE_X0Y2           FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    11.630    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.765ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.547    11.714    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.164    11.878    
                         clock uncertainty           -0.176    11.702    
    SLICE_X0Y2           FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    11.630    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.765ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.547    11.714    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.164    11.878    
                         clock uncertainty           -0.176    11.702    
    SLICE_X0Y2           FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    11.630    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y2           FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551    11.718    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y2           FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.164    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X0Y2           FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.072    11.634    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551    11.718    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.164    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X0Y2           FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    11.634    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551    11.718    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.164    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X0Y2           FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    11.634    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551    11.718    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.164    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X0Y2           FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    11.634    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.241ns (23.857%)  route 0.769ns (76.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.816ns (routing 0.846ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.816     2.023    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y1           FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.117 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.238     2.355    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y1           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.502 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.531     3.033    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y2           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551    11.718    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y2           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.164    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X0Y2           FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    11.634    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  8.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.054ns (30.907%)  route 0.121ns (69.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.893ns (routing 0.432ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.489ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.893     1.004    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y3           FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.044 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.096    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y4           LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.110 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.069     1.178    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y4           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.021     1.159    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y4           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.137     1.022    
    SLICE_X0Y4           FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.002    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.054ns (30.907%)  route 0.121ns (69.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.893ns (routing 0.432ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.489ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.893     1.004    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y3           FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.044 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.096    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y4           LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.110 f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.069     1.178    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y4           FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.021     1.159    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y4           FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.137     1.022    
    SLICE_X0Y4           FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.002    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.062ns (25.729%)  route 0.179ns (74.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.908ns (routing 0.432ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.489ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.908     1.019    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.059 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.083     1.142    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y77          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.164 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.260    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y77          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.050     1.188    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y77          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.110     1.078    
    SLICE_X6Y77          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.058    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.592%)  route 0.108ns (52.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.921ns (routing 0.432ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.489ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.921     1.032    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y69          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.071 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.104    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y69          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.163 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.074     1.237    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y69          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.057     1.195    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y69          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.146     1.049    
    SLICE_X8Y69          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.029    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.592%)  route 0.108ns (52.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.921ns (routing 0.432ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.489ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.921     1.032    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y69          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.071 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.104    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y69          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.163 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.074     1.237    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y69          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.057     1.195    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y69          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.146     1.049    
    SLICE_X8Y69          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.029    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.592%)  route 0.108ns (52.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.921ns (routing 0.432ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.489ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.921     1.032    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y69          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.071 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.104    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y69          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.163 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.074     1.237    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y69          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.057     1.195    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y69          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.146     1.049    
    SLICE_X7Y69          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.029    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.592%)  route 0.108ns (52.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.921ns (routing 0.432ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.489ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.921     1.032    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y69          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.071 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.104    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y69          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.163 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.074     1.237    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y69          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.057     1.195    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y69          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.146     1.049    
    SLICE_X7Y69          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.029    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.592%)  route 0.108ns (52.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.921ns (routing 0.432ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.489ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.921     1.032    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y69          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.071 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.104    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y69          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.163 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.074     1.237    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y69          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.053     1.191    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y69          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.146     1.045    
    SLICE_X8Y69          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.025    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.592%)  route 0.108ns (52.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.921ns (routing 0.432ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.489ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.921     1.032    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y69          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.071 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.104    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y69          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.163 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.074     1.237    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y69          FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.053     1.191    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y69          FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.146     1.045    
    SLICE_X8Y69          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.025    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.098ns (47.592%)  route 0.108ns (52.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.921ns (routing 0.432ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.489ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.921     1.032    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y69          FDRE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.071 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.104    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y69          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.163 f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.074     1.237    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y69          FDCE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.053     1.191    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y69          FDCE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.146     1.045    
    SLICE_X8Y69          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.025    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.213    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 0.177ns (7.610%)  route 2.149ns (92.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.566ns (routing 0.765ns, distribution 0.801ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.738     1.738    aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y4           LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.915 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.411     2.326    aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y2           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.566     1.733    aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.059ns (5.767%)  route 0.964ns (94.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.038ns (routing 0.489ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.810     0.810    aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y4           LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     0.869 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.154     1.023    aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y2           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.038     1.176    aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.138ns  (logic 0.093ns (4.350%)  route 2.045ns (95.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.765ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         2.045     4.147    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y82          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.582     1.749    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y82          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.138ns  (logic 0.093ns (4.350%)  route 2.045ns (95.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.765ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         2.045     4.147    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y82          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.582     1.749    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y82          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 0.093ns (4.378%)  route 2.031ns (95.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.765ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         2.031     4.133    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y69          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.576     1.743    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y69          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.124ns  (logic 0.093ns (4.378%)  route 2.031ns (95.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.765ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         2.031     4.133    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y69          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.576     1.743    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y69          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.122ns  (logic 0.093ns (4.383%)  route 2.029ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.765ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         2.029     4.131    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y75          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.573     1.740    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.122ns  (logic 0.093ns (4.383%)  route 2.029ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.765ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         2.029     4.131    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y75          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.573     1.740    aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.582ns  (logic 0.093ns (5.880%)  route 1.489ns (94.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.765ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         1.489     3.591    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y3           FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.547     1.714    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y3           FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.582ns  (logic 0.093ns (5.880%)  route 1.489ns (94.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.765ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         1.489     3.591    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y3           FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.547     1.714    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y3           FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.577ns  (logic 0.093ns (5.898%)  route 1.484ns (94.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.765ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         1.484     3.586    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y39          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.545     1.712    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y39          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.577ns  (logic 0.093ns (5.898%)  route 1.484ns (94.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.802ns (routing 0.846ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.765ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.802     2.009    aes128_zynq_interface_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X5Y1           FDRE                                         r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.102 r  aes128_zynq_interface_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=778, routed)         1.484     3.586    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y39          FDPE                                         f  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.545     1.712    aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y39          FDPE                                         r  aes128_zynq_interface_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.432ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.489ns, distribution 0.534ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.894     1.005    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X7Y46          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.044 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[63]/Q
                         net (fo=1, routed)           0.033     1.077    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X7Y46          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.023     1.161    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X7Y46          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.432ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.489ns, distribution 0.516ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.882     0.993    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y34         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.032 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[126]/Q
                         net (fo=1, routed)           0.052     1.084    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X12Y34         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.005     1.143    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y34         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.883ns (routing 0.432ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.489ns, distribution 0.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.883     0.994    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X3Y31          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.033 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[78]/Q
                         net (fo=1, routed)           0.052     1.085    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X3Y31          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.006     1.144    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X3Y31          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.432ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.489ns, distribution 0.519ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.884     0.995    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y24         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.034 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[18]/Q
                         net (fo=1, routed)           0.052     1.086    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X11Y24         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.008     1.146    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y24         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_ready_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.432ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.489ns, distribution 0.536ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.894     1.005    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X5Y27          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_ready_o_reg/Q
                         net (fo=2, routed)           0.042     1.086    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X5Y27          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.025     1.163    aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X5Y27          FDRE                                         r  aes128_zynq_interface_i/axi_gpio_ctrl_stat/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.432ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.489ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.887     0.998    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X13Y25         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.037 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[16]/Q
                         net (fo=1, routed)           0.052     1.089    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X13Y25         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.010     1.148    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X13Y25         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.432ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.489ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.888     0.999    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y31         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.038 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[83]/Q
                         net (fo=1, routed)           0.052     1.090    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[19]
    SLICE_X10Y31         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.013     1.151    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y31         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.432ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.489ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.888     0.999    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y39         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.038 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[49]/Q
                         net (fo=1, routed)           0.052     1.090    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[17]
    SLICE_X11Y39         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.013     1.151    aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword2_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.889ns (routing 0.432ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.489ns, distribution 0.525ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.889     1.000    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y32         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.039 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[82]/Q
                         net (fo=1, routed)           0.052     1.091    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X10Y32         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.014     1.152    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y32         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.432ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.489ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.890     1.001    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y36         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.040 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/cipher_text_o_reg[114]/Q
                         net (fo=1, routed)           0.052     1.092    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[18]
    SLICE_X12Y36         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.016     1.154    aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  aes128_zynq_interface_i/axi_gpio_qword1_i/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.080ns  (logic 0.230ns (21.303%)  route 0.850ns (78.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.846ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.778     1.985    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.081 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/Q
                         net (fo=22, routed)          0.498     2.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[3]
    SLICE_X11Y48         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     2.713 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]_i_1/O
                         net (fo=1, routed)           0.352     3.065    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.212ns (21.293%)  route 0.784ns (78.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.846ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.778     1.985    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.081 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/Q
                         net (fo=22, routed)          0.447     2.528    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[3]
    SLICE_X10Y48         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.644 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]_i_1/O
                         net (fo=1, routed)           0.337     2.981    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]_i_1_n_0
    SLICE_X12Y49         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.860ns  (logic 0.298ns (34.670%)  route 0.562ns (65.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.846ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.784     1.991    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.087 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/Q
                         net (fo=23, routed)          0.218     2.305    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[2]
    SLICE_X12Y48         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     2.507 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]_i_1/O
                         net (fo=1, routed)           0.344     2.851    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]_i_1_n_0
    SLICE_X12Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.768ns  (logic 0.212ns (27.617%)  route 0.556ns (72.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.846ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.778     1.985    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.081 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/Q
                         net (fo=22, routed)          0.498     2.579    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[3]
    SLICE_X11Y48         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.695 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]_i_1/O
                         net (fo=1, routed)           0.058     2.753    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]_i_1_n_0
    SLICE_X11Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.726ns  (logic 0.211ns (29.066%)  route 0.515ns (70.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.846ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.785     1.992    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.089 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/Q
                         net (fo=28, routed)          0.269     2.358    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[1]
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     2.472 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_1/O
                         net (fo=1, routed)           0.246     2.718    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_1_n_0
    SLICE_X11Y47         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.699ns  (logic 0.230ns (32.921%)  route 0.469ns (67.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.846ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.778     1.985    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.081 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/Q
                         net (fo=22, routed)          0.447     2.528    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[3]
    SLICE_X10Y48         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.134     2.662 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]_i_1/O
                         net (fo=1, routed)           0.022     2.684    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.687ns  (logic 0.273ns (39.765%)  route 0.414ns (60.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.846ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.784     1.991    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.087 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/Q
                         net (fo=23, routed)          0.218     2.305    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[2]
    SLICE_X12Y48         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.482 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]_i_1/O
                         net (fo=1, routed)           0.196     2.678    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]_i_1_n_0
    SLICE_X12Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.652ns  (logic 0.270ns (41.407%)  route 0.382ns (58.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.846ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.778     1.985    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.081 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/Q
                         net (fo=22, routed)          0.197     2.278    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[3]
    SLICE_X10Y49         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     2.452 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]_i_1/O
                         net (fo=1, routed)           0.185     2.637    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]_i_1_n_0
    SLICE_X11Y49         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.171ns  (logic 0.071ns (41.595%)  route 0.100ns (58.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.048 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/Q
                         net (fo=28, routed)          0.094     1.141    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[1]
    SLICE_X10Y48         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     1.173 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]_i_1/O
                         net (fo=1, routed)           0.006     1.179    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.062ns (31.969%)  route 0.132ns (68.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.048 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/Q
                         net (fo=23, routed)          0.117     1.165    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[2]
    SLICE_X11Y48         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.188 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]_i_1/O
                         net (fo=1, routed)           0.015     1.203    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]_i_1_n_0
    SLICE_X11Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.080ns (38.290%)  route 0.129ns (61.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.048 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/Q
                         net (fo=23, routed)          0.066     1.114    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[2]
    SLICE_X10Y49         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.155 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]_i_1/O
                         net (fo=1, routed)           0.063     1.218    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]_i_1_n_0
    SLICE_X11Y49         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.062ns (25.228%)  route 0.184ns (74.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.048 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/Q
                         net (fo=28, routed)          0.120     1.167    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[1]
    SLICE_X12Y48         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.190 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]_i_1/O
                         net (fo=1, routed)           0.064     1.254    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]_i_1_n_0
    SLICE_X12Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.098ns (38.531%)  route 0.156ns (61.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.432ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.894     1.005    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.044 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[3]/Q
                         net (fo=22, routed)          0.068     1.112    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[3]
    SLICE_X11Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.171 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_1/O
                         net (fo=1, routed)           0.088     1.259    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_1_n_0
    SLICE_X11Y47         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.074ns (25.111%)  route 0.221ns (74.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.048 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/Q
                         net (fo=28, routed)          0.094     1.141    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[1]
    SLICE_X10Y48         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.176 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]_i_1/O
                         net (fo=1, routed)           0.127     1.303    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]_i_1_n_0
    SLICE_X12Y49         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.060ns (19.062%)  route 0.255ns (80.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.048 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[1]/Q
                         net (fo=28, routed)          0.120     1.167    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[1]
    SLICE_X12Y48         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     1.188 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]_i_1/O
                         net (fo=1, routed)           0.135     1.323    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]_i_1_n_0
    SLICE_X12Y48         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.059ns (18.557%)  route 0.259ns (81.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.432ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        0.898     1.009    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.048 f  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_round_num_reg[2]/Q
                         net (fo=23, routed)          0.117     1.165    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]_i_2_0[2]
    SLICE_X11Y48         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     1.185 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]_i_1/O
                         net (fo=1, routed)           0.142     1.327    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           384 Endpoints
Min Delay           384 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[4][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.163ns  (logic 0.416ns (13.153%)  route 2.747ns (86.847%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.555ns (routing 0.765ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
    SLICE_X11Y48         LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/Q
                         net (fo=1, routed)           0.268     0.417    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[28]
    SLICE_X11Y48         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     0.566 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][124]_i_1/O
                         net (fo=17, routed)          1.623     2.189    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[28]
    SLICE_X11Y27         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     2.307 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][108]_i_1/O
                         net (fo=10, routed)          0.855     3.163    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[108]
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[4][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.555     1.722    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[4][108]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[7][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.066ns  (logic 0.416ns (13.569%)  route 2.650ns (86.431%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.555ns (routing 0.765ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
    SLICE_X11Y48         LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/Q
                         net (fo=1, routed)           0.268     0.417    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[28]
    SLICE_X11Y48         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     0.566 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][124]_i_1/O
                         net (fo=17, routed)          1.623     2.189    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[28]
    SLICE_X11Y27         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     2.307 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][108]_i_1/O
                         net (fo=10, routed)          0.758     3.066    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[108]
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[7][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.555     1.722    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[7][108]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[5][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.050ns  (logic 0.416ns (13.641%)  route 2.634ns (86.359%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
    SLICE_X11Y48         LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/Q
                         net (fo=1, routed)           0.268     0.417    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[28]
    SLICE_X11Y48         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     0.566 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][124]_i_1/O
                         net (fo=17, routed)          1.623     2.189    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[28]
    SLICE_X11Y27         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     2.307 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][108]_i_1/O
                         net (fo=10, routed)          0.742     3.050    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[108]
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[5][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551     1.718    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[5][108]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[4][119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 0.454ns (14.973%)  route 2.578ns (85.027%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.765ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
    SLICE_X11Y47         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/Q
                         net (fo=1, routed)           0.110     0.259    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[31]
    SLICE_X11Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     0.359 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][127]_i_2/O
                         net (fo=17, routed)          1.147     1.506    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[31]
    SLICE_X10Y24         LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     1.711 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][119]_i_1/O
                         net (fo=10, routed)          1.321     3.032    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[119]
    SLICE_X15Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[4][119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.571     1.738    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X15Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[4][119]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[2][119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 0.454ns (15.049%)  route 2.563ns (84.951%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.765ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
    SLICE_X11Y47         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/Q
                         net (fo=1, routed)           0.110     0.259    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[31]
    SLICE_X11Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     0.359 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][127]_i_2/O
                         net (fo=17, routed)          1.147     1.506    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[31]
    SLICE_X10Y24         LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     1.711 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][119]_i_1/O
                         net (fo=10, routed)          1.306     3.017    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[119]
    SLICE_X16Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[2][119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.575     1.742    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X16Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[2][119]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[0][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 0.398ns (13.194%)  route 2.619ns (86.806%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.765ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
    SLICE_X11Y48         LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/Q
                         net (fo=1, routed)           0.268     0.417    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[28]
    SLICE_X11Y48         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     0.566 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][124]_i_1/O
                         net (fo=17, routed)          1.623     2.189    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[28]
    SLICE_X11Y27         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.289 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[0][108]_i_1/O
                         net (fo=2, routed)           0.727     3.017    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_i[108]
    SLICE_X11Y16         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[0][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.534     1.701    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y16         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[0][108]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[6][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.005ns  (logic 0.416ns (13.845%)  route 2.589ns (86.155%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.551ns (routing 0.765ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/G
    SLICE_X11Y48         LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[4]/Q
                         net (fo=1, routed)           0.268     0.417    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[28]
    SLICE_X11Y48         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     0.566 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][124]_i_1/O
                         net (fo=17, routed)          1.623     2.189    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[28]
    SLICE_X11Y27         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.118     2.307 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][108]_i_1/O
                         net (fo=10, routed)          0.697     3.005    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[108]
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[6][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.551     1.718    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y3          FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[6][108]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[8][119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 0.454ns (15.175%)  route 2.538ns (84.825%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.765ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
    SLICE_X11Y47         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/Q
                         net (fo=1, routed)           0.110     0.259    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[31]
    SLICE_X11Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     0.359 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][127]_i_2/O
                         net (fo=17, routed)          1.147     1.506    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[31]
    SLICE_X10Y24         LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     1.711 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][119]_i_1/O
                         net (fo=10, routed)          1.281     2.992    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[119]
    SLICE_X16Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[8][119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.575     1.742    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X16Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[8][119]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.454ns (15.496%)  route 2.476ns (84.504%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.573ns (routing 0.765ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
    SLICE_X11Y47         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/Q
                         net (fo=1, routed)           0.110     0.259    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[31]
    SLICE_X11Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     0.359 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][127]_i_2/O
                         net (fo=17, routed)          1.147     1.506    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[31]
    SLICE_X10Y24         LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     1.711 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][119]_i_1/O
                         net (fo=10, routed)          1.219     2.930    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[119]
    SLICE_X16Y40         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.573     1.740    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X16Y40         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][119]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[3][119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 0.454ns (15.531%)  route 2.469ns (84.469%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.575ns (routing 0.765ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
    SLICE_X11Y47         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/Q
                         net (fo=1, routed)           0.110     0.259    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[31]
    SLICE_X11Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     0.359 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][127]_i_2/O
                         net (fo=17, routed)          1.147     1.506    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/D[31]
    SLICE_X10Y24         LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.205     1.711 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][119]_i_1/O
                         net (fo=10, routed)          1.212     2.923    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[119]
    SLICE_X16Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[3][119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.575     1.742    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X16Y42         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[3][119]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[8][122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.082ns (36.069%)  route 0.145ns (63.931%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.024ns (routing 0.489ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
    SLICE_X10Y47         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/Q
                         net (fo=1, routed)           0.024     0.083    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[26]
    SLICE_X10Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.106 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][122]_i_1/O
                         net (fo=17, routed)          0.121     0.227    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[122]
    SLICE_X10Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[8][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.024     1.162    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[8][122]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[9][121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.082ns (35.246%)  route 0.151ns (64.754%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.489ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/G
    SLICE_X12Y48         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/Q
                         net (fo=1, routed)           0.024     0.084    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[25]
    SLICE_X12Y48         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     0.106 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][121]_i_1/O
                         net (fo=17, routed)          0.127     0.233    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[121]
    SLICE_X12Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[9][121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.023     1.161    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X12Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[9][121]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[9][120]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.096ns (39.831%)  route 0.145ns (60.169%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.027ns (routing 0.489ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/G
    SLICE_X11Y49         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/Q
                         net (fo=1, routed)           0.051     0.111    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[24]
    SLICE_X11Y49         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.147 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][120]_i_1/O
                         net (fo=17, routed)          0.094     0.241    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[120]
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[9][120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.027     1.165    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[9][120]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[10][127]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.096ns (39.084%)  route 0.150ns (60.916%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.489ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/G
    SLICE_X11Y47         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[7]/Q
                         net (fo=1, routed)           0.051     0.111    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[31]
    SLICE_X11Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.147 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][127]_i_2/O
                         net (fo=17, routed)          0.099     0.246    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[127]
    SLICE_X11Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[10][127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.018     1.156    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y50         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[10][127]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[2][122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.082ns (32.665%)  route 0.169ns (67.335%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.489ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
    SLICE_X10Y47         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/Q
                         net (fo=1, routed)           0.024     0.083    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[26]
    SLICE_X10Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.106 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][122]_i_1/O
                         net (fo=17, routed)          0.145     0.251    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[122]
    SLICE_X11Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[2][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.023     1.161    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[2][122]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[5][122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.082ns (32.193%)  route 0.173ns (67.807%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.025ns (routing 0.489ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
    SLICE_X10Y47         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/Q
                         net (fo=1, routed)           0.024     0.083    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[26]
    SLICE_X10Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.106 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][122]_i_1/O
                         net (fo=17, routed)          0.149     0.255    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[122]
    SLICE_X10Y54         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[5][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.025     1.163    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X10Y54         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[5][122]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][120]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.096ns (37.645%)  route 0.159ns (62.355%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.027ns (routing 0.489ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/G
    SLICE_X11Y49         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[0]/Q
                         net (fo=1, routed)           0.051     0.111    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[24]
    SLICE_X11Y49         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.147 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][120]_i_1/O
                         net (fo=17, routed)          0.108     0.255    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[120]
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.027     1.165    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y51         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][120]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.082ns (30.016%)  route 0.191ns (69.984%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.027ns (routing 0.489ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
    SLICE_X10Y47         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/Q
                         net (fo=1, routed)           0.024     0.083    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[26]
    SLICE_X10Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.106 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][122]_i_1/O
                         net (fo=17, routed)          0.167     0.273    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[122]
    SLICE_X11Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.027     1.165    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[1][122]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[6][121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.082ns (29.824%)  route 0.193ns (70.176%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.024ns (routing 0.489ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/G
    SLICE_X12Y48         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[1]/Q
                         net (fo=1, routed)           0.024     0.084    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[25]
    SLICE_X12Y48         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     0.106 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][121]_i_1/O
                         net (fo=17, routed)          0.169     0.275    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[121]
    SLICE_X11Y53         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[6][121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.024     1.162    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y53         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[6][121]/C

Slack:                    inf
  Source:                 aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[3][122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.082ns (29.387%)  route 0.197ns (70.613%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.489ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/G
    SLICE_X10Y47         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/out_reg[2]/Q
                         net (fo=1, routed)           0.024     0.083    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/p_0_in3_in[26]
    SLICE_X10Y47         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.106 r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_rounds/rcon_sub/round_keys[10][122]_i_1/O
                         net (fo=17, routed)          0.173     0.279    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/key_schedule_o[122]
    SLICE_X11Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[3][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  aes128_zynq_interface_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6556, routed)        1.023     1.161    aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/aes128_clk_i
    SLICE_X11Y52         FDRE                                         r  aes128_zynq_interface_i/aes128_wrapper_0/inst/aes128_core/round_keys_reg[3][122]/C





