#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 20 13:33:51 2023
# Process ID: 8036
# Current directory: H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1
# Command line: vivado.exe -log design_1_aizheun_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_aizheun_0_0.tcl
# Log file: H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1/design_1_aizheun_0_0.vds
# Journal file: H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_aizheun_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.cache/ip 
Command: synth_design -top design_1_aizheun_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6644
WARNING: [Synth 8-1958] event expressions must result in a singular type [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_axi_lite_interface_verilog.v:271]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_aizheun_0_0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/synth/design_1_aizheun_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'aizheun' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:3534]
INFO: [Synth 8-638] synthesizing module 'aizheun_axi_lite_interface' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:284]
INFO: [Synth 8-3491] module 'aizheun_axi_lite_interface_verilog' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'aizheun_axi_lite_interface_verilog' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:316]
INFO: [Synth 8-6157] synthesizing module 'aizheun_axi_lite_interface_verilog' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_axi_lite_interface_verilog.v:38]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_NUM_OFFSETS bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter ADDR_MSB bound to: 5 - type: integer 
	Parameter DEC_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aizheun_axi_lite_interface_verilog' (1#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'aizheun_axi_lite_interface' (2#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:284]
INFO: [Synth 8-638] synthesizing module 'aizheun_default_clock_driver' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:3491]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (3#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (4#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (5#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'aizheun_default_clock_driver' (6#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:3491]
INFO: [Synth 8-638] synthesizing module 'aizheun_struct' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2893]
INFO: [Synth 8-638] synthesizing module 'aizheun_aizawa_derivatives1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:248]
INFO: [Synth 8-638] synthesizing module 'aizheun_cube_6_delays_1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:14]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlmult' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:988]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i6 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i6' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i6/synth/aizheun_mult_gen_v12_0_i6.vhd:59' bound to instance 'core_instance0' of component 'aizheun_mult_gen_v12_0_i6' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i6' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i6/synth/aizheun_mult_gen_v12_0_i6.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i6/synth/aizheun_mult_gen_v12_0_i6.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i6/synth/aizheun_mult_gen_v12_0_i6.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i6/synth/aizheun_mult_gen_v12_0_i6.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i6' (12#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i6/synth/aizheun_mult_gen_v12_0_i6.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlmult' (13#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:988]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e' (14#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg' (15#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay' (16#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'aizheun_cube_6_delays_1' (17#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:14]
INFO: [Synth 8-638] synthesizing module 'aizheun_cube_6_delays_2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'aizheun_cube_6_delays_2' (18#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:129]
INFO: [Synth 8-638] synthesizing module 'aizheun_xladdsub' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:438]
	Parameter core_name0 bound to: aizheun_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 24 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_c_addsub_v12_0_i0' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i0/synth/aizheun_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'aizheun_c_addsub_v12_0_i0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:523]
INFO: [Synth 8-638] synthesizing module 'aizheun_c_addsub_v12_0_i0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i0/synth/aizheun_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 33 - type: integer 
	Parameter C_B_WIDTH bound to: 33 - type: integer 
	Parameter C_OUT_WIDTH bound to: 33 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i0/synth/aizheun_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'aizheun_c_addsub_v12_0_i0' (25#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i0/synth/aizheun_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xladdsub' (26#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:438]
INFO: [Synth 8-638] synthesizing module 'aizheun_xladdsub__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:438]
	Parameter core_name0 bound to: aizheun_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 24 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_c_addsub_v12_0_i1' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i1/synth/aizheun_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'aizheun_c_addsub_v12_0_i1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:534]
INFO: [Synth 8-638] synthesizing module 'aizheun_c_addsub_v12_0_i1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i1/synth/aizheun_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 33 - type: integer 
	Parameter C_B_WIDTH bound to: 33 - type: integer 
	Parameter C_OUT_WIDTH bound to: 33 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i1/synth/aizheun_c_addsub_v12_0_i1.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'aizheun_c_addsub_v12_0_i1' (27#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i1/synth/aizheun_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xladdsub__parameterized0' (27#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:438]
INFO: [Synth 8-638] synthesizing module 'aizheun_xladdsub__parameterized1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:438]
	Parameter core_name0 bound to: aizheun_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 16 - type: integer 
	Parameter a_bin_pt bound to: 12 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 33 - type: integer 
	Parameter s_bin_pt bound to: 24 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_c_addsub_v12_0_i0' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_c_addsub_v12_0_i0/synth/aizheun_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'aizheun_c_addsub_v12_0_i0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:523]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xladdsub__parameterized1' (27#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:438]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlcmult' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i1 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i1' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i1/synth/aizheun_mult_gen_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'aizheun_mult_gen_v12_0_i1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:813]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i1/synth/aizheun_mult_gen_v12_0_i1.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i1/synth/aizheun_mult_gen_v12_0_i1.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i1/synth/aizheun_mult_gen_v12_0_i1.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 24 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 111100110011001100110011 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i1/synth/aizheun_mult_gen_v12_0_i1.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i1' (33#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i1/synth/aizheun_mult_gen_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlcmult' (34#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlcmult__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i2' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i2/synth/aizheun_mult_gen_v12_0_i2.vhd:59' bound to instance 'core_instance2' of component 'aizheun_mult_gen_v12_0_i2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:824]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i2/synth/aizheun_mult_gen_v12_0_i2.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i2/synth/aizheun_mult_gen_v12_0_i2.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i2/synth/aizheun_mult_gen_v12_0_i2.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 26 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 11100000000000000000000000 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i2/synth/aizheun_mult_gen_v12_0_i2.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i2' (35#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i2/synth/aizheun_mult_gen_v12_0_i2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlcmult__parameterized0' (35#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlcmult__parameterized1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i3 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i3' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i3/synth/aizheun_mult_gen_v12_0_i3.vhd:59' bound to instance 'core_instance3' of component 'aizheun_mult_gen_v12_0_i3' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:835]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i3' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i3/synth/aizheun_mult_gen_v12_0_i3.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i3/synth/aizheun_mult_gen_v12_0_i3.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i3/synth/aizheun_mult_gen_v12_0_i3.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 21 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 110011001100110011010 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i3/synth/aizheun_mult_gen_v12_0_i3.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i3' (36#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i3/synth/aizheun_mult_gen_v12_0_i3.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlcmult__parameterized1' (36#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlcmult__parameterized2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i4 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i4' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i4/synth/aizheun_mult_gen_v12_0_i4.vhd:59' bound to instance 'core_instance4' of component 'aizheun_mult_gen_v12_0_i4' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:846]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i4' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i4/synth/aizheun_mult_gen_v12_0_i4.vhd:66]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i4/synth/aizheun_mult_gen_v12_0_i4.vhd:69]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i4/synth/aizheun_mult_gen_v12_0_i4.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 23 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000000000000000000000 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i4/synth/aizheun_mult_gen_v12_0_i4.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i4' (37#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i4/synth/aizheun_mult_gen_v12_0_i4.vhd:66]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:877]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized0' (37#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized0' (37#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlcmult__parameterized2' (37#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlcmult__parameterized3' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i5 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i5' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i5/synth/aizheun_mult_gen_v12_0_i5.vhd:59' bound to instance 'core_instance5' of component 'aizheun_mult_gen_v12_0_i5' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:854]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i5' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i5/synth/aizheun_mult_gen_v12_0_i5.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i5/synth/aizheun_mult_gen_v12_0_i5.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i5/synth/aizheun_mult_gen_v12_0_i5.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 23 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10101010101010101010101 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i5/synth/aizheun_mult_gen_v12_0_i5.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i5' (38#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i5/synth/aizheun_mult_gen_v12_0_i5.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlcmult__parameterized3' (38#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_3f178c2d9f' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_3f178c2d9f' (39#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:204]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_6518182861' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_6518182861' (40#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:223]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_7c88b280bd' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_7c88b280bd' (41#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:242]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlmult__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:988]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i7 - type: string 
	Parameter a_width bound to: 33 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 33 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 33 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i7' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i7/synth/aizheun_mult_gen_v12_0_i7.vhd:59' bound to instance 'core_instance1' of component 'aizheun_mult_gen_v12_0_i7' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:1073]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i7' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i7/synth/aizheun_mult_gen_v12_0_i7.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i7/synth/aizheun_mult_gen_v12_0_i7.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i7/synth/aizheun_mult_gen_v12_0_i7.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 33 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 64 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i7/synth/aizheun_mult_gen_v12_0_i7.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i7' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i7/synth/aizheun_mult_gen_v12_0_i7.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlmult__parameterized0' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:988]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 33 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 33 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 33 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter width bound to: 33 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 33 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u1' to cell 'SRLC32E' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:64]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized1' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized1' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay__parameterized0' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay__parameterized1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 5 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 5 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized2' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized2' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay__parameterized1' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay__parameterized2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay__parameterized2' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay__parameterized3' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 7 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized3' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 7 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized3' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized3' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized3' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay__parameterized3' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay__parameterized4' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized4' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized4' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized4' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized4' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay__parameterized4' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay__parameterized5' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 6 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized5' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 6 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized5' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized5' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized5' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay__parameterized5' (42#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'aizheun_aizawa_derivatives1' (43#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:248]
INFO: [Synth 8-638] synthesizing module 'aizheun_aizawa_derivatives2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:1447]
INFO: [Synth 8-638] synthesizing module 'aizheun_cube_6_delays_1_x0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:1213]
INFO: [Synth 8-256] done synthesizing module 'aizheun_cube_6_delays_1_x0' (44#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:1213]
INFO: [Synth 8-638] synthesizing module 'aizheun_cube_6_delays_2_x0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:1328]
INFO: [Synth 8-256] done synthesizing module 'aizheun_cube_6_delays_2_x0' (45#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:1328]
INFO: [Synth 8-256] done synthesizing module 'aizheun_aizawa_derivatives2' (46#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:1447]
INFO: [Synth 8-638] synthesizing module 'aizheun_subsystem1' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2414]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlcmult__parameterized4' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i8 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 24 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i8' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/synth/aizheun_mult_gen_v12_0_i8.vhd:59' bound to instance 'core_instance6' of component 'aizheun_mult_gen_v12_0_i8' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:865]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i8' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/synth/aizheun_mult_gen_v12_0_i8.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/synth/aizheun_mult_gen_v12_0_i8.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/synth/aizheun_mult_gen_v12_0_i8.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 17 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10100011110101110 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/synth/aizheun_mult_gen_v12_0_i8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i8' (47#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/synth/aizheun_mult_gen_v12_0_i8.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlcmult__parameterized4' (47#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
INFO: [Synth 8-256] done synthesizing module 'aizheun_subsystem1' (48#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2414]
INFO: [Synth 8-638] synthesizing module 'aizheun_subsystem2' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2573]
INFO: [Synth 8-256] done synthesizing module 'aizheun_subsystem2' (49#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2573]
INFO: [Synth 8-638] synthesizing module 'aizheun_subsystem3' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2732]
INFO: [Synth 8-256] done synthesizing module 'aizheun_subsystem3' (50#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2732]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlcmult__parameterized5' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
	Parameter core_name0 bound to: aizheun_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 24 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 56 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 24 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 64 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'aizheun_mult_gen_v12_0_i0' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i0/synth/aizheun_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'aizheun_mult_gen_v12_0_i0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:802]
INFO: [Synth 8-638] synthesizing module 'aizheun_mult_gen_v12_0_i0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i0/synth/aizheun_mult_gen_v12_0_i0.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i0/synth/aizheun_mult_gen_v12_0_i0.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i0/synth/aizheun_mult_gen_v12_0_i0.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 49 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 95 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 1010001111010111000010100011110101110000101001000 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i8/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i0/synth/aizheun_mult_gen_v12_0_i0.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'aizheun_mult_gen_v12_0_i0' (51#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/aizheun_mult_gen_v12_0_i0/synth/aizheun_mult_gen_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlcmult__parameterized5' (51#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:689]
INFO: [Synth 8-638] synthesizing module 'aizheun_xldelay__parameterized6' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 11 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized6' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 11 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized6' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized6' (51#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized6' (51#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xldelay__parameterized6' (51#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aizheun_xlregister' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:151]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:177]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' (51#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' (51#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'aizheun_xlregister' (52#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun_entity_declarations.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'aizheun_struct' (53#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:2893]
INFO: [Synth 8-256] done synthesizing module 'aizheun' (54#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ea47/hdl/aizheun.vhd:3534]
INFO: [Synth 8-6155] done synthesizing module 'design_1_aizheun_0_0' (55#1) [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/synth/design_1_aizheun_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1160.359 ; gain = 91.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1160.359 ; gain = 91.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1160.359 ; gain = 91.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 1170.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/constrs/aizheun.xdc] for cell 'inst'
Finished Parsing XDC File [h:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_aizheun_0_0/constrs/aizheun.xdc] for cell 'inst'
Parsing XDC File [H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1304.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1378 instances were transformed.
  FDE => FDRE: 1378 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 1306.230 ; gain = 1.543
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 1306.230 ; gain = 237.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 1306.230 ; gain = 237.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1/dont_touch.xdc, line 42).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem1/cmult3/\comp6.core_instance6 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem2/cmult3/\comp6.core_instance6 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem3/cmult3/\comp6.core_instance6 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/mult8/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/mult8/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_1/mult6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_1/mult7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/mult6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/mult7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/mult3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/mult5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/mult6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/mult7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/mult1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cube_6_delays_1/mult6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cube_6_delays_1/mult7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cube_6_delays_2/mult6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cube_6_delays_2/mult7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/mult1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/mult3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/mult5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/mult6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/mult7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cmult5/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cmult5/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cmult4/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cmult4/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cmult2/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cmult2/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cmult1/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cmult3/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cmult1/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cmult3/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/cmult/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/cmult/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/cmult1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/cmult2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/cmult3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub7/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub8/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub3/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub3/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub7/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub8/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub10/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives1/addsub6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub10/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/aizawa_derivatives2/addsub6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem1/addsub18/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem1/addsub21/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem2/addsub18/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem2/addsub21/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem3/addsub18/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/subsystem3/addsub21/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/addsub1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/addsub2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/aizheun_struct/addsub6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1306.230 ; gain = 237.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 1306.230 ; gain = 237.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:33 . Memory (MB): peak = 1306.230 ; gain = 237.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 1306.230 ; gain = 237.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:47 . Memory (MB): peak = 1306.230 ; gain = 237.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 1319.777 ; gain = 251.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:56 . Memory (MB): peak = 1323.566 ; gain = 254.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:56 . Memory (MB): peak = 1323.566 ; gain = 254.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 1323.566 ; gain = 254.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 1323.566 ; gain = 254.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 1323.566 ; gain = 254.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 1323.566 ; gain = 254.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   592|
|2     |DSP48E1 |    80|
|6     |LUT1    |     4|
|7     |LUT2    |  2254|
|8     |LUT3    |   390|
|9     |LUT4    |   221|
|10    |LUT5    |   218|
|11    |LUT6    |  1125|
|12    |MUXCY   |   864|
|13    |SRLC32E |   866|
|14    |XORCY   |   891|
|15    |FDE     |  1378|
|16    |FDRE    |  2942|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 1323.566 ; gain = 254.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:45 . Memory (MB): peak = 1323.566 ; gain = 108.980
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:58 . Memory (MB): peak = 1323.566 ; gain = 254.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1323.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1342.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1621 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 243 instances
  FDE => FDRE: 1378 instances

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:16 . Memory (MB): peak = 1342.805 ; gain = 274.090
INFO: [Common 17-1381] The checkpoint 'H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1/design_1_aizheun_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.805 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.805 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_aizheun_0_0, cache-ID = 8b4a438534600c3e
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.805 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 716 cell refs.
INFO: [Common 17-1381] The checkpoint 'H:/MyDocuments/Year3/pynq-math-visualisations/aiz-heun/project_1/project_1.runs/design_1_aizheun_0_0_synth_1/design_1_aizheun_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.805 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_aizheun_0_0_utilization_synth.rpt -pb design_1_aizheun_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 13:36:54 2023...
