[14:16:48.787] <TB2>     INFO: *** Welcome to pxar ***
[14:16:48.787] <TB2>     INFO: *** Today: 2016/05/18
[14:16:48.794] <TB2>     INFO: *** Version: b2a7-dirty
[14:16:48.794] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C15.dat
[14:16:48.795] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:16:48.795] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//defaultMaskFile.dat
[14:16:48.795] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters_C15.dat
[14:16:48.872] <TB2>     INFO:         clk: 4
[14:16:48.872] <TB2>     INFO:         ctr: 4
[14:16:48.872] <TB2>     INFO:         sda: 19
[14:16:48.872] <TB2>     INFO:         tin: 9
[14:16:48.872] <TB2>     INFO:         level: 15
[14:16:48.872] <TB2>     INFO:         triggerdelay: 0
[14:16:48.872] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:16:48.872] <TB2>     INFO: Log level: DEBUG
[14:16:48.882] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:16:48.889] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:16:48.892] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:16:48.895] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:16:50.450] <TB2>     INFO: DUT info: 
[14:16:50.450] <TB2>     INFO: The DUT currently contains the following objects:
[14:16:50.450] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:16:50.450] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:16:50.450] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:16:50.450] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:16:50.450] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.450] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:16:50.451] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:16:50.452] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:16:50.453] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:16:50.464] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28508160
[14:16:50.464] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1859f90
[14:16:50.464] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x17ce770
[14:16:50.464] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1a95d94010
[14:16:50.464] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1a9bfff510
[14:16:50.464] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28573696 fPxarMemory = 0x7f1a95d94010
[14:16:50.465] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[14:16:50.466] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[14:16:50.466] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[14:16:50.466] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:16:50.867] <TB2>     INFO: enter 'restricted' command line mode
[14:16:50.867] <TB2>     INFO: enter test to run
[14:16:50.867] <TB2>     INFO:   test: FPIXTest no parameter change
[14:16:50.867] <TB2>     INFO:   running: fpixtest
[14:16:50.867] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:16:50.870] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:16:50.870] <TB2>     INFO: ######################################################################
[14:16:50.870] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:16:50.870] <TB2>     INFO: ######################################################################
[14:16:50.873] <TB2>     INFO: ######################################################################
[14:16:50.873] <TB2>     INFO: PixTestPretest::doTest()
[14:16:50.873] <TB2>     INFO: ######################################################################
[14:16:50.876] <TB2>     INFO:    ----------------------------------------------------------------------
[14:16:50.876] <TB2>     INFO:    PixTestPretest::programROC() 
[14:16:50.876] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:08.895] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:17:08.896] <TB2>     INFO: IA differences per ROC:  19.3 17.7 18.5 19.3 17.7 17.7 17.7 17.7 17.7 17.7 19.3 18.5 19.3 17.7 19.3 18.5
[14:17:08.962] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:08.962] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:17:08.962] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:09.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[14:17:09.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.6688 mA
[14:17:09.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  75 Ia 24.6688 mA
[14:17:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  72 Ia 23.8687 mA
[14:17:09.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[14:17:09.571] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[14:17:09.672] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 23.8687 mA
[14:17:09.773] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[14:17:09.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[14:17:09.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 24.6688 mA
[14:17:10.077] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  72 Ia 23.8687 mA
[14:17:10.179] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[14:17:10.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[14:17:10.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[14:17:10.482] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[14:17:10.584] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:17:10.684] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 23.8687 mA
[14:17:10.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:17:10.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[14:17:10.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8687 mA
[14:17:11.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[14:17:11.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[14:17:11.289] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[14:17:11.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[14:17:11.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 23.8687 mA
[14:17:11.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.6688 mA
[14:17:11.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 23.8687 mA
[14:17:11.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[14:17:11.898] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6688 mA
[14:17:11.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.8687 mA
[14:17:12.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[14:17:12.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[14:17:12.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[14:17:12.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6688 mA
[14:17:12.506] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.8687 mA
[14:17:12.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[14:17:12.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  72
[14:17:12.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[14:17:12.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[14:17:12.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  72
[14:17:12.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  81
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  75
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[14:17:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  75
[14:17:12.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[14:17:12.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  75
[14:17:12.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[14:17:14.466] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[14:17:14.467] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  18.5  19.3  18.5  19.3  19.3  18.5  18.5  19.3  19.3  18.5  18.5  18.5  18.5
[14:17:14.501] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:14.501] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:17:14.501] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:14.638] <TB2>     INFO: Expecting 231680 events.
[14:17:22.724] <TB2>     INFO: 231680 events read in total (7369ms).
[14:17:22.876] <TB2>     INFO: Test took 8372ms.
[14:17:23.077] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 84 and Delta(CalDel) = 61
[14:17:23.080] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 62
[14:17:23.084] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 75 and Delta(CalDel) = 60
[14:17:23.087] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:17:23.091] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 80 and Delta(CalDel) = 62
[14:17:23.095] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 68 and Delta(CalDel) = 63
[14:17:23.098] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:17:23.102] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 76 and Delta(CalDel) = 62
[14:17:23.106] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 82 and Delta(CalDel) = 61
[14:17:23.109] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 57
[14:17:23.113] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 110 and Delta(CalDel) = 64
[14:17:23.117] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:17:23.121] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 65
[14:17:23.124] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 69 and Delta(CalDel) = 60
[14:17:23.128] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 73 and Delta(CalDel) = 60
[14:17:23.131] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:17:23.172] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:17:23.205] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:23.205] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:17:23.205] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:23.342] <TB2>     INFO: Expecting 231680 events.
[14:17:31.426] <TB2>     INFO: 231680 events read in total (7370ms).
[14:17:31.430] <TB2>     INFO: Test took 8220ms.
[14:17:31.452] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[14:17:31.766] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[14:17:31.769] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 29.5
[14:17:31.773] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 32
[14:17:31.776] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[14:17:31.780] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[14:17:31.783] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[14:17:31.787] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31
[14:17:31.791] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[14:17:31.794] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 112 +/- 30.5
[14:17:31.798] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32.5
[14:17:31.802] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[14:17:31.806] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 32.5
[14:17:31.809] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[14:17:31.813] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[14:17:31.816] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[14:17:31.850] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:17:31.850] <TB2>     INFO: CalDel:      134   142   139   140   142   144   125   154   145   112   152   144   162   139   129   136
[14:17:31.850] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:17:31.854] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C0.dat
[14:17:31.854] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C1.dat
[14:17:31.854] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C2.dat
[14:17:31.854] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C3.dat
[14:17:31.854] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C4.dat
[14:17:31.854] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C5.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C6.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C7.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C8.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C9.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C10.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C11.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C12.dat
[14:17:31.855] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C13.dat
[14:17:31.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C14.dat
[14:17:31.856] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C15.dat
[14:17:31.856] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:17:31.856] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:17:31.856] <TB2>     INFO: PixTestPretest::doTest() done, duration: 40 seconds
[14:17:31.856] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:17:31.945] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:17:31.945] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:17:31.945] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:17:31.945] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:17:31.948] <TB2>     INFO: ######################################################################
[14:17:31.948] <TB2>     INFO: PixTestTiming::doTest()
[14:17:31.948] <TB2>     INFO: ######################################################################
[14:17:31.948] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:31.948] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:17:31.948] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:31.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:17:33.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:17:36.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:17:38.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:17:40.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:17:42.940] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:17:45.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:17:47.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:17:49.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:17:51.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:17:52.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:17:54.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:17:55.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:17:57.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:17:58.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:18:00.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:18:01.922] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:18:03.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:18:04.963] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:18:06.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:18:07.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:18:09.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:18:11.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:18:12.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:18:14.089] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:18:15.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:18:17.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:18:18.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:18:20.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:18:21.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:18:23.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:18:24.745] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:18:26.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:18:27.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:18:29.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:18:30.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:18:32.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:18:33.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:18:35.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:18:36.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:18:38.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:18:40.710] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:18:42.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:18:44.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:18:46.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:18:47.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:18:49.062] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:18:51.336] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:18:52.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:18:55.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:18:57.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:18:59.676] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:19:01.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:19:04.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:19:06.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:19:08.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:19:11.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:19:13.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:19:15.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:19:17.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:19:20.135] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:19:22.408] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:19:24.682] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:19:26.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:19:29.228] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:19:31.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:19:33.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:19:36.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:19:38.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:19:40.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:19:42.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:19:45.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:19:47.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:19:49.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:19:51.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:19:54.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:19:56.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:19:58.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:20:01.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:20:03.328] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:20:05.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:20:07.122] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:20:08.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:20:10.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:20:11.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:20:13.200] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:20:14.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:20:16.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:20:17.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:20:19.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:20:20.805] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:20:22.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:20:23.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:20:25.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:20:26.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:20:28.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:20:29.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:20:31.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:20:32.973] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:20:34.495] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:20:36.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:20:37.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:20:39.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:20:40.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:20:42.100] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:20:44.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:20:45.894] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:20:48.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:20:50.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:20:51.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:20:54.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:20:55.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:20:58.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:21:00.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:21:02.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:21:04.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:21:10.053] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:21:12.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:21:14.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:21:16.873] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:21:19.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:21:21.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:21:23.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:21:25.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:21:28.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:21:30.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:21:32.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:21:35.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:21:37.720] <TB2>     INFO: TBM Phase Settings: 252
[14:21:37.720] <TB2>     INFO: 400MHz Phase: 7
[14:21:37.720] <TB2>     INFO: 160MHz Phase: 7
[14:21:37.720] <TB2>     INFO: Functional Phase Area: 3
[14:21:37.723] <TB2>     INFO: Test took 245775 ms.
[14:21:37.723] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:21:37.723] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:37.723] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:21:37.723] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:37.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:21:38.864] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:21:42.640] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:21:46.419] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:21:50.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:21:53.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:21:57.746] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:22:01.522] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:22:05.297] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:22:06.817] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:22:08.337] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:22:09.858] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:22:11.378] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:22:12.899] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:22:14.419] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:22:15.939] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:22:17.461] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:22:18.981] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:22:20.500] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:22:22.020] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:22:23.540] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:22:25.059] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:22:26.578] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:22:28.098] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:22:29.617] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:22:31.138] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:22:33.411] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:22:35.685] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:22:37.959] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:22:40.232] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:22:42.505] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:22:44.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:22:46.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:22:47.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:22:50.092] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:22:52.366] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:22:54.639] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:22:56.913] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:22:59.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:23:01.460] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:23:02.980] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:23:04.499] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:23:06.019] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:23:08.292] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:23:10.565] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:23:12.840] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:23:15.112] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:23:17.385] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:23:18.905] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:23:20.424] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:23:22.698] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:23:24.973] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:23:27.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:23:29.524] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:23:31.798] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:23:34.071] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:23:35.591] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:23:37.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:23:38.630] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:23:40.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:23:41.670] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:23:43.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:23:44.711] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:23:46.231] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:23:48.134] <TB2>     INFO: ROC Delay Settings: 228
[14:23:48.134] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:23:48.134] <TB2>     INFO: ROC Port 0 Delay: 4
[14:23:48.134] <TB2>     INFO: ROC Port 1 Delay: 4
[14:23:48.134] <TB2>     INFO: Functional ROC Area: 4
[14:23:48.138] <TB2>     INFO: Test took 130415 ms.
[14:23:48.139] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:23:48.139] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:48.139] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:23:48.139] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:49.278] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4029 4029 4029 4029 4029 4029 4029 4029 e062 c000 a101 80b1 4029 4029 4029 4029 4029 4029 4029 4029 e062 c000 
[14:23:49.278] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 80c0 4028 4028 4028 4028 4029 4029 4029 4029 e022 c000 
[14:23:49.278] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a103 8000 4028 4028 4029 4029 4028 4028 4029 4029 e022 c000 
[14:23:49.278] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:24:03.571] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:03.571] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:24:17.915] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:17.915] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:24:32.197] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:32.197] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:24:46.450] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:46.450] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:25:00.781] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:00.781] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:25:15.005] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:15.005] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:25:29.111] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:29.111] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:25:43.197] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:43.197] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:25:57.323] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:57.323] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:26:11.383] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:11.760] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:11.778] <TB2>     INFO: Decoding statistics:
[14:26:11.778] <TB2>     INFO:   General information:
[14:26:11.778] <TB2>     INFO: 	 16bit words read:         240000000
[14:26:11.778] <TB2>     INFO: 	 valid events total:       20000000
[14:26:11.778] <TB2>     INFO: 	 empty events:             20000000
[14:26:11.778] <TB2>     INFO: 	 valid events with pixels: 0
[14:26:11.778] <TB2>     INFO: 	 valid pixel hits:         0
[14:26:11.778] <TB2>     INFO:   Event errors: 	           0
[14:26:11.778] <TB2>     INFO: 	 start marker:             0
[14:26:11.778] <TB2>     INFO: 	 stop marker:              0
[14:26:11.778] <TB2>     INFO: 	 overflow:                 0
[14:26:11.778] <TB2>     INFO: 	 invalid 5bit words:       0
[14:26:11.778] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:26:11.778] <TB2>     INFO:   TBM errors: 		           0
[14:26:11.778] <TB2>     INFO: 	 flawed TBM headers:       0
[14:26:11.779] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:26:11.779] <TB2>     INFO: 	 event ID mismatches:      0
[14:26:11.779] <TB2>     INFO:   ROC errors: 		           0
[14:26:11.779] <TB2>     INFO: 	 missing ROC header(s):    0
[14:26:11.779] <TB2>     INFO: 	 misplaced readback start: 0
[14:26:11.779] <TB2>     INFO:   Pixel decoding errors:	   0
[14:26:11.779] <TB2>     INFO: 	 pixel data incomplete:    0
[14:26:11.779] <TB2>     INFO: 	 pixel address:            0
[14:26:11.780] <TB2>     INFO: 	 pulse height fill bit:    0
[14:26:11.780] <TB2>     INFO: 	 buffer corruption:        0
[14:26:11.780] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:11.780] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:26:11.780] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:11.780] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:11.780] <TB2>     INFO:    Read back bit status: 1
[14:26:11.780] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:11.780] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:11.780] <TB2>     INFO:    Timings are good!
[14:26:11.780] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:11.780] <TB2>     INFO: Test took 143641 ms.
[14:26:11.780] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:26:11.780] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:26:11.780] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:26:11.780] <TB2>     INFO: PixTestTiming::doTest took 519835 ms.
[14:26:11.780] <TB2>     INFO: PixTestTiming::doTest() done
[14:26:11.780] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:26:11.780] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:26:11.780] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:26:11.780] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:26:11.780] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:26:11.781] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:26:11.781] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:26:12.128] <TB2>     INFO: ######################################################################
[14:26:12.128] <TB2>     INFO: PixTestAlive::doTest()
[14:26:12.128] <TB2>     INFO: ######################################################################
[14:26:12.146] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:12.146] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:26:12.146] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:12.153] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:26:12.507] <TB2>     INFO: Expecting 41600 events.
[14:26:16.573] <TB2>     INFO: 41600 events read in total (3351ms).
[14:26:16.574] <TB2>     INFO: Test took 4421ms.
[14:26:16.582] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:16.582] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:26:16.582] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:26:16.955] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:26:16.955] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:26:16.955] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:26:16.959] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:16.959] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:26:16.959] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:16.960] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:26:17.304] <TB2>     INFO: Expecting 41600 events.
[14:26:20.288] <TB2>     INFO: 41600 events read in total (2269ms).
[14:26:20.288] <TB2>     INFO: Test took 3327ms.
[14:26:20.288] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:20.288] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:26:20.288] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:26:20.289] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:26:20.694] <TB2>     INFO: PixTestAlive::maskTest() done
[14:26:20.694] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:26:20.697] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:20.697] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:26:20.697] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:20.699] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:26:21.043] <TB2>     INFO: Expecting 41600 events.
[14:26:25.133] <TB2>     INFO: 41600 events read in total (3375ms).
[14:26:25.133] <TB2>     INFO: Test took 4434ms.
[14:26:25.141] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:25.141] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:26:25.141] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:26:25.517] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:26:25.517] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:26:25.517] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:26:25.517] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:26:25.539] <TB2>     INFO: ######################################################################
[14:26:25.539] <TB2>     INFO: PixTestTrim::doTest()
[14:26:25.539] <TB2>     INFO: ######################################################################
[14:26:25.542] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:25.542] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:26:25.542] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:25.620] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:26:25.620] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:26:25.645] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:25.645] <TB2>     INFO:     run 1 of 1
[14:26:25.645] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:25.989] <TB2>     INFO: Expecting 5025280 events.
[14:27:10.950] <TB2>     INFO: 1396512 events read in total (44246ms).
[14:27:55.034] <TB2>     INFO: 2776584 events read in total (88330ms).
[14:28:39.250] <TB2>     INFO: 4166872 events read in total (132547ms).
[14:29:06.650] <TB2>     INFO: 5025280 events read in total (159946ms).
[14:29:06.699] <TB2>     INFO: Test took 161054ms.
[14:29:06.761] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:06.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:08.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:10.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:11.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:12.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:14.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:15.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:16.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:18.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:19.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:20.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:22.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:23.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:24.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:26.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:27.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:28.981] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233754624
[14:29:28.984] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4794 minThrLimit = 86.4163 minThrNLimit = 114.699 -> result = 86.4794 -> 86
[14:29:28.985] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7519 minThrLimit = 89.6911 minThrNLimit = 111.771 -> result = 89.7519 -> 89
[14:29:28.985] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.6219 minThrLimit = 78.6187 minThrNLimit = 101.062 -> result = 78.6219 -> 78
[14:29:28.986] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5903 minThrLimit = 86.5672 minThrNLimit = 111.617 -> result = 86.5903 -> 86
[14:29:28.986] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6285 minThrLimit = 83.6277 minThrNLimit = 104.277 -> result = 83.6285 -> 83
[14:29:28.986] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 74.5857 minThrLimit = 74.55 minThrNLimit = 101.698 -> result = 74.5857 -> 74
[14:29:28.987] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2686 minThrLimit = 98.2609 minThrNLimit = 124.972 -> result = 98.2686 -> 98
[14:29:28.987] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3074 minThrLimit = 88.2526 minThrNLimit = 107.385 -> result = 88.3074 -> 88
[14:29:28.988] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6557 minThrLimit = 90.6117 minThrNLimit = 111.521 -> result = 90.6557 -> 90
[14:29:28.988] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1641 minThrLimit = 90.0921 minThrNLimit = 112.631 -> result = 90.1641 -> 90
[14:29:28.988] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.382 minThrLimit = 96.3802 minThrNLimit = 120.801 -> result = 96.382 -> 96
[14:29:28.989] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2584 minThrLimit = 90.2536 minThrNLimit = 114.927 -> result = 90.2584 -> 90
[14:29:28.989] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2334 minThrLimit = 85.2293 minThrNLimit = 108.047 -> result = 85.2334 -> 85
[14:29:28.990] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.6948 minThrLimit = 78.6762 minThrNLimit = 102.984 -> result = 78.6948 -> 78
[14:29:28.990] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8205 minThrLimit = 83.8099 minThrNLimit = 109.983 -> result = 83.8205 -> 83
[14:29:28.990] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2171 minThrLimit = 85.1765 minThrNLimit = 108.521 -> result = 85.2171 -> 85
[14:29:28.990] <TB2>     INFO: ROC 0 VthrComp = 86
[14:29:28.990] <TB2>     INFO: ROC 1 VthrComp = 89
[14:29:28.991] <TB2>     INFO: ROC 2 VthrComp = 78
[14:29:28.991] <TB2>     INFO: ROC 3 VthrComp = 86
[14:29:28.991] <TB2>     INFO: ROC 4 VthrComp = 83
[14:29:28.991] <TB2>     INFO: ROC 5 VthrComp = 74
[14:29:28.992] <TB2>     INFO: ROC 6 VthrComp = 98
[14:29:28.992] <TB2>     INFO: ROC 7 VthrComp = 88
[14:29:28.992] <TB2>     INFO: ROC 8 VthrComp = 90
[14:29:28.992] <TB2>     INFO: ROC 9 VthrComp = 90
[14:29:28.992] <TB2>     INFO: ROC 10 VthrComp = 96
[14:29:28.993] <TB2>     INFO: ROC 11 VthrComp = 90
[14:29:28.993] <TB2>     INFO: ROC 12 VthrComp = 85
[14:29:28.993] <TB2>     INFO: ROC 13 VthrComp = 78
[14:29:28.993] <TB2>     INFO: ROC 14 VthrComp = 83
[14:29:28.993] <TB2>     INFO: ROC 15 VthrComp = 85
[14:29:28.993] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:29:28.993] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:29:29.011] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:29.012] <TB2>     INFO:     run 1 of 1
[14:29:29.012] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:29.354] <TB2>     INFO: Expecting 5025280 events.
[14:30:05.582] <TB2>     INFO: 884952 events read in total (35513ms).
[14:30:40.548] <TB2>     INFO: 1767960 events read in total (70479ms).
[14:31:16.112] <TB2>     INFO: 2649576 events read in total (106043ms).
[14:31:51.496] <TB2>     INFO: 3523072 events read in total (141427ms).
[14:32:26.631] <TB2>     INFO: 4392736 events read in total (176562ms).
[14:32:52.140] <TB2>     INFO: 5025280 events read in total (202071ms).
[14:32:52.227] <TB2>     INFO: Test took 203215ms.
[14:32:52.415] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:52.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:54.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:56.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:57.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:59.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:00.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:02.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:04.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:05.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:07.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:08.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:10.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:12.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:13.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:15.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:17.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:18.721] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236924928
[14:33:18.724] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.4929 for pixel 0/79 mean/min/max = 43.776/32.2807/55.2713
[14:33:18.725] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.6188 for pixel 11/79 mean/min/max = 45.5935/34.5038/56.6833
[14:33:18.726] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1296 for pixel 29/79 mean/min/max = 46.5116/35.7612/57.262
[14:33:18.726] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.1473 for pixel 23/0 mean/min/max = 43.7004/32.1101/55.2907
[14:33:18.726] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.1979 for pixel 12/2 mean/min/max = 44.375/33.2676/55.4824
[14:33:18.727] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.9198 for pixel 9/79 mean/min/max = 45.093/35.2633/54.9227
[14:33:18.727] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.3559 for pixel 51/79 mean/min/max = 43.479/31.887/55.0709
[14:33:18.727] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.0427 for pixel 5/69 mean/min/max = 45.9559/33.8545/58.0573
[14:33:18.728] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.6065 for pixel 37/79 mean/min/max = 46.0916/33.5736/58.6097
[14:33:18.728] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.407 for pixel 20/6 mean/min/max = 45.4498/33.4812/57.4184
[14:33:18.728] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.2903 for pixel 2/14 mean/min/max = 44.4635/32.0486/56.8784
[14:33:18.729] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7662 for pixel 6/22 mean/min/max = 45.6017/33.4354/57.7679
[14:33:18.729] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0361 for pixel 5/8 mean/min/max = 44.142/32.1022/56.1818
[14:33:18.729] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.4208 for pixel 0/1 mean/min/max = 45.4802/36.4891/54.4713
[14:33:18.730] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.9399 for pixel 10/72 mean/min/max = 43.4996/32.5389/54.4604
[14:33:18.730] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.5231 for pixel 13/10 mean/min/max = 42.8947/31.872/53.9175
[14:33:18.731] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:18.863] <TB2>     INFO: Expecting 411648 events.
[14:33:26.447] <TB2>     INFO: 411648 events read in total (6869ms).
[14:33:26.452] <TB2>     INFO: Expecting 411648 events.
[14:33:33.982] <TB2>     INFO: 411648 events read in total (6856ms).
[14:33:33.990] <TB2>     INFO: Expecting 411648 events.
[14:33:41.527] <TB2>     INFO: 411648 events read in total (6866ms).
[14:33:41.537] <TB2>     INFO: Expecting 411648 events.
[14:33:49.137] <TB2>     INFO: 411648 events read in total (6935ms).
[14:33:49.150] <TB2>     INFO: Expecting 411648 events.
[14:33:56.733] <TB2>     INFO: 411648 events read in total (6925ms).
[14:33:56.749] <TB2>     INFO: Expecting 411648 events.
[14:34:04.290] <TB2>     INFO: 411648 events read in total (6883ms).
[14:34:04.307] <TB2>     INFO: Expecting 411648 events.
[14:34:11.790] <TB2>     INFO: 411648 events read in total (6825ms).
[14:34:11.811] <TB2>     INFO: Expecting 411648 events.
[14:34:19.187] <TB2>     INFO: 411648 events read in total (6719ms).
[14:34:19.215] <TB2>     INFO: Expecting 411648 events.
[14:34:26.768] <TB2>     INFO: 411648 events read in total (6901ms).
[14:34:26.792] <TB2>     INFO: Expecting 411648 events.
[14:34:34.253] <TB2>     INFO: 411648 events read in total (6806ms).
[14:34:34.281] <TB2>     INFO: Expecting 411648 events.
[14:34:41.917] <TB2>     INFO: 411648 events read in total (6988ms).
[14:34:41.946] <TB2>     INFO: Expecting 411648 events.
[14:34:49.608] <TB2>     INFO: 411648 events read in total (7016ms).
[14:34:49.640] <TB2>     INFO: Expecting 411648 events.
[14:34:57.219] <TB2>     INFO: 411648 events read in total (6942ms).
[14:34:57.256] <TB2>     INFO: Expecting 411648 events.
[14:35:04.842] <TB2>     INFO: 411648 events read in total (6949ms).
[14:35:04.879] <TB2>     INFO: Expecting 411648 events.
[14:35:12.525] <TB2>     INFO: 411648 events read in total (7004ms).
[14:35:12.564] <TB2>     INFO: Expecting 411648 events.
[14:35:20.231] <TB2>     INFO: 411648 events read in total (7032ms).
[14:35:20.302] <TB2>     INFO: Test took 121571ms.
[14:35:20.765] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0107 < 35 for itrim = 92; old thr = 33.951 ... break
[14:35:20.793] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0772 < 35 for itrim = 100; old thr = 34.2108 ... break
[14:35:20.826] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2503 < 35 for itrim+1 = 99; old thr = 34.7679 ... break
[14:35:20.869] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1148 < 35 for itrim+1 = 102; old thr = 34.9739 ... break
[14:35:20.907] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0785 < 35 for itrim = 95; old thr = 34.2336 ... break
[14:35:20.941] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3656 < 35 for itrim+1 = 87; old thr = 34.6665 ... break
[14:35:20.977] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1293 < 35 for itrim = 94; old thr = 34.5386 ... break
[14:35:21.005] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3202 < 35 for itrim = 90; old thr = 34.6639 ... break
[14:35:21.034] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1208 < 35 for itrim = 94; old thr = 33.489 ... break
[14:35:21.071] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8469 < 35 for itrim+1 = 95; old thr = 34.5475 ... break
[14:35:21.108] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1835 < 35 for itrim = 99; old thr = 34.1493 ... break
[14:35:21.147] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1767 < 35 for itrim = 106; old thr = 34.6675 ... break
[14:35:21.182] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1587 < 35 for itrim = 98; old thr = 34.8383 ... break
[14:35:21.218] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8428 < 35 for itrim+1 = 92; old thr = 34.9293 ... break
[14:35:21.263] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4107 < 35 for itrim = 95; old thr = 34.2333 ... break
[14:35:21.305] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 100; old thr = 33.452 ... break
[14:35:21.380] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:35:21.390] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:21.390] <TB2>     INFO:     run 1 of 1
[14:35:21.390] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:21.734] <TB2>     INFO: Expecting 5025280 events.
[14:35:57.332] <TB2>     INFO: 871472 events read in total (34882ms).
[14:36:32.203] <TB2>     INFO: 1741472 events read in total (69753ms).
[14:37:07.372] <TB2>     INFO: 2610168 events read in total (104922ms).
[14:37:42.357] <TB2>     INFO: 3470024 events read in total (139907ms).
[14:38:17.199] <TB2>     INFO: 4326248 events read in total (174749ms).
[14:38:45.569] <TB2>     INFO: 5025280 events read in total (203119ms).
[14:38:45.650] <TB2>     INFO: Test took 204260ms.
[14:38:45.838] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:46.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:47.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:49.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:50.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:52.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:54.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:55.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:57.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:58.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:00.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:02.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:03.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:05.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:06.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:08.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:09.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:11.435] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271187968
[14:39:11.437] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.581791 .. 48.428061
[14:39:11.512] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:39:11.522] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:11.522] <TB2>     INFO:     run 1 of 1
[14:39:11.522] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:11.865] <TB2>     INFO: Expecting 1730560 events.
[14:39:52.779] <TB2>     INFO: 1130624 events read in total (40192ms).
[14:40:16.518] <TB2>     INFO: 1730560 events read in total (63931ms).
[14:40:16.541] <TB2>     INFO: Test took 65019ms.
[14:40:16.590] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:16.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:17.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:18.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:19.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:20.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:22.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:23.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:24.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:25.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:26.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:27.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:28.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:29.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:30.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:31.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:32.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:33.336] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 197095424
[14:40:33.416] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.977290 .. 44.601819
[14:40:33.491] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:40:33.501] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:33.501] <TB2>     INFO:     run 1 of 1
[14:40:33.501] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:33.843] <TB2>     INFO: Expecting 1630720 events.
[14:41:15.550] <TB2>     INFO: 1170992 events read in total (40992ms).
[14:41:31.792] <TB2>     INFO: 1630720 events read in total (57234ms).
[14:41:31.806] <TB2>     INFO: Test took 58305ms.
[14:41:31.840] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:31.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:32.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:33.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:34.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:35.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:36.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:37.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:38.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:39.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:40.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:41.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:42.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:43.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:44.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:45.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:46.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:47.342] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254640128
[14:41:47.426] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.151392 .. 41.240213
[14:41:47.500] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:41:47.510] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:47.510] <TB2>     INFO:     run 1 of 1
[14:41:47.510] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:47.853] <TB2>     INFO: Expecting 1331200 events.
[14:42:29.547] <TB2>     INFO: 1157032 events read in total (40979ms).
[14:42:36.194] <TB2>     INFO: 1331200 events read in total (47626ms).
[14:42:36.213] <TB2>     INFO: Test took 48704ms.
[14:42:36.246] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:36.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:37.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:38.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:39.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:40.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:40.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:41.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:42.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:43.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:44.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:45.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:46.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:47.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:48.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:49.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:50.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:51.221] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337870848
[14:42:51.308] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.452956 .. 40.879539
[14:42:51.382] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:42:51.393] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:42:51.393] <TB2>     INFO:     run 1 of 1
[14:42:51.393] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:51.737] <TB2>     INFO: Expecting 1231360 events.
[14:43:33.344] <TB2>     INFO: 1155904 events read in total (40892ms).
[14:43:36.366] <TB2>     INFO: 1231360 events read in total (43914ms).
[14:43:36.375] <TB2>     INFO: Test took 44982ms.
[14:43:36.402] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:36.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:37.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:38.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:39.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:40.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:41.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:42.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:42.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:43.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:44.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:45.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:46.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:47.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:48.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:49.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:50.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:51.244] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253710336
[14:43:51.330] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:43:51.331] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:43:51.343] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:51.343] <TB2>     INFO:     run 1 of 1
[14:43:51.343] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:51.686] <TB2>     INFO: Expecting 1364480 events.
[14:44:32.195] <TB2>     INFO: 1075056 events read in total (39794ms).
[14:44:43.225] <TB2>     INFO: 1364480 events read in total (50824ms).
[14:44:43.238] <TB2>     INFO: Test took 51896ms.
[14:44:43.280] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:43.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:44.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:45.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:46.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:47.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:48.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:49.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:50.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:51.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:52.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:53.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:54.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:55.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:56.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:57.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:58.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:59.630] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226852864
[14:44:59.663] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C0.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C1.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C2.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C3.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C4.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C5.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C6.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C7.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C8.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C9.dat
[14:44:59.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C10.dat
[14:44:59.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C11.dat
[14:44:59.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C12.dat
[14:44:59.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C13.dat
[14:44:59.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C14.dat
[14:44:59.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C15.dat
[14:44:59.665] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C0.dat
[14:44:59.672] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C1.dat
[14:44:59.679] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C2.dat
[14:44:59.686] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C3.dat
[14:44:59.693] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C4.dat
[14:44:59.700] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C5.dat
[14:44:59.707] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C6.dat
[14:44:59.714] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C7.dat
[14:44:59.721] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C8.dat
[14:44:59.728] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C9.dat
[14:44:59.735] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C10.dat
[14:44:59.742] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C11.dat
[14:44:59.749] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C12.dat
[14:44:59.756] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C13.dat
[14:44:59.763] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C14.dat
[14:44:59.770] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C15.dat
[14:44:59.777] <TB2>     INFO: PixTestTrim::trimTest() done
[14:44:59.777] <TB2>     INFO: vtrim:      92 100  99 102  95  87  94  90  94  95  99 106  98  92  95 100 
[14:44:59.777] <TB2>     INFO: vthrcomp:   86  89  78  86  83  74  98  88  90  90  96  90  85  78  83  85 
[14:44:59.777] <TB2>     INFO: vcal mean:  34.96  35.04  34.98  34.97  34.97  34.96  34.93  34.98  34.99  34.95  34.89  34.91  34.88  34.98  34.98  34.96 
[14:44:59.777] <TB2>     INFO: vcal RMS:    0.73   0.82   0.77   0.81   0.80   0.73   0.80   0.84   0.83   0.81   0.84   0.79   0.84   0.76   0.76   0.80 
[14:44:59.777] <TB2>     INFO: bits mean:   9.24   9.09   8.37  10.25   9.76   9.21  10.12   9.01   8.94   9.18   9.97   9.19  10.19   8.96   9.90  10.82 
[14:44:59.777] <TB2>     INFO: bits RMS:    2.93   2.58   2.61   2.43   2.58   2.40   2.61   2.66   2.75   2.66   2.55   2.67   2.51   2.28   2.60   2.23 
[14:44:59.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:59.787] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:44:59.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:59.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:44:59.790] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:44:59.801] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:59.801] <TB2>     INFO:     run 1 of 1
[14:44:59.801] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:00.147] <TB2>     INFO: Expecting 4160000 events.
[14:45:45.788] <TB2>     INFO: 1093545 events read in total (44926ms).
[14:46:31.789] <TB2>     INFO: 2176175 events read in total (90927ms).
[14:47:16.722] <TB2>     INFO: 3246395 events read in total (135861ms).
[14:47:54.945] <TB2>     INFO: 4160000 events read in total (174083ms).
[14:47:55.015] <TB2>     INFO: Test took 175214ms.
[14:47:55.167] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:55.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:57.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:59.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:01.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:03.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:04.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:06.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:08.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:10.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:12.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:14.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:16.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:17.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:19.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:21.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:23.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:25.581] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235094016
[14:48:25.582] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:48:25.656] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:48:25.656] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:48:25.666] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:25.666] <TB2>     INFO:     run 1 of 1
[14:48:25.666] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:26.010] <TB2>     INFO: Expecting 3244800 events.
[14:49:13.153] <TB2>     INFO: 1183850 events read in total (46428ms).
[14:50:00.194] <TB2>     INFO: 2344680 events read in total (93469ms).
[14:50:35.562] <TB2>     INFO: 3244800 events read in total (128837ms).
[14:50:35.602] <TB2>     INFO: Test took 129936ms.
[14:50:35.695] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:35.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:37.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:39.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:41.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:42.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:44.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:46.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:47.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:49.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:51.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:52.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:54.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:56.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:58.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:59.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:01.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:03.351] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209600512
[14:51:03.352] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:51:03.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:51:03.425] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[14:51:03.436] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:51:03.436] <TB2>     INFO:     run 1 of 1
[14:51:03.436] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:03.786] <TB2>     INFO: Expecting 3036800 events.
[14:51:52.707] <TB2>     INFO: 1229835 events read in total (48206ms).
[14:52:39.282] <TB2>     INFO: 2430015 events read in total (94781ms).
[14:53:03.732] <TB2>     INFO: 3036800 events read in total (119232ms).
[14:53:03.787] <TB2>     INFO: Test took 120352ms.
[14:53:03.878] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:04.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:05.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:07.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:08.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:10.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:11.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:13.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:15.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:16.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:18.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:19.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:21.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:22.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:24.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:26.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:27.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:29.265] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280207360
[14:53:29.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:53:29.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:53:29.341] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[14:53:29.352] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:53:29.352] <TB2>     INFO:     run 1 of 1
[14:53:29.352] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:29.717] <TB2>     INFO: Expecting 3036800 events.
[14:54:18.909] <TB2>     INFO: 1228935 events read in total (48478ms).
[14:55:06.603] <TB2>     INFO: 2427920 events read in total (96172ms).
[14:55:30.951] <TB2>     INFO: 3036800 events read in total (120521ms).
[14:55:30.994] <TB2>     INFO: Test took 121643ms.
[14:55:31.074] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:31.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:32.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:34.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:35.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:37.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:39.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:40.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:42.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:43.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:45.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:46.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:48.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:50.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:51.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:53.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:54.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:56.458] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259534848
[14:55:56.459] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:55:56.534] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:55:56.534] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 143 (-1/-1) hits flags = 528 (plus default)
[14:55:56.543] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:56.543] <TB2>     INFO:     run 1 of 1
[14:55:56.544] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:56.886] <TB2>     INFO: Expecting 2995200 events.
[14:56:49.464] <TB2>     INFO: 1238505 events read in total (51863ms).
[14:57:37.580] <TB2>     INFO: 2446155 events read in total (99979ms).
[14:57:59.767] <TB2>     INFO: 2995200 events read in total (122166ms).
[14:57:59.801] <TB2>     INFO: Test took 123257ms.
[14:57:59.884] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:00.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:01.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:03.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:04.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:06.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:08.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:09.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:11.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:13.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:14.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:16.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:18.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:19.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:21.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:22.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:24.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:26.224] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241475584
[14:58:26.225] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.09384, thr difference RMS: 1.25843
[14:58:26.225] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.04807, thr difference RMS: 1.45545
[14:58:26.226] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.25482, thr difference RMS: 1.22873
[14:58:26.226] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.79705, thr difference RMS: 1.1902
[14:58:26.226] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.94771, thr difference RMS: 1.32021
[14:58:26.226] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.30452, thr difference RMS: 1.65995
[14:58:26.227] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.27238, thr difference RMS: 1.66937
[14:58:26.227] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.45602, thr difference RMS: 1.50995
[14:58:26.227] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.87994, thr difference RMS: 1.66236
[14:58:26.227] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.61943, thr difference RMS: 1.65678
[14:58:26.228] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.83662, thr difference RMS: 1.45364
[14:58:26.228] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.87046, thr difference RMS: 1.39267
[14:58:26.228] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.24006, thr difference RMS: 1.27456
[14:58:26.228] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.69319, thr difference RMS: 1.36442
[14:58:26.228] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.52265, thr difference RMS: 1.34305
[14:58:26.229] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.3959, thr difference RMS: 1.361
[14:58:26.229] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.92987, thr difference RMS: 1.24568
[14:58:26.229] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.05647, thr difference RMS: 1.4483
[14:58:26.229] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.21898, thr difference RMS: 1.2388
[14:58:26.229] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.83167, thr difference RMS: 1.17534
[14:58:26.230] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.91996, thr difference RMS: 1.29857
[14:58:26.230] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.38698, thr difference RMS: 1.64937
[14:58:26.230] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.53711, thr difference RMS: 1.65278
[14:58:26.230] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.59281, thr difference RMS: 1.50784
[14:58:26.230] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.96042, thr difference RMS: 1.64141
[14:58:26.231] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.66764, thr difference RMS: 1.63444
[14:58:26.231] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.86924, thr difference RMS: 1.46439
[14:58:26.231] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.84099, thr difference RMS: 1.39993
[14:58:26.231] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.24365, thr difference RMS: 1.24447
[14:58:26.231] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.68924, thr difference RMS: 1.34956
[14:58:26.232] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.48518, thr difference RMS: 1.3262
[14:58:26.232] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.32935, thr difference RMS: 1.36017
[14:58:26.232] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.96044, thr difference RMS: 1.23159
[14:58:26.232] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.12999, thr difference RMS: 1.43496
[14:58:26.232] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.33473, thr difference RMS: 1.2514
[14:58:26.233] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.9427, thr difference RMS: 1.16773
[14:58:26.233] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.98977, thr difference RMS: 1.30514
[14:58:26.233] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.50843, thr difference RMS: 1.65647
[14:58:26.233] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.81143, thr difference RMS: 1.64889
[14:58:26.233] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.81624, thr difference RMS: 1.48222
[14:58:26.234] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.18307, thr difference RMS: 1.64894
[14:58:26.234] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.79778, thr difference RMS: 1.64122
[14:58:26.234] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.07392, thr difference RMS: 1.43935
[14:58:26.234] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.89295, thr difference RMS: 1.40505
[14:58:26.234] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.28204, thr difference RMS: 1.25028
[14:58:26.234] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.76708, thr difference RMS: 1.37647
[14:58:26.235] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.59761, thr difference RMS: 1.33663
[14:58:26.235] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.34786, thr difference RMS: 1.34706
[14:58:26.235] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.87334, thr difference RMS: 1.23597
[14:58:26.235] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.22246, thr difference RMS: 1.42596
[14:58:26.235] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.342, thr difference RMS: 1.22785
[14:58:26.236] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.98795, thr difference RMS: 1.18537
[14:58:26.236] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.07154, thr difference RMS: 1.30505
[14:58:26.236] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.60767, thr difference RMS: 1.63111
[14:58:26.236] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.10799, thr difference RMS: 1.63763
[14:58:26.236] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.0051, thr difference RMS: 1.46627
[14:58:26.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.26236, thr difference RMS: 1.64535
[14:58:26.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.91739, thr difference RMS: 1.62138
[14:58:26.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.15607, thr difference RMS: 1.44482
[14:58:26.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.90594, thr difference RMS: 1.40685
[14:58:26.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.25883, thr difference RMS: 1.22213
[14:58:26.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.86839, thr difference RMS: 1.36209
[14:58:26.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.75016, thr difference RMS: 1.32656
[14:58:26.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.35117, thr difference RMS: 1.31508
[14:58:26.343] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:58:26.347] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1920 seconds
[14:58:26.347] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:58:27.058] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:58:27.058] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:58:27.061] <TB2>     INFO: ######################################################################
[14:58:27.061] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:58:27.061] <TB2>     INFO: ######################################################################
[14:58:27.061] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:27.061] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:58:27.062] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:27.062] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:58:27.073] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:58:27.073] <TB2>     INFO:     run 1 of 1
[14:58:27.073] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:27.416] <TB2>     INFO: Expecting 59072000 events.
[14:58:56.720] <TB2>     INFO: 1072800 events read in total (28589ms).
[14:59:23.931] <TB2>     INFO: 2141400 events read in total (55800ms).
[14:59:52.418] <TB2>     INFO: 3210000 events read in total (84287ms).
[15:00:20.921] <TB2>     INFO: 4282400 events read in total (112790ms).
[15:00:49.067] <TB2>     INFO: 5351200 events read in total (140936ms).
[15:01:16.533] <TB2>     INFO: 6422400 events read in total (168402ms).
[15:01:44.571] <TB2>     INFO: 7492800 events read in total (196440ms).
[15:02:12.846] <TB2>     INFO: 8561600 events read in total (224715ms).
[15:02:41.189] <TB2>     INFO: 9632800 events read in total (253058ms).
[15:03:10.012] <TB2>     INFO: 10702400 events read in total (281881ms).
[15:03:38.927] <TB2>     INFO: 11771200 events read in total (310796ms).
[15:04:08.063] <TB2>     INFO: 12843600 events read in total (339932ms).
[15:04:36.658] <TB2>     INFO: 13912400 events read in total (368527ms).
[15:05:05.037] <TB2>     INFO: 14981000 events read in total (396906ms).
[15:05:32.653] <TB2>     INFO: 16053800 events read in total (424522ms).
[15:06:00.950] <TB2>     INFO: 17122400 events read in total (452819ms).
[15:06:29.779] <TB2>     INFO: 18191200 events read in total (481648ms).
[15:06:58.414] <TB2>     INFO: 19263400 events read in total (510283ms).
[15:07:27.050] <TB2>     INFO: 20332400 events read in total (538919ms).
[15:07:55.519] <TB2>     INFO: 21402800 events read in total (567388ms).
[15:08:23.881] <TB2>     INFO: 22474000 events read in total (595750ms).
[15:08:52.263] <TB2>     INFO: 23542400 events read in total (624132ms).
[15:09:20.684] <TB2>     INFO: 24613400 events read in total (652553ms).
[15:09:47.897] <TB2>     INFO: 25683600 events read in total (679766ms).
[15:10:16.458] <TB2>     INFO: 26752600 events read in total (708327ms).
[15:10:44.900] <TB2>     INFO: 27825400 events read in total (736769ms).
[15:11:13.467] <TB2>     INFO: 28894200 events read in total (765336ms).
[15:11:42.022] <TB2>     INFO: 29963800 events read in total (793891ms).
[15:12:09.518] <TB2>     INFO: 31035800 events read in total (821387ms).
[15:12:37.553] <TB2>     INFO: 32104400 events read in total (849422ms).
[15:13:06.093] <TB2>     INFO: 33174000 events read in total (877962ms).
[15:13:34.518] <TB2>     INFO: 34244800 events read in total (906387ms).
[15:14:03.006] <TB2>     INFO: 35313400 events read in total (934875ms).
[15:14:31.530] <TB2>     INFO: 36383600 events read in total (963399ms).
[15:15:00.013] <TB2>     INFO: 37454400 events read in total (991882ms).
[15:15:28.433] <TB2>     INFO: 38522800 events read in total (1020302ms).
[15:15:56.883] <TB2>     INFO: 39592800 events read in total (1048752ms).
[15:16:25.272] <TB2>     INFO: 40663200 events read in total (1077141ms).
[15:16:53.717] <TB2>     INFO: 41732000 events read in total (1105586ms).
[15:17:22.143] <TB2>     INFO: 42802600 events read in total (1134012ms).
[15:17:50.487] <TB2>     INFO: 43872400 events read in total (1162356ms).
[15:18:18.839] <TB2>     INFO: 44940400 events read in total (1190708ms).
[15:18:47.192] <TB2>     INFO: 46009200 events read in total (1219061ms).
[15:19:15.611] <TB2>     INFO: 47080800 events read in total (1247480ms).
[15:19:43.901] <TB2>     INFO: 48148600 events read in total (1275770ms).
[15:20:12.207] <TB2>     INFO: 49216600 events read in total (1304076ms).
[15:20:40.608] <TB2>     INFO: 50288200 events read in total (1332477ms).
[15:21:08.830] <TB2>     INFO: 51357200 events read in total (1360699ms).
[15:21:37.147] <TB2>     INFO: 52425400 events read in total (1389016ms).
[15:22:05.456] <TB2>     INFO: 53496400 events read in total (1417325ms).
[15:22:33.669] <TB2>     INFO: 54565400 events read in total (1445538ms).
[15:23:01.873] <TB2>     INFO: 55633000 events read in total (1473742ms).
[15:23:30.048] <TB2>     INFO: 56701400 events read in total (1501917ms).
[15:23:58.344] <TB2>     INFO: 57772600 events read in total (1530213ms).
[15:24:26.635] <TB2>     INFO: 58841400 events read in total (1558504ms).
[15:24:33.046] <TB2>     INFO: 59072000 events read in total (1564915ms).
[15:24:33.068] <TB2>     INFO: Test took 1565995ms.
[15:24:33.130] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:33.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:33.279] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:34.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:34.493] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:35.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:35.699] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:36.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:36.864] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:38.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:38.055] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:39.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:39.213] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:40.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:40.394] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:41.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:41.552] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:42.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:42.738] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:43.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:43.896] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:45.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:45.046] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:46.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:46.208] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:47.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:47.373] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:48.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:48.549] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:49.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:49.737] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:50.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:50.878] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:52.034] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420433920
[15:24:52.062] <TB2>     INFO: PixTestScurves::scurves() done 
[15:24:52.062] <TB2>     INFO: Vcal mean:  35.08  35.16  35.10  35.05  35.10  35.07  35.02  35.09  35.14  35.11  35.12  35.07  35.00  35.14  35.12  35.10 
[15:24:52.062] <TB2>     INFO: Vcal RMS:    0.60   0.68   0.64   0.70   0.67   0.60   0.67   0.69   0.70   0.67   0.70   0.65   0.72   0.65   0.63   0.68 
[15:24:52.062] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:24:52.140] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:24:52.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:24:52.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:24:52.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:24:52.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:24:52.151] <TB2>     INFO: ######################################################################
[15:24:52.151] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:24:52.151] <TB2>     INFO: ######################################################################
[15:24:52.154] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:24:52.496] <TB2>     INFO: Expecting 41600 events.
[15:24:56.605] <TB2>     INFO: 41600 events read in total (3378ms).
[15:24:56.606] <TB2>     INFO: Test took 4452ms.
[15:24:56.614] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:56.614] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:24:56.614] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:24:56.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:24:56.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:24:56.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:24:56.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:24:56.962] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:24:57.306] <TB2>     INFO: Expecting 41600 events.
[15:25:01.437] <TB2>     INFO: 41600 events read in total (3416ms).
[15:25:01.438] <TB2>     INFO: Test took 4476ms.
[15:25:01.446] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:01.446] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:25:01.446] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:25:01.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.633
[15:25:01.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.804
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.218
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 189
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.175
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.846
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.087
[15:25:01.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 195
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.972
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.193
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.758
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,13] phvalue 187
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.101
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.164
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.09
[15:25:01.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 181
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.823
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 166
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.259
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.093
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.111
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:25:01.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:25:01.541] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:25:01.891] <TB2>     INFO: Expecting 41600 events.
[15:25:06.020] <TB2>     INFO: 41600 events read in total (3415ms).
[15:25:06.021] <TB2>     INFO: Test took 4480ms.
[15:25:06.029] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:06.029] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:25:06.029] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:25:06.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:25:06.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 12
[15:25:06.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8784
[15:25:06.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 85
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2495
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 73
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4368
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 84
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4085
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 77
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7625
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 78
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7412
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,68] phvalue 90
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4656
[15:25:06.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 78
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3037
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,67] phvalue 70
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6799
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.6122
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 76
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5958
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 77
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2943
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,11] phvalue 80
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.973
[15:25:06.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 59
[15:25:06.036] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2592
[15:25:06.036] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 80
[15:25:06.036] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2108
[15:25:06.036] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,24] phvalue 82
[15:25:06.036] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8346
[15:25:06.036] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 85
[15:25:06.037] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 0 0
[15:25:06.448] <TB2>     INFO: Expecting 2560 events.
[15:25:07.405] <TB2>     INFO: 2560 events read in total (242ms).
[15:25:07.406] <TB2>     INFO: Test took 1368ms.
[15:25:07.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:07.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[15:25:07.913] <TB2>     INFO: Expecting 2560 events.
[15:25:08.872] <TB2>     INFO: 2560 events read in total (243ms).
[15:25:08.872] <TB2>     INFO: Test took 1466ms.
[15:25:08.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:08.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[15:25:09.381] <TB2>     INFO: Expecting 2560 events.
[15:25:10.339] <TB2>     INFO: 2560 events read in total (243ms).
[15:25:10.339] <TB2>     INFO: Test took 1466ms.
[15:25:10.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:10.340] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 3 3
[15:25:10.845] <TB2>     INFO: Expecting 2560 events.
[15:25:11.802] <TB2>     INFO: 2560 events read in total (242ms).
[15:25:11.803] <TB2>     INFO: Test took 1463ms.
[15:25:11.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:11.803] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 4 4
[15:25:12.310] <TB2>     INFO: Expecting 2560 events.
[15:25:13.268] <TB2>     INFO: 2560 events read in total (243ms).
[15:25:13.268] <TB2>     INFO: Test took 1465ms.
[15:25:13.268] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:13.268] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 68, 5 5
[15:25:13.776] <TB2>     INFO: Expecting 2560 events.
[15:25:14.734] <TB2>     INFO: 2560 events read in total (243ms).
[15:25:14.735] <TB2>     INFO: Test took 1467ms.
[15:25:14.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:14.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 6 6
[15:25:15.242] <TB2>     INFO: Expecting 2560 events.
[15:25:16.199] <TB2>     INFO: 2560 events read in total (242ms).
[15:25:16.200] <TB2>     INFO: Test took 1463ms.
[15:25:16.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:16.200] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 67, 7 7
[15:25:16.707] <TB2>     INFO: Expecting 2560 events.
[15:25:17.667] <TB2>     INFO: 2560 events read in total (245ms).
[15:25:17.667] <TB2>     INFO: Test took 1467ms.
[15:25:17.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:17.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:25:18.176] <TB2>     INFO: Expecting 2560 events.
[15:25:19.133] <TB2>     INFO: 2560 events read in total (242ms).
[15:25:19.133] <TB2>     INFO: Test took 1465ms.
[15:25:19.133] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:19.133] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 9 9
[15:25:19.642] <TB2>     INFO: Expecting 2560 events.
[15:25:20.598] <TB2>     INFO: 2560 events read in total (241ms).
[15:25:20.599] <TB2>     INFO: Test took 1466ms.
[15:25:20.599] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:20.599] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 10 10
[15:25:21.106] <TB2>     INFO: Expecting 2560 events.
[15:25:22.062] <TB2>     INFO: 2560 events read in total (241ms).
[15:25:22.062] <TB2>     INFO: Test took 1463ms.
[15:25:22.062] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:22.062] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 11, 11 11
[15:25:22.570] <TB2>     INFO: Expecting 2560 events.
[15:25:23.527] <TB2>     INFO: 2560 events read in total (243ms).
[15:25:23.527] <TB2>     INFO: Test took 1465ms.
[15:25:23.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:23.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[15:25:24.034] <TB2>     INFO: Expecting 2560 events.
[15:25:24.990] <TB2>     INFO: 2560 events read in total (241ms).
[15:25:24.990] <TB2>     INFO: Test took 1462ms.
[15:25:24.991] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:24.991] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 13 13
[15:25:25.498] <TB2>     INFO: Expecting 2560 events.
[15:25:26.454] <TB2>     INFO: 2560 events read in total (241ms).
[15:25:26.455] <TB2>     INFO: Test took 1464ms.
[15:25:26.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:26.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 24, 14 14
[15:25:26.963] <TB2>     INFO: Expecting 2560 events.
[15:25:27.919] <TB2>     INFO: 2560 events read in total (242ms).
[15:25:27.919] <TB2>     INFO: Test took 1464ms.
[15:25:27.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:27.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 15 15
[15:25:28.427] <TB2>     INFO: Expecting 2560 events.
[15:25:29.385] <TB2>     INFO: 2560 events read in total (243ms).
[15:25:29.385] <TB2>     INFO: Test took 1466ms.
[15:25:29.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:29.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:25:29.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:25:29.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:25:29.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:25:29.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:25:29.385] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC7
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:25:29.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:25:29.389] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:29.895] <TB2>     INFO: Expecting 655360 events.
[15:25:41.721] <TB2>     INFO: 655360 events read in total (11110ms).
[15:25:41.731] <TB2>     INFO: Expecting 655360 events.
[15:25:53.366] <TB2>     INFO: 655360 events read in total (11091ms).
[15:25:53.382] <TB2>     INFO: Expecting 655360 events.
[15:26:05.125] <TB2>     INFO: 655360 events read in total (11178ms).
[15:26:05.145] <TB2>     INFO: Expecting 655360 events.
[15:26:16.750] <TB2>     INFO: 655360 events read in total (11049ms).
[15:26:16.775] <TB2>     INFO: Expecting 655360 events.
[15:26:28.420] <TB2>     INFO: 655360 events read in total (11091ms).
[15:26:28.448] <TB2>     INFO: Expecting 655360 events.
[15:26:40.047] <TB2>     INFO: 655360 events read in total (11050ms).
[15:26:40.080] <TB2>     INFO: Expecting 655360 events.
[15:26:51.660] <TB2>     INFO: 655360 events read in total (11038ms).
[15:26:51.697] <TB2>     INFO: Expecting 655360 events.
[15:27:03.271] <TB2>     INFO: 655360 events read in total (11035ms).
[15:27:03.312] <TB2>     INFO: Expecting 655360 events.
[15:27:14.934] <TB2>     INFO: 655360 events read in total (11085ms).
[15:27:14.979] <TB2>     INFO: Expecting 655360 events.
[15:27:26.680] <TB2>     INFO: 655360 events read in total (11168ms).
[15:27:26.729] <TB2>     INFO: Expecting 655360 events.
[15:27:38.382] <TB2>     INFO: 655360 events read in total (11126ms).
[15:27:38.435] <TB2>     INFO: Expecting 655360 events.
[15:27:50.044] <TB2>     INFO: 655360 events read in total (11082ms).
[15:27:50.102] <TB2>     INFO: Expecting 655360 events.
[15:28:01.718] <TB2>     INFO: 655360 events read in total (11089ms).
[15:28:01.782] <TB2>     INFO: Expecting 655360 events.
[15:28:13.357] <TB2>     INFO: 655360 events read in total (11049ms).
[15:28:13.426] <TB2>     INFO: Expecting 655360 events.
[15:28:25.137] <TB2>     INFO: 655360 events read in total (11184ms).
[15:28:25.211] <TB2>     INFO: Expecting 655360 events.
[15:28:36.849] <TB2>     INFO: 655360 events read in total (11112ms).
[15:28:36.924] <TB2>     INFO: Test took 187535ms.
[15:28:37.025] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:37.326] <TB2>     INFO: Expecting 655360 events.
[15:28:49.129] <TB2>     INFO: 655360 events read in total (11088ms).
[15:28:49.140] <TB2>     INFO: Expecting 655360 events.
[15:29:00.690] <TB2>     INFO: 655360 events read in total (10985ms).
[15:29:00.705] <TB2>     INFO: Expecting 655360 events.
[15:29:12.264] <TB2>     INFO: 655360 events read in total (10989ms).
[15:29:12.283] <TB2>     INFO: Expecting 655360 events.
[15:29:23.880] <TB2>     INFO: 655360 events read in total (11037ms).
[15:29:23.903] <TB2>     INFO: Expecting 655360 events.
[15:29:35.477] <TB2>     INFO: 655360 events read in total (11018ms).
[15:29:35.505] <TB2>     INFO: Expecting 655360 events.
[15:29:47.146] <TB2>     INFO: 655360 events read in total (11093ms).
[15:29:47.180] <TB2>     INFO: Expecting 655360 events.
[15:29:58.736] <TB2>     INFO: 655360 events read in total (11012ms).
[15:29:58.773] <TB2>     INFO: Expecting 655360 events.
[15:30:10.229] <TB2>     INFO: 655360 events read in total (10913ms).
[15:30:10.271] <TB2>     INFO: Expecting 655360 events.
[15:30:21.888] <TB2>     INFO: 655360 events read in total (11066ms).
[15:30:21.935] <TB2>     INFO: Expecting 655360 events.
[15:30:33.568] <TB2>     INFO: 655360 events read in total (11098ms).
[15:30:33.617] <TB2>     INFO: Expecting 655360 events.
[15:30:45.323] <TB2>     INFO: 655360 events read in total (11175ms).
[15:30:45.377] <TB2>     INFO: Expecting 655360 events.
[15:30:56.995] <TB2>     INFO: 655360 events read in total (11091ms).
[15:30:57.053] <TB2>     INFO: Expecting 655360 events.
[15:31:08.689] <TB2>     INFO: 655360 events read in total (11110ms).
[15:31:08.751] <TB2>     INFO: Expecting 655360 events.
[15:31:20.379] <TB2>     INFO: 655360 events read in total (11101ms).
[15:31:20.448] <TB2>     INFO: Expecting 655360 events.
[15:31:32.071] <TB2>     INFO: 655360 events read in total (11096ms).
[15:31:32.147] <TB2>     INFO: Expecting 655360 events.
[15:31:43.810] <TB2>     INFO: 655360 events read in total (11137ms).
[15:31:43.891] <TB2>     INFO: Test took 186866ms.
[15:31:44.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:31:44.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:31:44.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:31:44.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:31:44.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:31:44.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:31:44.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:31:44.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:31:44.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:31:44.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.078] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:31:44.078] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.078] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:31:44.078] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.079] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:31:44.079] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.079] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:31:44.079] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:31:44.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:31:44.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:44.080] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:31:44.080] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.087] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.094] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.101] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.108] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.115] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:31:44.122] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:31:44.129] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.135] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.142] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.149] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.156] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.163] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.170] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.177] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.183] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.190] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.197] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:44.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:31:44.232] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C0.dat
[15:31:44.232] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C1.dat
[15:31:44.232] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C2.dat
[15:31:44.232] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C3.dat
[15:31:44.232] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C4.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C5.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C6.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C7.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C8.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C9.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C10.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C11.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C12.dat
[15:31:44.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C13.dat
[15:31:44.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C14.dat
[15:31:44.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C15.dat
[15:31:44.579] <TB2>     INFO: Expecting 41600 events.
[15:31:48.396] <TB2>     INFO: 41600 events read in total (3102ms).
[15:31:48.397] <TB2>     INFO: Test took 4161ms.
[15:31:49.053] <TB2>     INFO: Expecting 41600 events.
[15:31:52.886] <TB2>     INFO: 41600 events read in total (3118ms).
[15:31:52.887] <TB2>     INFO: Test took 4183ms.
[15:31:53.545] <TB2>     INFO: Expecting 41600 events.
[15:31:57.360] <TB2>     INFO: 41600 events read in total (3100ms).
[15:31:57.360] <TB2>     INFO: Test took 4164ms.
[15:31:57.672] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:57.804] <TB2>     INFO: Expecting 2560 events.
[15:31:58.762] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:58.763] <TB2>     INFO: Test took 1091ms.
[15:31:58.766] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:59.271] <TB2>     INFO: Expecting 2560 events.
[15:32:00.231] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:00.232] <TB2>     INFO: Test took 1466ms.
[15:32:00.235] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:00.749] <TB2>     INFO: Expecting 2560 events.
[15:32:01.706] <TB2>     INFO: 2560 events read in total (242ms).
[15:32:01.706] <TB2>     INFO: Test took 1471ms.
[15:32:01.708] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:02.216] <TB2>     INFO: Expecting 2560 events.
[15:32:03.172] <TB2>     INFO: 2560 events read in total (241ms).
[15:32:03.172] <TB2>     INFO: Test took 1464ms.
[15:32:03.176] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:03.681] <TB2>     INFO: Expecting 2560 events.
[15:32:04.641] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:04.641] <TB2>     INFO: Test took 1465ms.
[15:32:04.643] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:05.150] <TB2>     INFO: Expecting 2560 events.
[15:32:06.110] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:06.111] <TB2>     INFO: Test took 1468ms.
[15:32:06.113] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:06.618] <TB2>     INFO: Expecting 2560 events.
[15:32:07.578] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:07.578] <TB2>     INFO: Test took 1465ms.
[15:32:07.580] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:08.087] <TB2>     INFO: Expecting 2560 events.
[15:32:09.047] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:09.047] <TB2>     INFO: Test took 1467ms.
[15:32:09.050] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:09.556] <TB2>     INFO: Expecting 2560 events.
[15:32:10.516] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:10.517] <TB2>     INFO: Test took 1468ms.
[15:32:10.519] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:11.025] <TB2>     INFO: Expecting 2560 events.
[15:32:11.984] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:11.984] <TB2>     INFO: Test took 1465ms.
[15:32:11.986] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:12.493] <TB2>     INFO: Expecting 2560 events.
[15:32:13.451] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:13.451] <TB2>     INFO: Test took 1465ms.
[15:32:13.454] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:13.960] <TB2>     INFO: Expecting 2560 events.
[15:32:14.917] <TB2>     INFO: 2560 events read in total (242ms).
[15:32:14.917] <TB2>     INFO: Test took 1464ms.
[15:32:14.919] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:15.426] <TB2>     INFO: Expecting 2560 events.
[15:32:16.383] <TB2>     INFO: 2560 events read in total (242ms).
[15:32:16.384] <TB2>     INFO: Test took 1465ms.
[15:32:16.386] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:16.893] <TB2>     INFO: Expecting 2560 events.
[15:32:17.851] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:17.852] <TB2>     INFO: Test took 1467ms.
[15:32:17.854] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:18.360] <TB2>     INFO: Expecting 2560 events.
[15:32:19.319] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:19.319] <TB2>     INFO: Test took 1465ms.
[15:32:19.321] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:19.827] <TB2>     INFO: Expecting 2560 events.
[15:32:20.786] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:20.787] <TB2>     INFO: Test took 1466ms.
[15:32:20.789] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:21.295] <TB2>     INFO: Expecting 2560 events.
[15:32:22.254] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:22.255] <TB2>     INFO: Test took 1466ms.
[15:32:22.257] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:22.763] <TB2>     INFO: Expecting 2560 events.
[15:32:23.722] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:23.722] <TB2>     INFO: Test took 1465ms.
[15:32:23.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:24.232] <TB2>     INFO: Expecting 2560 events.
[15:32:25.191] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:25.192] <TB2>     INFO: Test took 1467ms.
[15:32:25.193] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:25.700] <TB2>     INFO: Expecting 2560 events.
[15:32:26.658] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:26.658] <TB2>     INFO: Test took 1465ms.
[15:32:26.660] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:27.167] <TB2>     INFO: Expecting 2560 events.
[15:32:28.125] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:28.126] <TB2>     INFO: Test took 1466ms.
[15:32:28.128] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:28.635] <TB2>     INFO: Expecting 2560 events.
[15:32:29.591] <TB2>     INFO: 2560 events read in total (242ms).
[15:32:29.592] <TB2>     INFO: Test took 1464ms.
[15:32:29.594] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:30.100] <TB2>     INFO: Expecting 2560 events.
[15:32:31.058] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:31.059] <TB2>     INFO: Test took 1465ms.
[15:32:31.061] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:31.569] <TB2>     INFO: Expecting 2560 events.
[15:32:32.526] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:32.526] <TB2>     INFO: Test took 1466ms.
[15:32:32.528] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:33.037] <TB2>     INFO: Expecting 2560 events.
[15:32:33.996] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:33.996] <TB2>     INFO: Test took 1468ms.
[15:32:33.000] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:34.505] <TB2>     INFO: Expecting 2560 events.
[15:32:35.465] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:35.466] <TB2>     INFO: Test took 1466ms.
[15:32:35.468] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:35.975] <TB2>     INFO: Expecting 2560 events.
[15:32:36.936] <TB2>     INFO: 2560 events read in total (247ms).
[15:32:36.936] <TB2>     INFO: Test took 1468ms.
[15:32:36.938] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:37.445] <TB2>     INFO: Expecting 2560 events.
[15:32:38.402] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:38.402] <TB2>     INFO: Test took 1464ms.
[15:32:38.404] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:38.911] <TB2>     INFO: Expecting 2560 events.
[15:32:39.870] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:39.871] <TB2>     INFO: Test took 1467ms.
[15:32:39.873] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:40.379] <TB2>     INFO: Expecting 2560 events.
[15:32:41.337] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:41.338] <TB2>     INFO: Test took 1465ms.
[15:32:41.340] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:41.846] <TB2>     INFO: Expecting 2560 events.
[15:32:42.805] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:42.806] <TB2>     INFO: Test took 1466ms.
[15:32:42.809] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:43.314] <TB2>     INFO: Expecting 2560 events.
[15:32:44.273] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:44.273] <TB2>     INFO: Test took 1465ms.
[15:32:45.295] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:32:45.295] <TB2>     INFO: PH scale (per ROC):    76  83  89  77  80  88  82  78  78  75  81  79  77  83  82  79
[15:32:45.295] <TB2>     INFO: PH offset (per ROC):  166 173 159 173 171 152 167 176 172 175 171 170 187 163 163 163
[15:32:45.469] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:32:45.474] <TB2>     INFO: ######################################################################
[15:32:45.474] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:32:45.474] <TB2>     INFO: ######################################################################
[15:32:45.474] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:32:45.488] <TB2>     INFO: scanning low vcal = 10
[15:32:45.840] <TB2>     INFO: Expecting 41600 events.
[15:32:49.553] <TB2>     INFO: 41600 events read in total (2998ms).
[15:32:49.553] <TB2>     INFO: Test took 4065ms.
[15:32:49.555] <TB2>     INFO: scanning low vcal = 20
[15:32:50.061] <TB2>     INFO: Expecting 41600 events.
[15:32:53.778] <TB2>     INFO: 41600 events read in total (3002ms).
[15:32:53.778] <TB2>     INFO: Test took 4223ms.
[15:32:53.780] <TB2>     INFO: scanning low vcal = 30
[15:32:54.286] <TB2>     INFO: Expecting 41600 events.
[15:32:58.011] <TB2>     INFO: 41600 events read in total (3010ms).
[15:32:58.011] <TB2>     INFO: Test took 4231ms.
[15:32:58.013] <TB2>     INFO: scanning low vcal = 40
[15:32:58.519] <TB2>     INFO: Expecting 41600 events.
[15:33:02.781] <TB2>     INFO: 41600 events read in total (3546ms).
[15:33:02.782] <TB2>     INFO: Test took 4769ms.
[15:33:02.785] <TB2>     INFO: scanning low vcal = 50
[15:33:03.205] <TB2>     INFO: Expecting 41600 events.
[15:33:07.483] <TB2>     INFO: 41600 events read in total (3563ms).
[15:33:07.484] <TB2>     INFO: Test took 4699ms.
[15:33:07.488] <TB2>     INFO: scanning low vcal = 60
[15:33:07.907] <TB2>     INFO: Expecting 41600 events.
[15:33:12.158] <TB2>     INFO: 41600 events read in total (3536ms).
[15:33:12.159] <TB2>     INFO: Test took 4671ms.
[15:33:12.162] <TB2>     INFO: scanning low vcal = 70
[15:33:12.584] <TB2>     INFO: Expecting 41600 events.
[15:33:16.847] <TB2>     INFO: 41600 events read in total (3548ms).
[15:33:16.848] <TB2>     INFO: Test took 4686ms.
[15:33:16.851] <TB2>     INFO: scanning low vcal = 80
[15:33:17.275] <TB2>     INFO: Expecting 41600 events.
[15:33:21.541] <TB2>     INFO: 41600 events read in total (3551ms).
[15:33:21.542] <TB2>     INFO: Test took 4690ms.
[15:33:21.546] <TB2>     INFO: scanning low vcal = 90
[15:33:21.967] <TB2>     INFO: Expecting 41600 events.
[15:33:26.227] <TB2>     INFO: 41600 events read in total (3546ms).
[15:33:26.228] <TB2>     INFO: Test took 4682ms.
[15:33:26.231] <TB2>     INFO: scanning low vcal = 100
[15:33:26.654] <TB2>     INFO: Expecting 41600 events.
[15:33:31.032] <TB2>     INFO: 41600 events read in total (3663ms).
[15:33:31.033] <TB2>     INFO: Test took 4802ms.
[15:33:31.036] <TB2>     INFO: scanning low vcal = 110
[15:33:31.457] <TB2>     INFO: Expecting 41600 events.
[15:33:35.716] <TB2>     INFO: 41600 events read in total (3544ms).
[15:33:35.717] <TB2>     INFO: Test took 4681ms.
[15:33:35.720] <TB2>     INFO: scanning low vcal = 120
[15:33:36.142] <TB2>     INFO: Expecting 41600 events.
[15:33:40.392] <TB2>     INFO: 41600 events read in total (3536ms).
[15:33:40.393] <TB2>     INFO: Test took 4673ms.
[15:33:40.396] <TB2>     INFO: scanning low vcal = 130
[15:33:40.822] <TB2>     INFO: Expecting 41600 events.
[15:33:45.075] <TB2>     INFO: 41600 events read in total (3539ms).
[15:33:45.075] <TB2>     INFO: Test took 4679ms.
[15:33:45.078] <TB2>     INFO: scanning low vcal = 140
[15:33:45.501] <TB2>     INFO: Expecting 41600 events.
[15:33:49.756] <TB2>     INFO: 41600 events read in total (3540ms).
[15:33:49.757] <TB2>     INFO: Test took 4679ms.
[15:33:49.759] <TB2>     INFO: scanning low vcal = 150
[15:33:50.182] <TB2>     INFO: Expecting 41600 events.
[15:33:54.427] <TB2>     INFO: 41600 events read in total (3530ms).
[15:33:54.428] <TB2>     INFO: Test took 4668ms.
[15:33:54.431] <TB2>     INFO: scanning low vcal = 160
[15:33:54.855] <TB2>     INFO: Expecting 41600 events.
[15:33:59.134] <TB2>     INFO: 41600 events read in total (3564ms).
[15:33:59.135] <TB2>     INFO: Test took 4704ms.
[15:33:59.138] <TB2>     INFO: scanning low vcal = 170
[15:33:59.559] <TB2>     INFO: Expecting 41600 events.
[15:34:03.833] <TB2>     INFO: 41600 events read in total (3560ms).
[15:34:03.834] <TB2>     INFO: Test took 4696ms.
[15:34:03.838] <TB2>     INFO: scanning low vcal = 180
[15:34:04.256] <TB2>     INFO: Expecting 41600 events.
[15:34:08.512] <TB2>     INFO: 41600 events read in total (3541ms).
[15:34:08.513] <TB2>     INFO: Test took 4675ms.
[15:34:08.516] <TB2>     INFO: scanning low vcal = 190
[15:34:08.940] <TB2>     INFO: Expecting 41600 events.
[15:34:13.202] <TB2>     INFO: 41600 events read in total (3547ms).
[15:34:13.202] <TB2>     INFO: Test took 4686ms.
[15:34:13.205] <TB2>     INFO: scanning low vcal = 200
[15:34:13.628] <TB2>     INFO: Expecting 41600 events.
[15:34:17.876] <TB2>     INFO: 41600 events read in total (3534ms).
[15:34:17.876] <TB2>     INFO: Test took 4671ms.
[15:34:17.879] <TB2>     INFO: scanning low vcal = 210
[15:34:18.303] <TB2>     INFO: Expecting 41600 events.
[15:34:22.554] <TB2>     INFO: 41600 events read in total (3536ms).
[15:34:22.555] <TB2>     INFO: Test took 4676ms.
[15:34:22.557] <TB2>     INFO: scanning low vcal = 220
[15:34:22.979] <TB2>     INFO: Expecting 41600 events.
[15:34:27.255] <TB2>     INFO: 41600 events read in total (3560ms).
[15:34:27.256] <TB2>     INFO: Test took 4698ms.
[15:34:27.258] <TB2>     INFO: scanning low vcal = 230
[15:34:27.680] <TB2>     INFO: Expecting 41600 events.
[15:34:31.961] <TB2>     INFO: 41600 events read in total (3566ms).
[15:34:31.961] <TB2>     INFO: Test took 4703ms.
[15:34:31.964] <TB2>     INFO: scanning low vcal = 240
[15:34:32.383] <TB2>     INFO: Expecting 41600 events.
[15:34:36.634] <TB2>     INFO: 41600 events read in total (3536ms).
[15:34:36.635] <TB2>     INFO: Test took 4671ms.
[15:34:36.638] <TB2>     INFO: scanning low vcal = 250
[15:34:37.061] <TB2>     INFO: Expecting 41600 events.
[15:34:41.320] <TB2>     INFO: 41600 events read in total (3544ms).
[15:34:41.321] <TB2>     INFO: Test took 4683ms.
[15:34:41.325] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:34:41.745] <TB2>     INFO: Expecting 41600 events.
[15:34:46.011] <TB2>     INFO: 41600 events read in total (3552ms).
[15:34:46.012] <TB2>     INFO: Test took 4687ms.
[15:34:46.014] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:34:46.438] <TB2>     INFO: Expecting 41600 events.
[15:34:50.691] <TB2>     INFO: 41600 events read in total (3538ms).
[15:34:50.691] <TB2>     INFO: Test took 4677ms.
[15:34:50.695] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:34:51.118] <TB2>     INFO: Expecting 41600 events.
[15:34:55.394] <TB2>     INFO: 41600 events read in total (3561ms).
[15:34:55.395] <TB2>     INFO: Test took 4700ms.
[15:34:55.398] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:34:55.818] <TB2>     INFO: Expecting 41600 events.
[15:35:00.097] <TB2>     INFO: 41600 events read in total (3564ms).
[15:35:00.098] <TB2>     INFO: Test took 4700ms.
[15:35:00.102] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:35:00.523] <TB2>     INFO: Expecting 41600 events.
[15:35:04.774] <TB2>     INFO: 41600 events read in total (3536ms).
[15:35:04.775] <TB2>     INFO: Test took 4673ms.
[15:35:05.310] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:35:05.313] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:35:05.327] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:35:05.327] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:35:05.327] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:35:05.328] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:35:05.328] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:35:05.328] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:35:05.328] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:35:05.328] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:35:05.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:35:05.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:35:05.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:35:05.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:35:05.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:35:05.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:35:05.329] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:35:43.856] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:35:43.856] <TB2>     INFO: non-linearity mean:  0.954 0.963 0.959 0.954 0.965 0.950 0.957 0.957 0.959 0.953 0.965 0.957 0.954 0.962 0.961 0.954
[15:35:43.856] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.007 0.005 0.008 0.006 0.006 0.006 0.005 0.005 0.006 0.006 0.005 0.005 0.006
[15:35:43.856] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:35:43.881] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:35:43.904] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:35:43.928] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:35:43.951] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:35:43.975] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:35:43.998] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:35:44.021] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:35:44.045] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:35:44.068] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:35:44.092] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:35:44.115] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:35:44.138] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:35:44.161] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:35:44.185] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:35:44.208] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-31_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:35:44.231] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:35:44.231] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:35:44.239] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:35:44.239] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:35:44.242] <TB2>     INFO: ######################################################################
[15:35:44.242] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:35:44.242] <TB2>     INFO: ######################################################################
[15:35:44.257] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:35:44.267] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:35:44.267] <TB2>     INFO:     run 1 of 1
[15:35:44.268] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:44.609] <TB2>     INFO: Expecting 3120000 events.
[15:36:33.849] <TB2>     INFO: 1284100 events read in total (48525ms).
[15:37:23.871] <TB2>     INFO: 2566995 events read in total (98548ms).
[15:37:45.763] <TB2>     INFO: 3120000 events read in total (120440ms).
[15:37:45.809] <TB2>     INFO: Test took 121542ms.
[15:37:45.884] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:46.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:47.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:48.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:50.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:51.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:52.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:54.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:55.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:57.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:58.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:59.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:01.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:02.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:04.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:05.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:07.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:08.419] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367874048
[15:38:08.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:38:08.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.322, RMS = 0.918862
[15:38:08.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:38:08.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:38:08.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6156, RMS = 1.34328
[15:38:08.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:38:08.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:38:08.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0287, RMS = 2.13779
[15:38:08.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:38:08.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:38:08.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2503, RMS = 2.16479
[15:38:08.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:38:08.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:38:08.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 62.0777, RMS = 1.59117
[15:38:08.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[15:38:08.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:38:08.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 59.6618, RMS = 1.88928
[15:38:08.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[15:38:08.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:38:08.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5767, RMS = 1.29548
[15:38:08.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:38:08.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:38:08.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0207, RMS = 1.79294
[15:38:08.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:38:08.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:38:08.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.367, RMS = 1.72353
[15:38:08.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:38:08.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:38:08.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4136, RMS = 2.03635
[15:38:08.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:38:08.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:38:08.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.392, RMS = 1.57957
[15:38:08.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[15:38:08.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:38:08.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 60.1737, RMS = 1.86222
[15:38:08.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[15:38:08.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:38:08.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1501, RMS = 2.01565
[15:38:08.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:38:08.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:38:08.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5056, RMS = 1.19016
[15:38:08.487] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:38:08.488] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:38:08.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5835, RMS = 2.18184
[15:38:08.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:38:08.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:38:08.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2652, RMS = 2.41438
[15:38:08.489] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:38:08.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:38:08.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.864, RMS = 1.54401
[15:38:08.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:38:08.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:38:08.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9022, RMS = 1.52108
[15:38:08.490] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:38:08.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:38:08.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0105, RMS = 0.85305
[15:38:08.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:38:08.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:38:08.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6777, RMS = 1.77961
[15:38:08.491] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:38:08.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:38:08.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0521, RMS = 1.22015
[15:38:08.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:38:08.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:38:08.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3306, RMS = 1.57973
[15:38:08.492] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:38:08.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:38:08.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5627, RMS = 0.960442
[15:38:08.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:38:08.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:38:08.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4657, RMS = 1.5816
[15:38:08.493] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:38:08.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:38:08.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1861, RMS = 1.41809
[15:38:08.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:38:08.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:38:08.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9009, RMS = 1.63449
[15:38:08.494] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:38:08.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:38:08.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.2135, RMS = 1.3859
[15:38:08.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[15:38:08.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:38:08.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.858, RMS = 1.3916
[15:38:08.495] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 69
[15:38:08.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:38:08.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2161, RMS = 1.66672
[15:38:08.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:38:08.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:38:08.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7692, RMS = 1.72626
[15:38:08.496] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:38:08.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:38:08.497] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5815, RMS = 1.04196
[15:38:08.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:38:08.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:38:08.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9736, RMS = 1.33808
[15:38:08.498] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:38:08.502] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:38:08.502] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    0    3    0    0    0    0    0    0
[15:38:08.502] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:38:08.635] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:38:08.635] <TB2>     INFO: enter test to run
[15:38:08.635] <TB2>     INFO:   test:  no parameter change
[15:38:08.636] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:38:08.637] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:38:08.637] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.8 C
[15:38:08.637] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:38:09.110] <TB2>    QUIET: Connection to board 141 closed.
[15:38:09.111] <TB2>     INFO: pXar: this is the end, my friend
[15:38:09.112] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
