

================================================================
== Vitis HLS Report for 'bfs'
================================================================
* Date:           Thu Sep  1 13:46:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        bulk_HLS
* Solution:       bulk_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.059 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_horizons      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + loop_nodes        |        ?|        ?|         ?|          -|          -|   256|        no|
        |  ++ loop_neighbors  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       30|    -|     426|    448|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    215|    -|
|Register         |        -|    -|     568|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|    0|     994|   1047|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+-------------+---------+----+-----+-----+-----+
    |    Instance   |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------+-------------+---------+----+-----+-----+-----+
    |BUS_A_s_axi_U  |BUS_A_s_axi  |       30|   0|  426|  448|    0|
    +---------------+-------------+---------+----+-----+-----+-----+
    |Total          |             |       30|   0|  426|  448|    0|
    +---------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_263_p2       |         +|   0|  0|  71|          64|           1|
    |cnt_4_fu_353_p2          |         +|   0|  0|  71|          64|           1|
    |e_2_fu_341_p2            |         +|   0|  0|  71|          64|           1|
    |empty_20_fu_273_p2       |         +|   0|  0|  15|           8|           1|
    |n_1_fu_279_p2            |         +|   0|  0|  14|           9|           1|
    |icmp_ln30_fu_285_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln31_fu_310_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln34_1_fu_336_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln34_fu_330_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln38_fu_347_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln45_fu_296_p2      |      icmp|   0|  0|  29|          64|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 384|         485|         218|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  48|          9|    1|          9|
    |ap_enable_reg_pp0_iter1         |  14|          3|    1|          3|
    |ap_phi_mux_cnt_2_phi_fu_239_p4  |  14|          3|   64|        192|
    |ap_phi_mux_cnt_3_phi_fu_251_p6  |   9|          2|   64|        128|
    |ap_phi_mux_e_1_phi_fu_216_p4    |   9|          2|   64|        128|
    |cnt_1_reg_224                   |   9|          2|   64|        128|
    |cnt_3_reg_247                   |   9|          2|   64|        128|
    |cnt_reg_189                     |   9|          2|   64|        128|
    |e_1_reg_213                     |   9|          2|   64|        128|
    |horizon_reg_177                 |   9|          2|   64|        128|
    |level_address0                  |  25|          5|    8|         40|
    |level_counts_address0           |  14|          3|    4|         12|
    |level_counts_d0                 |  14|          3|   64|        192|
    |level_d0                        |  14|          3|    8|         24|
    |n_reg_202                       |   9|          2|    9|         18|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 215|         45|  607|       1386|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln27_reg_360         |  64|   0|   64|          0|
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cnt_1_reg_224            |  64|   0|   64|          0|
    |cnt_3_reg_247            |  64|   0|   64|          0|
    |cnt_reg_189              |  64|   0|   64|          0|
    |e_1_reg_213              |  64|   0|   64|          0|
    |e_2_reg_429              |  64|   0|   64|          0|
    |empty_20_reg_366         |   8|   0|    8|          0|
    |horizon_reg_177          |  64|   0|   64|          0|
    |icmp_ln31_reg_392        |   1|   0|    1|          0|
    |icmp_ln34_1_reg_415      |   1|   0|    1|          0|
    |icmp_ln34_reg_411        |   1|   0|    1|          0|
    |level_addr_2_reg_424     |   8|   0|    8|          0|
    |n_1_reg_371              |   9|   0|    9|          0|
    |n_reg_202                |   9|   0|    9|          0|
    |tmp_end_reg_406          |  64|   0|   64|          0|
    |zext_ln30_reg_379        |   9|   0|   64|         55|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 568|   0|  623|         55|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   16|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   16|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|           bfs|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|           bfs|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|           bfs|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

