{"vcs1":{"timestamp_begin":1711619120.415145835, "rt":1.18, "ut":0.31, "st":0.20}}
{"vcselab":{"timestamp_begin":1711619121.681177064, "rt":0.82, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1711619122.567718913, "rt":0.44, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711619119.760185942}
{"VCS_COMP_START_TIME": 1711619119.760185942}
{"VCS_COMP_END_TIME": 1711619124.255622027}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215172}}
