

================================================================
== Vivado HLS Report for 'watershed_algorithm'
================================================================
* Date:           Sun Apr 23 06:44:56 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sample
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.244|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  525312|  525312|      1026|          -|          -|   512|    no    |
        | + Loop 1.1  |    1024|    1024|         2|          -|          -|   512|    no    |
        |- Loop 2     |  787456|  787456|      1538|          -|          -|   512|    no    |
        | + Loop 2.1  |    1536|    1536|         3|          -|          -|   512|    no    |
        |- Loop 3     |       ?|       ?|  37 ~ 69 |          -|          -|     ?|    no    |
        | + Loop 3.1  |      32|      64|   4 ~ 8  |          -|          -|     8|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   844|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |     1664|      -|      4|     2|
|Multiplexer      |        -|      -|      -|   386|
|Register         |        -|      -|    743|     -|
+-----------------+---------+-------+-------+------+
|Total            |     1664|      0|    747|  1232|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |     4160|      0|      4|    15|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------+---------+---+----+--------+-----+------+-------------+
    |       Memory      |                 Module                 | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------+---------+---+----+--------+-----+------+-------------+
    |queue_0_U          |connectedComponents_equivLabels_parent  |      512|  0|   0|  262144|   32|     1|      8388608|
    |queue_1_U          |connectedComponents_equivLabels_parent  |      512|  0|   0|  262144|   32|     1|      8388608|
    |dist_U             |connectedComponents_equivLabels_parent  |      512|  0|   0|  262144|   32|     1|      8388608|
    |neighbours_0_U     |watershed_algorithm_neighbours_0        |        0|  2|   1|       8|    2|     1|           16|
    |neighbours_1_U     |watershed_algorithm_neighbours_1        |        0|  2|   1|       8|    2|     1|           16|
    |watershedOutput_U  |watershed_algorithm_watershedOutput     |      128|  0|   0|  262144|    8|     1|      2097152|
    +-------------------+----------------------------------------+---------+---+----+--------+-----+------+-------------+
    |Total              |                                        |     1664|  4|   2| 1048592|  108|     6|     27263008|
    +-------------------+----------------------------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_378_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_3_fu_449_p2                   |     +    |      0|  0|  17|          10|           1|
    |j_1_fu_406_p2                   |     +    |      0|  0|  17|          10|           1|
    |j_3_fu_477_p2                   |     +    |      0|  0|  17|          10|           1|
    |k_1_fu_557_p2                   |     +    |      0|  0|  13|           4|           1|
    |ni_fu_615_p2                    |     +    |      0|  0|  39|          32|          32|
    |nj_fu_623_p2                    |     +    |      0|  0|  39|          32|          32|
    |num_labels_1_fu_579_p2          |     +    |      0|  0|  39|           1|          32|
    |queue_end_2_fu_432_p2           |     +    |      0|  0|  39|          32|           1|
    |queue_end_3_fu_800_p2           |     +    |      0|  0|  39|          32|           1|
    |queue_start_1_fu_511_p2         |     +    |      0|  0|  39|          32|           1|
    |tmp_12_fu_487_p2                |     +    |      0|  0|  27|          20|          20|
    |tmp_15_fu_589_p2                |     +    |      0|  0|  15|           2|           8|
    |tmp_25_fu_782_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_28_fu_722_p2                |     +    |      0|  0|  27|          20|          20|
    |tmp_7_fu_539_p2                 |     +    |      0|  0|  27|          20|          20|
    |tmp_s_fu_416_p2                 |     +    |      0|  0|  27|          20|          20|
    |or_cond6_fu_700_p2              |    and   |      0|  0|   8|           1|           1|
    |tmp1_fu_688_p2                  |    and   |      0|  0|   8|           1|           1|
    |tmp2_fu_694_p2                  |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_471_p2             |   icmp   |      0|  0|  13|          10|          11|
    |exitcond2_fu_443_p2             |   icmp   |      0|  0|  13|          10|          11|
    |exitcond3_fu_400_p2             |   icmp   |      0|  0|  13|          10|          11|
    |exitcond4_fu_372_p2             |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_551_p2              |   icmp   |      0|  0|  11|           4|           5|
    |grp_fu_354_p2                   |   icmp   |      0|  0|  11|           8|           1|
    |icmp1_fu_745_p2                 |   icmp   |      0|  0|  11|           7|           1|
    |icmp7_fu_682_p2                 |   icmp   |      0|  0|  18|          23|           1|
    |icmp_fu_652_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |tmp_10_fu_569_p2                |   icmp   |      0|  0|  18|          32|          19|
    |tmp_22_fu_755_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_24_fu_777_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_26_fu_788_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_505_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |min_label_1_fu_769_p3           |  select  |      0|  0|  32|           1|          32|
    |min_label_3_min_labe_fu_761_p3  |  select  |      0|  0|  32|           1|          32|
    |num_labels_2_fu_604_p3          |  select  |      0|  0|  32|           1|          32|
    |storemerge1_cast_cas_fu_497_p3  |  select  |      0|  0|  19|           1|           1|
    |storemerge_fu_595_p3            |  select  |      0|  0|   8|           1|           8|
    |rev4_fu_666_p2                  |    xor   |      0|  0|   8|           1|           2|
    |rev_fu_636_p2                   |    xor   |      0|  0|   8|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 844|         570|         481|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  101|         21|    1|         21|
    |ap_phi_mux_min_label_be_phi_fu_337_p10  |    9|          2|   32|         64|
    |dist_address0                           |   21|          4|   18|         72|
    |dist_d0                                 |   15|          3|   32|         96|
    |grayOutput_address0                     |   15|          3|   18|         54|
    |i1_reg_265                              |    9|          2|   10|         20|
    |i_reg_243                               |    9|          2|   10|         20|
    |j2_reg_276                              |    9|          2|   10|         20|
    |j_reg_254                               |    9|          2|   10|         20|
    |k_reg_322                               |    9|          2|    4|          8|
    |min_label_be_reg_333                    |   15|          3|   32|         96|
    |min_label_reg_310                       |    9|          2|   32|         64|
    |num_labels_reg_298                      |    9|          2|   32|         64|
    |queue_0_address0                        |   21|          4|   18|         72|
    |queue_0_d0                              |   15|          3|   32|         96|
    |queue_1_address0                        |   21|          4|   18|         72|
    |queue_1_d0                              |   15|          3|   32|         96|
    |queue_end_1_fu_80                       |    9|          2|   32|         64|
    |queue_end_fu_64                         |    9|          2|   32|         64|
    |queue_start_reg_287                     |    9|          2|   32|         64|
    |watershedOutput_address0                |   33|          6|   18|        108|
    |watershedOutput_d0                      |   15|          3|    8|         24|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  386|         79|  463|       1279|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  20|   0|   20|          0|
    |dist_addr_2_reg_1015             |  18|   0|   18|          0|
    |dist_addr_reg_948                |  18|   0|   18|          0|
    |dist_load_1_reg_1036             |  32|   0|   32|          0|
    |grayOutput_addr_1_reg_1005       |  18|   0|   18|          0|
    |grayOutput_load_1_reg_953        |   8|   0|    8|          0|
    |i1_reg_265                       |  10|   0|   10|          0|
    |i_1_reg_831                      |  10|   0|   10|          0|
    |i_3_reg_865                      |  10|   0|   10|          0|
    |i_4_reg_923                      |  32|   0|   32|          0|
    |i_cast7_reg_823                  |  10|   0|   32|         22|
    |i_reg_243                        |  10|   0|   10|          0|
    |j2_reg_276                       |  10|   0|   10|          0|
    |j_1_reg_849                      |  10|   0|   10|          0|
    |j_2_reg_928                      |  32|   0|   32|          0|
    |j_3_reg_885                      |  10|   0|   10|          0|
    |j_cast6_reg_841                  |  10|   0|   32|         22|
    |j_reg_254                        |  10|   0|   10|          0|
    |k_1_reg_961                      |   4|   0|    4|          0|
    |k_reg_322                        |   4|   0|    4|          0|
    |min_label_1_reg_1020             |  32|   0|   32|          0|
    |min_label_be_reg_333             |  32|   0|   32|          0|
    |min_label_reg_310                |  32|   0|   32|          0|
    |neighbours_0_load_reg_981        |   2|   0|    2|          0|
    |neighbours_1_load_reg_986        |   2|   0|    2|          0|
    |ni_reg_991                       |  32|   0|   32|          0|
    |nj_reg_996                       |  32|   0|   32|          0|
    |num_labels_reg_298               |  32|   0|   32|          0|
    |or_cond6_reg_1001                |   1|   0|    1|          0|
    |queue_end_1_fu_80                |  32|   0|   32|          0|
    |queue_end_fu_64                  |  32|   0|   32|          0|
    |queue_end_load_reg_818           |  32|   0|   32|          0|
    |queue_start_1_reg_908            |  32|   0|   32|          0|
    |queue_start_reg_287              |  32|   0|   32|          0|
    |tmp_1_cast_reg_836               |  10|   0|   20|         10|
    |tmp_20_cast_reg_870              |  10|   0|   20|         10|
    |tmp_23_reg_1028                  |   1|   0|    1|          0|
    |tmp_24_reg_1032                  |   1|   0|    1|          0|
    |tmp_26_reg_1041                  |   1|   0|    1|          0|
    |tmp_32_cast_reg_890              |  20|   0|   64|         44|
    |tmp_7_reg_933                    |  20|   0|   20|          0|
    |tmp_8_reg_900                    |   1|   0|    1|          0|
    |watershedOutput_addr_1_reg_943   |  18|   0|   18|          0|
    |watershedOutput_addr_3_reg_1010  |  18|   0|   18|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 743|   0|  851|        108|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | watershed_algorithm | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | watershed_algorithm | return value |
|ap_start             |  in |    1| ap_ctrl_hs | watershed_algorithm | return value |
|ap_done              | out |    1| ap_ctrl_hs | watershed_algorithm | return value |
|ap_idle              | out |    1| ap_ctrl_hs | watershed_algorithm | return value |
|ap_ready             | out |    1| ap_ctrl_hs | watershed_algorithm | return value |
|grayOutput_address0  | out |   18|  ap_memory |      grayOutput     |     array    |
|grayOutput_ce0       | out |    1|  ap_memory |      grayOutput     |     array    |
|grayOutput_q0        |  in |    8|  ap_memory |      grayOutput     |     array    |
+---------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	5  / (exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond2)
	9  / (exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / (tmp_5)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond)
	9  / (exitcond)
14 --> 
	15  / true
15 --> 
	16  / (or_cond6)
	20  / (!or_cond6)
16 --> 
	17  / (tmp_23)
	20  / (!tmp_23)
17 --> 
	18  / (tmp_24)
	20  / (!tmp_24)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%queue_end = alloca i32"   --->   Operation 21 'alloca' 'queue_end' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%queue_0 = alloca [262144 x i32], align 16" [segmentation.cpp:480]   --->   Operation 22 'alloca' 'queue_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%queue_1 = alloca [262144 x i32], align 16" [segmentation.cpp:480]   --->   Operation 23 'alloca' 'queue_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%dist = alloca [262144 x i32], align 4" [segmentation.cpp:494]   --->   Operation 24 'alloca' 'dist' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "store i32 0, i32* %queue_end"   --->   Operation 25 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 26 [1/1] (1.66ns)   --->   "br label %.loopexit" [segmentation.cpp:483]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%queue_end_load = load i32* %queue_end"   --->   Operation 28 'load' 'queue_end_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_cast7 = zext i10 %i to i32" [segmentation.cpp:483]   --->   Operation 29 'zext' 'i_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.70ns)   --->   "%exitcond4 = icmp eq i10 %i, -512" [segmentation.cpp:483]   --->   Operation 30 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.12ns)   --->   "%i_1 = add i10 %i, 1" [segmentation.cpp:483]   --->   Operation 32 'add' 'i_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader8.preheader, label %.preheader9.preheader" [segmentation.cpp:483]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i, i9 0)" [segmentation.cpp:483]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i19 %tmp to i20" [segmentation.cpp:484]   --->   Operation 35 'zext' 'tmp_1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.66ns)   --->   "br label %.preheader9" [segmentation.cpp:484]   --->   Operation 36 'br' <Predicate = (!exitcond4)> <Delay = 1.66>
ST_2 : Operation 37 [1/1] (1.66ns)   --->   "br label %.preheader8" [segmentation.cpp:495]   --->   Operation 37 'br' <Predicate = (exitcond4)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %.preheader9.preheader ], [ %j_1, %.preheader9.backedge ]"   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast6 = zext i10 %j to i32" [segmentation.cpp:484]   --->   Operation 39 'zext' 'j_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.70ns)   --->   "%exitcond3 = icmp eq i10 %j, -512" [segmentation.cpp:484]   --->   Operation 40 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 41 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.12ns)   --->   "%j_1 = add i10 %j, 1" [segmentation.cpp:484]   --->   Operation 42 'add' 'j_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %1" [segmentation.cpp:484]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i10 %j to i20" [segmentation.cpp:485]   --->   Operation 44 'zext' 'tmp_3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.25ns)   --->   "%tmp_s = add i20 %tmp_1_cast, %tmp_3_cast" [segmentation.cpp:485]   --->   Operation 45 'add' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i20 %tmp_s to i64" [segmentation.cpp:485]   --->   Operation 46 'zext' 'tmp_28_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%watershedOutput_addr = getelementptr [262144 x i8]* @watershedOutput, i64 0, i64 %tmp_28_cast" [segmentation.cpp:485]   --->   Operation 47 'getelementptr' 'watershedOutput_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%watershedOutput_load = load i8* %watershedOutput_addr, align 1" [segmentation.cpp:485]   --->   Operation 48 'load' 'watershedOutput_load' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.73>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%watershedOutput_load = load i8* %watershedOutput_addr, align 1" [segmentation.cpp:485]   --->   Operation 50 'load' 'watershedOutput_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_4 : Operation 51 [1/1] (1.47ns)   --->   "%tmp_4 = icmp eq i8 %watershedOutput_load, 1" [segmentation.cpp:485]   --->   Operation 51 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %2, label %.preheader9.backedge" [segmentation.cpp:485]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%queue_end_load_1 = load i32* %queue_end" [segmentation.cpp:488]   --->   Operation 53 'load' 'queue_end_load_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %queue_end_load_1 to i64" [segmentation.cpp:486]   --->   Operation 54 'sext' 'tmp_6' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%queue_0_addr_1 = getelementptr [262144 x i32]* %queue_0, i64 0, i64 %tmp_6" [segmentation.cpp:486]   --->   Operation 55 'getelementptr' 'queue_0_addr_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.25ns)   --->   "store i32 %i_cast7, i32* %queue_0_addr_1, align 8" [segmentation.cpp:486]   --->   Operation 56 'store' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%queue_1_addr_1 = getelementptr [262144 x i32]* %queue_1, i64 0, i64 %tmp_6" [segmentation.cpp:487]   --->   Operation 57 'getelementptr' 'queue_1_addr_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.25ns)   --->   "store i32 %j_cast6, i32* %queue_1_addr_1, align 4" [segmentation.cpp:487]   --->   Operation 58 'store' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_4 : Operation 59 [1/1] (2.70ns)   --->   "%queue_end_2 = add nsw i32 %queue_end_load_1, 1" [segmentation.cpp:488]   --->   Operation 59 'add' 'queue_end_2' <Predicate = (tmp_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.66ns)   --->   "store i32 %queue_end_2, i32* %queue_end" [segmentation.cpp:488]   --->   Operation 60 'store' <Predicate = (tmp_4)> <Delay = 1.66>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader9.backedge" [segmentation.cpp:489]   --->   Operation 61 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.12>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ %i_3, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 63 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.70ns)   --->   "%exitcond2 = icmp eq i10 %i1, -512" [segmentation.cpp:495]   --->   Operation 64 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 65 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.12ns)   --->   "%i_3 = add i10 %i1, 1" [segmentation.cpp:495]   --->   Operation 66 'add' 'i_3' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %.preheader7.preheader" [segmentation.cpp:495]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i1, i9 0)" [segmentation.cpp:495]   --->   Operation 68 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i19 %tmp_2 to i20" [segmentation.cpp:496]   --->   Operation 69 'zext' 'tmp_20_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.66ns)   --->   "br label %.preheader7" [segmentation.cpp:496]   --->   Operation 70 'br' <Predicate = (!exitcond2)> <Delay = 1.66>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%queue_end_1 = alloca i32"   --->   Operation 71 'alloca' 'queue_end_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.66ns)   --->   "store i32 %queue_end_load, i32* %queue_end_1"   --->   Operation 72 'store' <Predicate = (exitcond2)> <Delay = 1.66>
ST_5 : Operation 73 [1/1] (1.66ns)   --->   "br label %.preheader" [segmentation.cpp:506]   --->   Operation 73 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 6 <SV = 3> <Delay = 5.50>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%j2 = phi i10 [ %j_3, %3 ], [ 0, %.preheader7.preheader ]"   --->   Operation 74 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.70ns)   --->   "%exitcond1 = icmp eq i10 %j2, -512" [segmentation.cpp:496]   --->   Operation 75 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 76 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.12ns)   --->   "%j_3 = add i10 %j2, 1" [segmentation.cpp:496]   --->   Operation 77 'add' 'j_3' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader8.loopexit, label %3" [segmentation.cpp:496]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %j2 to i20" [segmentation.cpp:497]   --->   Operation 79 'zext' 'tmp_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.25ns)   --->   "%tmp_12 = add i20 %tmp_20_cast, %tmp_7_cast" [segmentation.cpp:497]   --->   Operation 80 'add' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i20 %tmp_12 to i64" [segmentation.cpp:497]   --->   Operation 81 'zext' 'tmp_32_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%watershedOutput_addr_2 = getelementptr [262144 x i8]* @watershedOutput, i64 0, i64 %tmp_32_cast" [segmentation.cpp:497]   --->   Operation 82 'getelementptr' 'watershedOutput_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (3.25ns)   --->   "%watershedOutput_load_1 = load i8* %watershedOutput_addr_2, align 1" [segmentation.cpp:497]   --->   Operation 83 'load' 'watershedOutput_load_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 84 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.73>
ST_7 : Operation 85 [1/2] (3.25ns)   --->   "%watershedOutput_load_1 = load i8* %watershedOutput_addr_2, align 1" [segmentation.cpp:497]   --->   Operation 85 'load' 'watershedOutput_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_7 : Operation 86 [1/1] (1.47ns)   --->   "%tmp_8 = icmp eq i8 %watershedOutput_load_1, 1" [segmentation.cpp:497]   --->   Operation 86 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 4.62>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%dist_addr_1 = getelementptr [262144 x i32]* %dist, i64 0, i64 %tmp_32_cast" [segmentation.cpp:498]   --->   Operation 87 'getelementptr' 'dist_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.37ns)   --->   "%storemerge1_cast_cas = select i1 %tmp_8, i32 0, i32 262145" [segmentation.cpp:497]   --->   Operation 88 'select' 'storemerge1_cast_cas' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (3.25ns)   --->   "store i32 %storemerge1_cast_cas, i32* %dist_addr_1, align 4" [segmentation.cpp:498]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader7" [segmentation.cpp:496]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.25>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%queue_start = phi i32 [ %queue_start_1, %_ifconv1 ], [ 0, %.preheader.preheader ]"   --->   Operation 91 'phi' 'queue_start' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%num_labels = phi i32 [ %num_labels_2, %_ifconv1 ], [ 0, %.preheader.preheader ]"   --->   Operation 92 'phi' 'num_labels' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%queue_end_1_load = load i32* %queue_end_1"   --->   Operation 93 'load' 'queue_end_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (2.43ns)   --->   "%tmp_5 = icmp slt i32 %queue_start, %queue_end_1_load" [segmentation.cpp:506]   --->   Operation 94 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (2.70ns)   --->   "%queue_start_1 = add nsw i32 %queue_start, 1" [segmentation.cpp:510]   --->   Operation 95 'add' 'queue_start_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %9" [segmentation.cpp:506]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %queue_start to i64" [segmentation.cpp:508]   --->   Operation 97 'sext' 'tmp_9' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%queue_0_addr = getelementptr [262144 x i32]* %queue_0, i64 0, i64 %tmp_9" [segmentation.cpp:508]   --->   Operation 98 'getelementptr' 'queue_0_addr' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (3.25ns)   --->   "%i_4 = load i32* %queue_0_addr, align 8" [segmentation.cpp:508]   --->   Operation 99 'load' 'i_4' <Predicate = (tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%queue_1_addr = getelementptr [262144 x i32]* %queue_1, i64 0, i64 %tmp_9" [segmentation.cpp:509]   --->   Operation 100 'getelementptr' 'queue_1_addr' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (3.25ns)   --->   "%j_2 = load i32* %queue_1_addr, align 4" [segmentation.cpp:509]   --->   Operation 101 'load' 'j_2' <Predicate = (tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "ret void" [segmentation.cpp:540]   --->   Operation 102 'ret' <Predicate = (!tmp_5)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 5.54>
ST_10 : Operation 103 [1/2] (3.25ns)   --->   "%i_4 = load i32* %queue_0_addr, align 8" [segmentation.cpp:508]   --->   Operation 103 'load' 'i_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_10 : Operation 104 [1/2] (3.25ns)   --->   "%j_2 = load i32* %queue_1_addr, align 4" [segmentation.cpp:509]   --->   Operation 104 'load' 'j_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %j_2 to i20" [segmentation.cpp:509]   --->   Operation 105 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %i_4 to i11" [segmentation.cpp:508]   --->   Operation 106 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_30_cast = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %tmp_3, i9 0)" [segmentation.cpp:521]   --->   Operation 107 'bitconcatenate' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (2.28ns)   --->   "%tmp_7 = add i20 %tmp_30_cast, %tmp_1" [segmentation.cpp:521]   --->   Operation 108 'add' 'tmp_7' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 3.25>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i20 %tmp_7 to i64" [segmentation.cpp:521]   --->   Operation 109 'sext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%grayOutput_addr = getelementptr [262144 x i8]* @grayOutput, i64 0, i64 %tmp_31_cast" [segmentation.cpp:521]   --->   Operation 110 'getelementptr' 'grayOutput_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%watershedOutput_addr_1 = getelementptr [262144 x i8]* @watershedOutput, i64 0, i64 %tmp_31_cast" [segmentation.cpp:523]   --->   Operation 111 'getelementptr' 'watershedOutput_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%dist_addr = getelementptr [262144 x i32]* %dist, i64 0, i64 %tmp_31_cast" [segmentation.cpp:521]   --->   Operation 112 'getelementptr' 'dist_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.25ns)   --->   "%grayOutput_load_1 = load i8* %grayOutput_addr, align 1" [segmentation.cpp:521]   --->   Operation 113 'load' 'grayOutput_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 12 <SV = 6> <Delay = 3.25>
ST_12 : Operation 114 [1/2] (3.25ns)   --->   "%grayOutput_load_1 = load i8* %grayOutput_addr, align 1" [segmentation.cpp:521]   --->   Operation 114 'load' 'grayOutput_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_12 : Operation 115 [1/1] (1.66ns)   --->   "br label %._crit_edge10" [segmentation.cpp:514]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.66>

State 13 <SV = 7> <Delay = 7.06>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%min_label = phi i32 [ 262145, %4 ], [ %min_label_be, %._crit_edge10.backedge ]" [segmentation.cpp:518]   --->   Operation 116 'phi' 'min_label' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %4 ], [ %k_1, %._crit_edge10.backedge ]"   --->   Operation 117 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %k, -8" [segmentation.cpp:514]   --->   Operation 118 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 119 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (1.77ns)   --->   "%k_1 = add i4 %k, 1" [segmentation.cpp:514]   --->   Operation 120 'add' 'k_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ifconv1, label %5" [segmentation.cpp:514]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11 = zext i4 %k to i64" [segmentation.cpp:515]   --->   Operation 122 'zext' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%neighbours_0_addr = getelementptr [8 x i2]* @neighbours_0, i64 0, i64 %tmp_11" [segmentation.cpp:515]   --->   Operation 123 'getelementptr' 'neighbours_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (3.25ns)   --->   "%neighbours_0_load = load i2* %neighbours_0_addr, align 1" [segmentation.cpp:515]   --->   Operation 124 'load' 'neighbours_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%neighbours_1_addr = getelementptr [8 x i2]* @neighbours_1, i64 0, i64 %tmp_11" [segmentation.cpp:516]   --->   Operation 125 'getelementptr' 'neighbours_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (3.25ns)   --->   "%neighbours_1_load = load i2* %neighbours_1_addr, align 1" [segmentation.cpp:516]   --->   Operation 126 'load' 'neighbours_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_13 : Operation 127 [1/1] (2.43ns)   --->   "%tmp_10 = icmp slt i32 %min_label, 262145" [segmentation.cpp:533]   --->   Operation 127 'icmp' 'tmp_10' <Predicate = (exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %min_label to i8" [segmentation.cpp:534]   --->   Operation 128 'trunc' 'tmp_13' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (2.70ns)   --->   "%num_labels_1 = add nsw i32 1, %num_labels" [segmentation.cpp:536]   --->   Operation 129 'add' 'num_labels_1' <Predicate = (exitcond)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %num_labels to i8" [segmentation.cpp:537]   --->   Operation 130 'trunc' 'tmp_14' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (2.11ns)   --->   "%tmp_15 = add i8 2, %tmp_14" [segmentation.cpp:537]   --->   Operation 131 'add' 'tmp_15' <Predicate = (exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (1.37ns)   --->   "%storemerge = select i1 %tmp_10, i8 %tmp_13, i8 %tmp_15" [segmentation.cpp:537]   --->   Operation 132 'select' 'storemerge' <Predicate = (exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (1.37ns)   --->   "%num_labels_2 = select i1 %tmp_10, i32 %num_labels, i32 %num_labels_1" [segmentation.cpp:536]   --->   Operation 133 'select' 'num_labels_2' <Predicate = (exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %storemerge, i8* %watershedOutput_addr_1, align 1" [segmentation.cpp:534]   --->   Operation 134 'store' <Predicate = (exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 135 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 3.25>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%neighbours_0_load = load i2* %neighbours_0_addr, align 1" [segmentation.cpp:515]   --->   Operation 136 'load' 'neighbours_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_14 : Operation 137 [1/2] (3.25ns)   --->   "%neighbours_1_load = load i2* %neighbours_1_addr, align 1" [segmentation.cpp:516]   --->   Operation 137 'load' 'neighbours_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>

State 15 <SV = 9> <Delay = 8.24>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%neighbours_0_load_ca = sext i2 %neighbours_0_load to i32" [segmentation.cpp:515]   --->   Operation 138 'sext' 'neighbours_0_load_ca' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (2.70ns)   --->   "%ni = add nsw i32 %i_4, %neighbours_0_load_ca" [segmentation.cpp:515]   --->   Operation 139 'add' 'ni' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%neighbours_1_load_ca = sext i2 %neighbours_1_load to i32" [segmentation.cpp:516]   --->   Operation 140 'sext' 'neighbours_1_load_ca' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (2.70ns)   --->   "%nj = add nsw i32 %j_2, %neighbours_1_load_ca" [segmentation.cpp:516]   --->   Operation 141 'add' 'nj' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ni, i32 31)" [segmentation.cpp:517]   --->   Operation 142 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%rev = xor i1 %tmp_16, true" [segmentation.cpp:517]   --->   Operation 143 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_17 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %ni, i32 9, i32 31)" [segmentation.cpp:517]   --->   Operation 144 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (2.40ns)   --->   "%icmp = icmp slt i23 %tmp_17, 1" [segmentation.cpp:517]   --->   Operation 145 'icmp' 'icmp' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nj, i32 31)" [segmentation.cpp:517]   --->   Operation 146 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%rev4 = xor i1 %tmp_18, true" [segmentation.cpp:517]   --->   Operation 147 'xor' 'rev4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_19 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %nj, i32 9, i32 31)" [segmentation.cpp:517]   --->   Operation 148 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (2.40ns)   --->   "%icmp7 = icmp slt i23 %tmp_19, 1" [segmentation.cpp:517]   --->   Operation 149 'icmp' 'icmp7' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp1 = and i1 %icmp, %rev" [segmentation.cpp:517]   --->   Operation 150 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp2 = and i1 %icmp7, %rev4" [segmentation.cpp:517]   --->   Operation 151 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.94ns) (out node of the LUT)   --->   "%or_cond6 = and i1 %tmp2, %tmp1" [segmentation.cpp:517]   --->   Operation 152 'and' 'or_cond6' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (1.66ns)   --->   "br i1 %or_cond6, label %_ifconv, label %._crit_edge10.backedge" [segmentation.cpp:517]   --->   Operation 153 'br' <Predicate = true> <Delay = 1.66>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %nj to i20" [segmentation.cpp:516]   --->   Operation 154 'trunc' 'tmp_20' <Predicate = (or_cond6)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %ni to i11" [segmentation.cpp:515]   --->   Operation 155 'trunc' 'tmp_21' <Predicate = (or_cond6)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_34_cast = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %tmp_21, i9 0)" [segmentation.cpp:521]   --->   Operation 156 'bitconcatenate' 'tmp_34_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (2.28ns)   --->   "%tmp_28 = add i20 %tmp_34_cast, %tmp_20" [segmentation.cpp:521]   --->   Operation 157 'add' 'tmp_28' <Predicate = (or_cond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i20 %tmp_28 to i64" [segmentation.cpp:521]   --->   Operation 158 'zext' 'tmp_35_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%grayOutput_addr_1 = getelementptr [262144 x i8]* @grayOutput, i64 0, i64 %tmp_35_cast" [segmentation.cpp:521]   --->   Operation 159 'getelementptr' 'grayOutput_addr_1' <Predicate = (or_cond6)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%watershedOutput_addr_3 = getelementptr [262144 x i8]* @watershedOutput, i64 0, i64 %tmp_35_cast" [segmentation.cpp:518]   --->   Operation 160 'getelementptr' 'watershedOutput_addr_3' <Predicate = (or_cond6)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%dist_addr_2 = getelementptr [262144 x i32]* %dist, i64 0, i64 %tmp_35_cast" [segmentation.cpp:521]   --->   Operation 161 'getelementptr' 'dist_addr_2' <Predicate = (or_cond6)> <Delay = 0.00>
ST_15 : Operation 162 [2/2] (3.25ns)   --->   "%watershedOutput_load_2 = load i8* %watershedOutput_addr_3, align 1" [segmentation.cpp:518]   --->   Operation 162 'load' 'watershedOutput_load_2' <Predicate = (or_cond6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 16 <SV = 10> <Delay = 7.06>
ST_16 : Operation 163 [1/2] (3.25ns)   --->   "%watershedOutput_load_2 = load i8* %watershedOutput_addr_3, align 1" [segmentation.cpp:518]   --->   Operation 163 'load' 'watershedOutput_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %watershedOutput_load_2, i32 1, i32 7)" [segmentation.cpp:518]   --->   Operation 164 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (1.46ns)   --->   "%icmp1 = icmp ne i7 %tmp_29, 0" [segmentation.cpp:518]   --->   Operation 165 'icmp' 'icmp1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%min_label_2 = zext i8 %watershedOutput_load_2 to i32" [segmentation.cpp:518]   --->   Operation 166 'zext' 'min_label_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (2.43ns)   --->   "%tmp_22 = icmp slt i32 %min_label_2, %min_label" [segmentation.cpp:518]   --->   Operation 167 'icmp' 'tmp_22' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node min_label_1)   --->   "%min_label_3_min_labe = select i1 %tmp_22, i32 %min_label_2, i32 %min_label" [segmentation.cpp:518]   --->   Operation 168 'select' 'min_label_3_min_labe' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (1.37ns) (out node of the LUT)   --->   "%min_label_1 = select i1 %icmp1, i32 %min_label_3_min_labe, i32 %min_label" [segmentation.cpp:518]   --->   Operation 169 'select' 'min_label_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (1.47ns)   --->   "%tmp_23 = icmp eq i8 %watershedOutput_load_2, 1" [segmentation.cpp:521]   --->   Operation 170 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (1.66ns)   --->   "br i1 %tmp_23, label %6, label %._crit_edge10.backedge" [segmentation.cpp:521]   --->   Operation 171 'br' <Predicate = true> <Delay = 1.66>
ST_16 : Operation 172 [2/2] (3.25ns)   --->   "%grayOutput_load = load i8* %grayOutput_addr_1, align 1" [segmentation.cpp:521]   --->   Operation 172 'load' 'grayOutput_load' <Predicate = (tmp_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 17 <SV = 11> <Delay = 6.39>
ST_17 : Operation 173 [1/2] (3.25ns)   --->   "%grayOutput_load = load i8* %grayOutput_addr_1, align 1" [segmentation.cpp:521]   --->   Operation 173 'load' 'grayOutput_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_17 : Operation 174 [1/1] (1.47ns)   --->   "%tmp_24 = icmp eq i8 %grayOutput_load, %grayOutput_load_1" [segmentation.cpp:521]   --->   Operation 174 'icmp' 'tmp_24' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (1.66ns)   --->   "br i1 %tmp_24, label %7, label %._crit_edge10.backedge" [segmentation.cpp:521]   --->   Operation 175 'br' <Predicate = true> <Delay = 1.66>
ST_17 : Operation 176 [2/2] (3.25ns)   --->   "%dist_load_1 = load i32* %dist_addr, align 4" [segmentation.cpp:521]   --->   Operation 176 'load' 'dist_load_1' <Predicate = (tmp_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 18 <SV = 12> <Delay = 3.25>
ST_18 : Operation 177 [2/2] (3.25ns)   --->   "%dist_load = load i32* %dist_addr_2, align 4" [segmentation.cpp:521]   --->   Operation 177 'load' 'dist_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_18 : Operation 178 [1/2] (3.25ns)   --->   "%dist_load_1 = load i32* %dist_addr, align 4" [segmentation.cpp:521]   --->   Operation 178 'load' 'dist_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 19 <SV = 13> <Delay = 7.35>
ST_19 : Operation 179 [1/2] (3.25ns)   --->   "%dist_load = load i32* %dist_addr_2, align 4" [segmentation.cpp:521]   --->   Operation 179 'load' 'dist_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_19 : Operation 180 [1/1] (2.70ns)   --->   "%tmp_25 = add nsw i32 %dist_load_1, 1" [segmentation.cpp:521]   --->   Operation 180 'add' 'tmp_25' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (2.43ns)   --->   "%tmp_26 = icmp sgt i32 %dist_load, %tmp_25" [segmentation.cpp:521]   --->   Operation 181 'icmp' 'tmp_26' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (1.66ns)   --->   "br i1 %tmp_26, label %8, label %._crit_edge10.backedge" [segmentation.cpp:521]   --->   Operation 182 'br' <Predicate = true> <Delay = 1.66>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%queue_end_1_load_1 = load i32* %queue_end_1" [segmentation.cpp:527]   --->   Operation 183 'load' 'queue_end_1_load_1' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 184 [2/2] (3.25ns)   --->   "%watershedOutput_load_3 = load i8* %watershedOutput_addr_1, align 1" [segmentation.cpp:523]   --->   Operation 184 'load' 'watershedOutput_load_3' <Predicate = (tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_19 : Operation 185 [1/1] (3.25ns)   --->   "store i32 %tmp_25, i32* %dist_addr_2, align 4" [segmentation.cpp:524]   --->   Operation 185 'store' <Predicate = (tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_27 = sext i32 %queue_end_1_load_1 to i64" [segmentation.cpp:525]   --->   Operation 186 'sext' 'tmp_27' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%queue_0_addr_2 = getelementptr [262144 x i32]* %queue_0, i64 0, i64 %tmp_27" [segmentation.cpp:525]   --->   Operation 187 'getelementptr' 'queue_0_addr_2' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (3.25ns)   --->   "store i32 %ni, i32* %queue_0_addr_2, align 8" [segmentation.cpp:525]   --->   Operation 188 'store' <Predicate = (tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%queue_1_addr_2 = getelementptr [262144 x i32]* %queue_1, i64 0, i64 %tmp_27" [segmentation.cpp:526]   --->   Operation 189 'getelementptr' 'queue_1_addr_2' <Predicate = (tmp_26)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (3.25ns)   --->   "store i32 %nj, i32* %queue_1_addr_2, align 4" [segmentation.cpp:526]   --->   Operation 190 'store' <Predicate = (tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_19 : Operation 191 [1/1] (2.70ns)   --->   "%queue_end_3 = add nsw i32 %queue_end_1_load_1, 1" [segmentation.cpp:527]   --->   Operation 191 'add' 'queue_end_3' <Predicate = (tmp_26)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/1] (1.66ns)   --->   "store i32 %queue_end_3, i32* %queue_end_1" [segmentation.cpp:527]   --->   Operation 192 'store' <Predicate = (tmp_26)> <Delay = 1.66>

State 20 <SV = 14> <Delay = 6.51>
ST_20 : Operation 193 [1/2] (3.25ns)   --->   "%watershedOutput_load_3 = load i8* %watershedOutput_addr_1, align 1" [segmentation.cpp:523]   --->   Operation 193 'load' 'watershedOutput_load_3' <Predicate = (or_cond6 & tmp_23 & tmp_24 & tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_20 : Operation 194 [1/1] (3.25ns)   --->   "store i8 %watershedOutput_load_3, i8* %watershedOutput_addr_3, align 1" [segmentation.cpp:523]   --->   Operation 194 'store' <Predicate = (or_cond6 & tmp_23 & tmp_24 & tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_20 : Operation 195 [1/1] (1.66ns)   --->   "br label %._crit_edge10.backedge" [segmentation.cpp:528]   --->   Operation 195 'br' <Predicate = (or_cond6 & tmp_23 & tmp_24 & tmp_26)> <Delay = 1.66>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%min_label_be = phi i32 [ %min_label_1, %8 ], [ %min_label, %5 ], [ %min_label_1, %_ifconv ], [ %min_label_1, %6 ], [ %min_label_1, %7 ]" [segmentation.cpp:518]   --->   Operation 196 'phi' 'min_label_be' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge10"   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ watershedOutput]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ grayOutput]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ neighbours_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ neighbours_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
queue_end              (alloca           ) [ 011110000000000000000]
queue_0                (alloca           ) [ 001111111111111111111]
queue_1                (alloca           ) [ 001111111111111111111]
dist                   (alloca           ) [ 001111111111111111111]
StgValue_25            (store            ) [ 000000000000000000000]
StgValue_26            (br               ) [ 011110000000000000000]
i                      (phi              ) [ 001000000000000000000]
queue_end_load         (load             ) [ 000001111000000000000]
i_cast7                (zext             ) [ 000110000000000000000]
exitcond4              (icmp             ) [ 001110000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000]
i_1                    (add              ) [ 011110000000000000000]
StgValue_33            (br               ) [ 000000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000000]
tmp_1_cast             (zext             ) [ 000110000000000000000]
StgValue_36            (br               ) [ 001110000000000000000]
StgValue_37            (br               ) [ 001111111000000000000]
j                      (phi              ) [ 000100000000000000000]
j_cast6                (zext             ) [ 000010000000000000000]
exitcond3              (icmp             ) [ 001110000000000000000]
empty_15               (speclooptripcount) [ 000000000000000000000]
j_1                    (add              ) [ 001110000000000000000]
StgValue_43            (br               ) [ 000000000000000000000]
tmp_3_cast             (zext             ) [ 000000000000000000000]
tmp_s                  (add              ) [ 000000000000000000000]
tmp_28_cast            (zext             ) [ 000000000000000000000]
watershedOutput_addr   (getelementptr    ) [ 000010000000000000000]
StgValue_49            (br               ) [ 011110000000000000000]
watershedOutput_load   (load             ) [ 000000000000000000000]
tmp_4                  (icmp             ) [ 001110000000000000000]
StgValue_52            (br               ) [ 000000000000000000000]
queue_end_load_1       (load             ) [ 000000000000000000000]
tmp_6                  (sext             ) [ 000000000000000000000]
queue_0_addr_1         (getelementptr    ) [ 000000000000000000000]
StgValue_56            (store            ) [ 000000000000000000000]
queue_1_addr_1         (getelementptr    ) [ 000000000000000000000]
StgValue_58            (store            ) [ 000000000000000000000]
queue_end_2            (add              ) [ 000000000000000000000]
StgValue_60            (store            ) [ 000000000000000000000]
StgValue_61            (br               ) [ 000000000000000000000]
StgValue_62            (br               ) [ 001110000000000000000]
i1                     (phi              ) [ 000001000000000000000]
exitcond2              (icmp             ) [ 000001111000000000000]
empty_16               (speclooptripcount) [ 000000000000000000000]
i_3                    (add              ) [ 001001111000000000000]
StgValue_67            (br               ) [ 000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000000000]
tmp_20_cast            (zext             ) [ 000000111000000000000]
StgValue_70            (br               ) [ 000001111000000000000]
queue_end_1            (alloca           ) [ 000001111111111111111]
StgValue_72            (store            ) [ 000000000000000000000]
StgValue_73            (br               ) [ 000001111111111111111]
j2                     (phi              ) [ 000000100000000000000]
exitcond1              (icmp             ) [ 000001111000000000000]
empty_17               (speclooptripcount) [ 000000000000000000000]
j_3                    (add              ) [ 000001111000000000000]
StgValue_78            (br               ) [ 000000000000000000000]
tmp_7_cast             (zext             ) [ 000000000000000000000]
tmp_12                 (add              ) [ 000000000000000000000]
tmp_32_cast            (zext             ) [ 000000011000000000000]
watershedOutput_addr_2 (getelementptr    ) [ 000000010000000000000]
StgValue_84            (br               ) [ 001001111000000000000]
watershedOutput_load_1 (load             ) [ 000000000000000000000]
tmp_8                  (icmp             ) [ 000000001000000000000]
dist_addr_1            (getelementptr    ) [ 000000000000000000000]
storemerge1_cast_cas   (select           ) [ 000000000000000000000]
StgValue_89            (store            ) [ 000000000000000000000]
StgValue_90            (br               ) [ 000001111000000000000]
queue_start            (phi              ) [ 000000000100000000000]
num_labels             (phi              ) [ 000000000111111111111]
queue_end_1_load       (load             ) [ 000000000000000000000]
tmp_5                  (icmp             ) [ 000000000111111111111]
queue_start_1          (add              ) [ 000001000111111111111]
StgValue_96            (br               ) [ 000000000000000000000]
tmp_9                  (sext             ) [ 000000000000000000000]
queue_0_addr           (getelementptr    ) [ 000000000010000000000]
queue_1_addr           (getelementptr    ) [ 000000000010000000000]
StgValue_102           (ret              ) [ 000000000000000000000]
i_4                    (load             ) [ 000000000001111111111]
j_2                    (load             ) [ 000000000001111111111]
tmp_1                  (trunc            ) [ 000000000000000000000]
tmp_3                  (trunc            ) [ 000000000000000000000]
tmp_30_cast            (bitconcatenate   ) [ 000000000000000000000]
tmp_7                  (add              ) [ 000000000001000000000]
tmp_31_cast            (sext             ) [ 000000000000000000000]
grayOutput_addr        (getelementptr    ) [ 000000000000100000000]
watershedOutput_addr_1 (getelementptr    ) [ 000000000000111111111]
dist_addr              (getelementptr    ) [ 000000000000111111111]
grayOutput_load_1      (load             ) [ 000000000000011111111]
StgValue_115           (br               ) [ 000000000111111111111]
min_label              (phi              ) [ 000000000000011111111]
k                      (phi              ) [ 000000000000010000000]
exitcond               (icmp             ) [ 000000000111111111111]
empty_18               (speclooptripcount) [ 000000000000000000000]
k_1                    (add              ) [ 000000000111111111111]
StgValue_121           (br               ) [ 000000000000000000000]
tmp_11                 (zext             ) [ 000000000000000000000]
neighbours_0_addr      (getelementptr    ) [ 000000000000001000000]
neighbours_1_addr      (getelementptr    ) [ 000000000000001000000]
tmp_10                 (icmp             ) [ 000000000000000000000]
tmp_13                 (trunc            ) [ 000000000000000000000]
num_labels_1           (add              ) [ 000000000000000000000]
tmp_14                 (trunc            ) [ 000000000000000000000]
tmp_15                 (add              ) [ 000000000000000000000]
storemerge             (select           ) [ 000000000000000000000]
num_labels_2           (select           ) [ 000001000111111111111]
StgValue_134           (store            ) [ 000000000000000000000]
StgValue_135           (br               ) [ 000001000111111111111]
neighbours_0_load      (load             ) [ 000000000000000100000]
neighbours_1_load      (load             ) [ 000000000000000100000]
neighbours_0_load_ca   (sext             ) [ 000000000000000000000]
ni                     (add              ) [ 000000000000000011110]
neighbours_1_load_ca   (sext             ) [ 000000000000000000000]
nj                     (add              ) [ 000000000000000011110]
tmp_16                 (bitselect        ) [ 000000000000000000000]
rev                    (xor              ) [ 000000000000000000000]
tmp_17                 (partselect       ) [ 000000000000000000000]
icmp                   (icmp             ) [ 000000000000000000000]
tmp_18                 (bitselect        ) [ 000000000000000000000]
rev4                   (xor              ) [ 000000000000000000000]
tmp_19                 (partselect       ) [ 000000000000000000000]
icmp7                  (icmp             ) [ 000000000000000000000]
tmp1                   (and              ) [ 000000000000000000000]
tmp2                   (and              ) [ 000000000000000000000]
or_cond6               (and              ) [ 000000000111111111111]
StgValue_153           (br               ) [ 000000000111111111111]
tmp_20                 (trunc            ) [ 000000000000000000000]
tmp_21                 (trunc            ) [ 000000000000000000000]
tmp_34_cast            (bitconcatenate   ) [ 000000000000000000000]
tmp_28                 (add              ) [ 000000000000000000000]
tmp_35_cast            (zext             ) [ 000000000000000000000]
grayOutput_addr_1      (getelementptr    ) [ 000000000000000011000]
watershedOutput_addr_3 (getelementptr    ) [ 000000000000000011111]
dist_addr_2            (getelementptr    ) [ 000000000000000011110]
watershedOutput_load_2 (load             ) [ 000000000000000000000]
tmp_29                 (partselect       ) [ 000000000000000000000]
icmp1                  (icmp             ) [ 000000000000000000000]
min_label_2            (zext             ) [ 000000000000000000000]
tmp_22                 (icmp             ) [ 000000000000000000000]
min_label_3_min_labe   (select           ) [ 000000000000000000000]
min_label_1            (select           ) [ 000000000111111111111]
tmp_23                 (icmp             ) [ 000000000111111111111]
StgValue_171           (br               ) [ 000000000111111111111]
grayOutput_load        (load             ) [ 000000000000000000000]
tmp_24                 (icmp             ) [ 000000000111111111111]
StgValue_175           (br               ) [ 000000000111111111111]
dist_load_1            (load             ) [ 000000000000000000010]
dist_load              (load             ) [ 000000000000000000000]
tmp_25                 (add              ) [ 000000000000000000000]
tmp_26                 (icmp             ) [ 000000000111111111111]
StgValue_182           (br               ) [ 000000000111111111111]
queue_end_1_load_1     (load             ) [ 000000000000000000000]
StgValue_185           (store            ) [ 000000000000000000000]
tmp_27                 (sext             ) [ 000000000000000000000]
queue_0_addr_2         (getelementptr    ) [ 000000000000000000000]
StgValue_188           (store            ) [ 000000000000000000000]
queue_1_addr_2         (getelementptr    ) [ 000000000000000000000]
StgValue_190           (store            ) [ 000000000000000000000]
queue_end_3            (add              ) [ 000000000000000000000]
StgValue_192           (store            ) [ 000000000000000000000]
watershedOutput_load_3 (load             ) [ 000000000000000000000]
StgValue_194           (store            ) [ 000000000000000000000]
StgValue_195           (br               ) [ 000000000000000000000]
min_label_be           (phi              ) [ 000000000111110000001]
StgValue_197           (br               ) [ 000000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="watershedOutput">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="watershedOutput"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grayOutput">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayOutput"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="neighbours_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbours_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neighbours_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbours_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="queue_end_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_end/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="queue_0_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="queue_1_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dist_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dist/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="queue_end_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue_end_1/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="watershedOutput_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="20" slack="0"/>
<pin id="88" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="watershedOutput_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="18" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="watershedOutput_load/3 watershedOutput_load_1/6 StgValue_134/13 watershedOutput_load_2/15 watershedOutput_load_3/19 StgValue_194/20 "/>
</bind>
</comp>

<comp id="97" class="1004" name="queue_0_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_0_addr_1/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="18" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_56/4 i_4/9 StgValue_188/19 "/>
</bind>
</comp>

<comp id="109" class="1004" name="queue_1_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_1_addr_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="18" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_58/4 j_2/9 StgValue_190/19 "/>
</bind>
</comp>

<comp id="121" class="1004" name="watershedOutput_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="20" slack="0"/>
<pin id="125" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="watershedOutput_addr_2/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="dist_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="20" slack="2"/>
<pin id="133" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr_1/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_89/8 dist_load_1/17 dist_load/18 StgValue_185/19 "/>
</bind>
</comp>

<comp id="141" class="1004" name="queue_0_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_0_addr/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="queue_1_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_1_addr/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grayOutput_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="20" slack="0"/>
<pin id="159" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="grayOutput_addr/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="watershedOutput_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="20" slack="0"/>
<pin id="166" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="watershedOutput_addr_1/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="dist_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="20" slack="0"/>
<pin id="173" dir="1" index="3" bw="18" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="18" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grayOutput_load_1/11 grayOutput_load/16 "/>
</bind>
</comp>

<comp id="181" class="1004" name="neighbours_0_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbours_0_addr/13 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neighbours_0_load/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="neighbours_1_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbours_1_addr/13 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neighbours_1_load/13 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grayOutput_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="20" slack="0"/>
<pin id="211" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="grayOutput_addr_1/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="watershedOutput_addr_3_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="20" slack="0"/>
<pin id="218" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="watershedOutput_addr_3/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="dist_addr_2_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="20" slack="0"/>
<pin id="225" dir="1" index="3" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr_2/15 "/>
</bind>
</comp>

<comp id="228" class="1004" name="queue_0_addr_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_0_addr_2/19 "/>
</bind>
</comp>

<comp id="235" class="1004" name="queue_1_addr_2_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_1_addr_2/19 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="j_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="10" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="j2_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="1"/>
<pin id="278" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="j2_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="queue_start_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_start (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="queue_start_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="queue_start/9 "/>
</bind>
</comp>

<comp id="298" class="1005" name="num_labels_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_labels (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="num_labels_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_labels/9 "/>
</bind>
</comp>

<comp id="310" class="1005" name="min_label_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_label (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="min_label_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="20" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_label/13 "/>
</bind>
</comp>

<comp id="322" class="1005" name="k_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="k_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="min_label_be_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_label_be (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="min_label_be_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="4"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="32" slack="7"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="4" bw="32" slack="4"/>
<pin id="343" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="32" slack="4"/>
<pin id="345" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="8" bw="32" slack="4"/>
<pin id="347" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_label_be/20 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_end_load/2 queue_end_load_1/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 tmp_8/7 tmp_23/16 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="queue_end_1_load/9 queue_end_1_load_1/19 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_25_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_cast7_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast7/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="exitcond4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="19" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_1_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="19" slack="0"/>
<pin id="394" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="j_cast6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast6/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="exitcond3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_3_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_s_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="19" slack="1"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_28_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="20" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_6_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="queue_end_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_end_2/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="StgValue_60_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="3"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="exitcond2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="10" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="i_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_20_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="19" slack="0"/>
<pin id="465" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="StgValue_72_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="exitcond1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="10" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="j_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_7_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_12_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="19" slack="1"/>
<pin id="489" dir="0" index="1" bw="10" slack="0"/>
<pin id="490" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_32_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="20" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="storemerge1_cast_cas_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_cast_cas/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="queue_start_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_start_1/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_30_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="20" slack="0"/>
<pin id="533" dir="0" index="1" bw="11" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30_cast/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_7_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="20" slack="0"/>
<pin id="541" dir="0" index="1" bw="20" slack="0"/>
<pin id="542" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_31_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="20" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="exitcond_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="k_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/13 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_11_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_10_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_13_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="579" class="1004" name="num_labels_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="4"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_labels_1/13 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_14_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="4"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_15_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="595" class="1004" name="storemerge_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/13 "/>
</bind>
</comp>

<comp id="604" class="1004" name="num_labels_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="4"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_labels_2/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="neighbours_0_load_ca_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="neighbours_0_load_ca/15 "/>
</bind>
</comp>

<comp id="615" class="1004" name="ni_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="5"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ni/15 "/>
</bind>
</comp>

<comp id="620" class="1004" name="neighbours_1_load_ca_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="neighbours_1_load_ca/15 "/>
</bind>
</comp>

<comp id="623" class="1004" name="nj_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="5"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nj/15 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_16_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="636" class="1004" name="rev_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/15 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_17_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="23" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="5" slack="0"/>
<pin id="646" dir="0" index="3" bw="6" slack="0"/>
<pin id="647" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="23" slack="0"/>
<pin id="654" dir="0" index="1" bw="23" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/15 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_18_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="666" class="1004" name="rev4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/15 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_19_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="23" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="5" slack="0"/>
<pin id="676" dir="0" index="3" bw="6" slack="0"/>
<pin id="677" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp7_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="23" slack="0"/>
<pin id="684" dir="0" index="1" bw="23" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp7/15 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/15 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/15 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_cond6_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/15 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_20_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_21_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_34_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="20" slack="0"/>
<pin id="716" dir="0" index="1" bw="11" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34_cast/15 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_28_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="20" slack="0"/>
<pin id="724" dir="0" index="1" bw="20" slack="0"/>
<pin id="725" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_35_cast_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="20" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/15 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_29_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="0" index="3" bw="4" slack="0"/>
<pin id="740" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/16 "/>
</bind>
</comp>

<comp id="751" class="1004" name="min_label_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_label_2/16 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_22_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="3"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/16 "/>
</bind>
</comp>

<comp id="761" class="1004" name="min_label_3_min_labe_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="3"/>
<pin id="765" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_label_3_min_labe/16 "/>
</bind>
</comp>

<comp id="769" class="1004" name="min_label_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="3"/>
<pin id="773" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_label_1/16 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_24_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="5"/>
<pin id="780" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_25_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/19 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_26_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/19 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_27_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27/19 "/>
</bind>
</comp>

<comp id="800" class="1004" name="queue_end_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="queue_end_3/19 "/>
</bind>
</comp>

<comp id="806" class="1004" name="StgValue_192_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="11"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_192/19 "/>
</bind>
</comp>

<comp id="811" class="1005" name="queue_end_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="queue_end "/>
</bind>
</comp>

<comp id="818" class="1005" name="queue_end_load_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="queue_end_load "/>
</bind>
</comp>

<comp id="823" class="1005" name="i_cast7_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="2"/>
<pin id="825" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_cast7 "/>
</bind>
</comp>

<comp id="831" class="1005" name="i_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_1_cast_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="20" slack="1"/>
<pin id="838" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="841" class="1005" name="j_cast6_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_cast6 "/>
</bind>
</comp>

<comp id="849" class="1005" name="j_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="0"/>
<pin id="851" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="854" class="1005" name="watershedOutput_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="18" slack="1"/>
<pin id="856" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="watershedOutput_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="i_3_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="0"/>
<pin id="867" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_20_cast_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="20" slack="1"/>
<pin id="872" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_cast "/>
</bind>
</comp>

<comp id="875" class="1005" name="queue_end_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="queue_end_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="j_3_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="0"/>
<pin id="887" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_32_cast_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="2"/>
<pin id="892" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32_cast "/>
</bind>
</comp>

<comp id="895" class="1005" name="watershedOutput_addr_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="18" slack="1"/>
<pin id="897" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="watershedOutput_addr_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_8_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="908" class="1005" name="queue_start_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="0"/>
<pin id="910" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="queue_start_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="queue_0_addr_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="18" slack="1"/>
<pin id="915" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="queue_0_addr "/>
</bind>
</comp>

<comp id="918" class="1005" name="queue_1_addr_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="18" slack="1"/>
<pin id="920" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="queue_1_addr "/>
</bind>
</comp>

<comp id="923" class="1005" name="i_4_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="5"/>
<pin id="925" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="928" class="1005" name="j_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="5"/>
<pin id="930" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_7_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="20" slack="1"/>
<pin id="935" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="938" class="1005" name="grayOutput_addr_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="18" slack="1"/>
<pin id="940" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="grayOutput_addr "/>
</bind>
</comp>

<comp id="943" class="1005" name="watershedOutput_addr_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="18" slack="2"/>
<pin id="945" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="watershedOutput_addr_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="dist_addr_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="18" slack="6"/>
<pin id="950" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="dist_addr "/>
</bind>
</comp>

<comp id="953" class="1005" name="grayOutput_load_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="5"/>
<pin id="955" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="grayOutput_load_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="k_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="4" slack="0"/>
<pin id="963" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="neighbours_0_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="1"/>
<pin id="968" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="neighbours_0_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="neighbours_1_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="3" slack="1"/>
<pin id="973" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="neighbours_1_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="num_labels_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_labels_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="neighbours_0_load_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="2" slack="1"/>
<pin id="983" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neighbours_0_load "/>
</bind>
</comp>

<comp id="986" class="1005" name="neighbours_1_load_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="2" slack="1"/>
<pin id="988" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neighbours_1_load "/>
</bind>
</comp>

<comp id="991" class="1005" name="ni_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="4"/>
<pin id="993" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="ni "/>
</bind>
</comp>

<comp id="996" class="1005" name="nj_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="4"/>
<pin id="998" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="nj "/>
</bind>
</comp>

<comp id="1001" class="1005" name="or_cond6_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="5"/>
<pin id="1003" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond6 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="grayOutput_addr_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="18" slack="1"/>
<pin id="1007" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="grayOutput_addr_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="watershedOutput_addr_3_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="18" slack="1"/>
<pin id="1012" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="watershedOutput_addr_3 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="dist_addr_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="18" slack="3"/>
<pin id="1017" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="dist_addr_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="min_label_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="4"/>
<pin id="1022" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="min_label_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_23_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="4"/>
<pin id="1030" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_24_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="3"/>
<pin id="1034" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="dist_load_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dist_load_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_26_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="155" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="214" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="242"><net_src comp="91" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="349"><net_src comp="310" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="337" pin="10"/><net_sink comp="333" pin=0"/></net>

<net id="358"><net_src comp="91" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="247" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="247" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="247" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="247" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="258" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="258" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="16" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="258" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="22" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="258" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="429"><net_src comp="351" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="436"><net_src comp="351" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="8" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="269" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="16" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="269" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="22" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="24" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="269" pin="4"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="475"><net_src comp="280" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="16" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="280" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="22" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="280" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="502"><net_src comp="12" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="32" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="504"><net_src comp="497" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="509"><net_src comp="291" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="360" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="291" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="8" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="291" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="526"><net_src comp="115" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="103" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="34" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="26" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="523" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="555"><net_src comp="326" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="38" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="326" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="42" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="326" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="573"><net_src comp="314" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="32" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="314" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="8" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="298" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="298" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="44" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="569" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="575" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="589" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="603"><net_src comp="595" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="609"><net_src comp="569" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="298" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="579" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="46" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="615" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="48" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="50" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="52" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="615" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="54" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="48" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="656"><net_src comp="642" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="56" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="46" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="623" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="48" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="50" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="52" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="623" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="54" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="48" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="686"><net_src comp="672" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="56" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="652" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="636" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="682" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="666" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="688" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="623" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="615" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="34" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="26" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="714" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="706" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="741"><net_src comp="58" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="91" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="8" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="60" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="749"><net_src comp="735" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="62" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="91" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="310" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="751" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="310" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="745" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="761" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="310" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="175" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="8" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="787"><net_src comp="782" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="792"><net_src comp="135" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="360" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="804"><net_src comp="360" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="8" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="64" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="821"><net_src comp="351" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="826"><net_src comp="368" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="834"><net_src comp="378" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="839"><net_src comp="392" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="844"><net_src comp="396" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="852"><net_src comp="406" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="857"><net_src comp="84" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="868"><net_src comp="449" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="873"><net_src comp="463" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="878"><net_src comp="80" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="888"><net_src comp="477" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="893"><net_src comp="492" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="898"><net_src comp="121" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="903"><net_src comp="354" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="911"><net_src comp="511" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="916"><net_src comp="141" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="921"><net_src comp="148" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="926"><net_src comp="103" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="931"><net_src comp="115" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="936"><net_src comp="539" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="941"><net_src comp="155" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="946"><net_src comp="162" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="951"><net_src comp="169" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="956"><net_src comp="175" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="964"><net_src comp="557" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="969"><net_src comp="181" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="974"><net_src comp="194" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="979"><net_src comp="604" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="984"><net_src comp="188" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="989"><net_src comp="201" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="994"><net_src comp="615" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="999"><net_src comp="623" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="1004"><net_src comp="700" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="207" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1013"><net_src comp="214" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1018"><net_src comp="221" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1023"><net_src comp="769" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="337" pin=4"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="337" pin=6"/></net>

<net id="1027"><net_src comp="1020" pin="1"/><net_sink comp="337" pin=8"/></net>

<net id="1031"><net_src comp="354" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="777" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="135" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1044"><net_src comp="788" pin="2"/><net_sink comp="1041" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: watershedOutput | {13 20 }
	Port: grayOutput | {}
	Port: neighbours_0 | {}
	Port: neighbours_1 | {}
 - Input state : 
	Port: watershed_algorithm : watershedOutput | {3 4 6 7 15 16 19 20 }
	Port: watershed_algorithm : grayOutput | {11 12 16 17 }
	Port: watershed_algorithm : neighbours_0 | {13 14 }
	Port: watershed_algorithm : neighbours_1 | {13 14 }
  - Chain level:
	State 1
		StgValue_25 : 1
	State 2
		i_cast7 : 1
		exitcond4 : 1
		i_1 : 1
		StgValue_33 : 2
		tmp : 1
		tmp_1_cast : 2
	State 3
		j_cast6 : 1
		exitcond3 : 1
		j_1 : 1
		StgValue_43 : 2
		tmp_3_cast : 1
		tmp_s : 2
		tmp_28_cast : 3
		watershedOutput_addr : 4
		watershedOutput_load : 5
	State 4
		tmp_4 : 1
		StgValue_52 : 2
		tmp_6 : 1
		queue_0_addr_1 : 2
		StgValue_56 : 3
		queue_1_addr_1 : 2
		StgValue_58 : 3
		queue_end_2 : 1
		StgValue_60 : 2
	State 5
		exitcond2 : 1
		i_3 : 1
		StgValue_67 : 2
		tmp_2 : 1
		tmp_20_cast : 2
		StgValue_72 : 1
	State 6
		exitcond1 : 1
		j_3 : 1
		StgValue_78 : 2
		tmp_7_cast : 1
		tmp_12 : 2
		tmp_32_cast : 3
		watershedOutput_addr_2 : 4
		watershedOutput_load_1 : 5
	State 7
		tmp_8 : 1
	State 8
		StgValue_89 : 1
	State 9
		tmp_5 : 1
		queue_start_1 : 1
		StgValue_96 : 2
		tmp_9 : 1
		queue_0_addr : 2
		i_4 : 3
		queue_1_addr : 2
		j_2 : 3
	State 10
		tmp_1 : 1
		tmp_3 : 1
		tmp_30_cast : 2
		tmp_7 : 3
	State 11
		grayOutput_addr : 1
		watershedOutput_addr_1 : 1
		dist_addr : 1
		grayOutput_load_1 : 2
	State 12
	State 13
		exitcond : 1
		k_1 : 1
		StgValue_121 : 2
		tmp_11 : 1
		neighbours_0_addr : 2
		neighbours_0_load : 3
		neighbours_1_addr : 2
		neighbours_1_load : 3
		tmp_10 : 1
		tmp_13 : 1
		tmp_15 : 1
		storemerge : 2
		num_labels_2 : 2
		StgValue_134 : 3
	State 14
	State 15
		ni : 1
		nj : 1
		tmp_16 : 2
		rev : 3
		tmp_17 : 2
		icmp : 3
		tmp_18 : 2
		rev4 : 3
		tmp_19 : 2
		icmp7 : 3
		tmp1 : 4
		tmp2 : 4
		or_cond6 : 4
		StgValue_153 : 4
		tmp_20 : 2
		tmp_21 : 2
		tmp_34_cast : 3
		tmp_28 : 4
		tmp_35_cast : 5
		grayOutput_addr_1 : 6
		watershedOutput_addr_3 : 6
		dist_addr_2 : 6
		watershedOutput_load_2 : 7
	State 16
		tmp_29 : 1
		icmp1 : 2
		min_label_2 : 1
		tmp_22 : 2
		min_label_3_min_labe : 3
		min_label_1 : 4
		tmp_23 : 1
		StgValue_171 : 2
	State 17
		tmp_24 : 1
		StgValue_175 : 2
	State 18
	State 19
		tmp_26 : 1
		StgValue_182 : 2
		StgValue_185 : 1
		tmp_27 : 1
		queue_0_addr_2 : 2
		StgValue_188 : 3
		queue_1_addr_2 : 2
		StgValue_190 : 3
		queue_end_3 : 1
		StgValue_192 : 2
	State 20
		StgValue_194 : 1
		min_label_be : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          i_1_fu_378         |    0    |    17   |
|          |          j_1_fu_406         |    0    |    17   |
|          |         tmp_s_fu_416        |    0    |    26   |
|          |      queue_end_2_fu_432     |    0    |    39   |
|          |          i_3_fu_449         |    0    |    17   |
|          |          j_3_fu_477         |    0    |    17   |
|          |        tmp_12_fu_487        |    0    |    26   |
|          |     queue_start_1_fu_511    |    0    |    39   |
|    add   |         tmp_7_fu_539        |    0    |    27   |
|          |          k_1_fu_557         |    0    |    13   |
|          |     num_labels_1_fu_579     |    0    |    39   |
|          |        tmp_15_fu_589        |    0    |    15   |
|          |          ni_fu_615          |    0    |    39   |
|          |          nj_fu_623          |    0    |    39   |
|          |        tmp_28_fu_722        |    0    |    27   |
|          |        tmp_25_fu_782        |    0    |    39   |
|          |      queue_end_3_fu_800     |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_354         |    0    |    11   |
|          |       exitcond4_fu_372      |    0    |    13   |
|          |       exitcond3_fu_400      |    0    |    13   |
|          |       exitcond2_fu_443      |    0    |    13   |
|          |       exitcond1_fu_471      |    0    |    13   |
|          |         tmp_5_fu_505        |    0    |    18   |
|   icmp   |       exitcond_fu_551       |    0    |    9    |
|          |        tmp_10_fu_569        |    0    |    18   |
|          |         icmp_fu_652         |    0    |    18   |
|          |         icmp7_fu_682        |    0    |    18   |
|          |         icmp1_fu_745        |    0    |    11   |
|          |        tmp_22_fu_755        |    0    |    18   |
|          |        tmp_24_fu_777        |    0    |    11   |
|          |        tmp_26_fu_788        |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          | storemerge1_cast_cas_fu_497 |    0    |    32   |
|          |      storemerge_fu_595      |    0    |    8    |
|  select  |     num_labels_2_fu_604     |    0    |    32   |
|          | min_label_3_min_labe_fu_761 |    0    |    32   |
|          |      min_label_1_fu_769     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |         tmp1_fu_688         |    0    |    8    |
|    and   |         tmp2_fu_694         |    0    |    8    |
|          |       or_cond6_fu_700       |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    xor   |          rev_fu_636         |    0    |    8    |
|          |         rev4_fu_666         |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |        i_cast7_fu_368       |    0    |    0    |
|          |      tmp_1_cast_fu_392      |    0    |    0    |
|          |        j_cast6_fu_396       |    0    |    0    |
|          |      tmp_3_cast_fu_412      |    0    |    0    |
|          |      tmp_28_cast_fu_421     |    0    |    0    |
|   zext   |      tmp_20_cast_fu_463     |    0    |    0    |
|          |      tmp_7_cast_fu_483      |    0    |    0    |
|          |      tmp_32_cast_fu_492     |    0    |    0    |
|          |        tmp_11_fu_563        |    0    |    0    |
|          |      tmp_35_cast_fu_728     |    0    |    0    |
|          |      min_label_2_fu_751     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_384         |    0    |    0    |
|bitconcatenate|         tmp_2_fu_455        |    0    |    0    |
|          |      tmp_30_cast_fu_531     |    0    |    0    |
|          |      tmp_34_cast_fu_714     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_6_fu_426        |    0    |    0    |
|          |         tmp_9_fu_517        |    0    |    0    |
|   sext   |      tmp_31_cast_fu_545     |    0    |    0    |
|          | neighbours_0_load_ca_fu_612 |    0    |    0    |
|          | neighbours_1_load_ca_fu_620 |    0    |    0    |
|          |        tmp_27_fu_794        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_1_fu_523        |    0    |    0    |
|          |         tmp_3_fu_527        |    0    |    0    |
|   trunc  |        tmp_13_fu_575        |    0    |    0    |
|          |        tmp_14_fu_585        |    0    |    0    |
|          |        tmp_20_fu_706        |    0    |    0    |
|          |        tmp_21_fu_710        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_16_fu_628        |    0    |    0    |
|          |        tmp_18_fu_658        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_17_fu_642        |    0    |    0    |
|partselect|        tmp_19_fu_672        |    0    |    0    |
|          |        tmp_29_fu_735        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   853   |
|----------|-----------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|  dist |   512  |    0   |    0   |
|queue_0|   512  |    0   |    0   |
|queue_1|   512  |    0   |    0   |
+-------+--------+--------+--------+
| Total |  1536  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      dist_addr_2_reg_1015     |   18   |
|       dist_addr_reg_948       |   18   |
|      dist_load_1_reg_1036     |   32   |
|   grayOutput_addr_1_reg_1005  |   18   |
|    grayOutput_addr_reg_938    |   18   |
|   grayOutput_load_1_reg_953   |    8   |
|           i1_reg_265          |   10   |
|          i_1_reg_831          |   10   |
|          i_3_reg_865          |   10   |
|          i_4_reg_923          |   32   |
|        i_cast7_reg_823        |   32   |
|           i_reg_243           |   10   |
|           j2_reg_276          |   10   |
|          j_1_reg_849          |   10   |
|          j_2_reg_928          |   32   |
|          j_3_reg_885          |   10   |
|        j_cast6_reg_841        |   32   |
|           j_reg_254           |   10   |
|          k_1_reg_961          |    4   |
|           k_reg_322           |    4   |
|      min_label_1_reg_1020     |   32   |
|      min_label_be_reg_333     |   32   |
|       min_label_reg_310       |   32   |
|   neighbours_0_addr_reg_966   |    3   |
|   neighbours_0_load_reg_981   |    2   |
|   neighbours_1_addr_reg_971   |    3   |
|   neighbours_1_load_reg_986   |    2   |
|           ni_reg_991          |   32   |
|           nj_reg_996          |   32   |
|      num_labels_2_reg_976     |   32   |
|       num_labels_reg_298      |   32   |
|       or_cond6_reg_1001       |    1   |
|      queue_0_addr_reg_913     |   18   |
|      queue_1_addr_reg_918     |   18   |
|      queue_end_1_reg_875      |   32   |
|     queue_end_load_reg_818    |   32   |
|       queue_end_reg_811       |   32   |
|     queue_start_1_reg_908     |   32   |
|      queue_start_reg_287      |   32   |
|       tmp_1_cast_reg_836      |   20   |
|      tmp_20_cast_reg_870      |   20   |
|        tmp_23_reg_1028        |    1   |
|        tmp_24_reg_1032        |    1   |
|        tmp_26_reg_1041        |    1   |
|      tmp_32_cast_reg_890      |   64   |
|         tmp_7_reg_933         |   20   |
|         tmp_8_reg_900         |    1   |
| watershedOutput_addr_1_reg_943|   18   |
| watershedOutput_addr_2_reg_895|   18   |
|watershedOutput_addr_3_reg_1010|   18   |
|  watershedOutput_addr_reg_854 |   18   |
+-------------------------------+--------+
|             Total             |   959  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91  |  p0  |   7  |  18  |   126  ||    38   |
|  grp_access_fu_91  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_103 |  p0  |   4  |  18  |   72   ||    21   |
|  grp_access_fu_103 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_115 |  p0  |   4  |  18  |   72   ||    21   |
|  grp_access_fu_115 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_135 |  p0  |   3  |  18  |   54   ||    15   |
|  grp_access_fu_135 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_175 |  p0  |   3  |  18  |   54   ||    15   |
|  grp_access_fu_188 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_201 |  p0  |   2  |   3  |    6   ||    9    |
| num_labels_reg_298 |  p0  |   2  |  32  |   64   ||    9    |
|  min_label_reg_310 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   726  ||  22.105 ||   182   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   853  |
|   Memory  |  1536  |    -   |    0   |    0   |
|Multiplexer|    -   |   22   |    -   |   182  |
|  Register |    -   |    -   |   959  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1536  |   22   |   959  |  1035  |
+-----------+--------+--------+--------+--------+
