
#define DDRPHY_BASE ('h1e000000+(1<<24)) 

// RW REGISTER LIST

 #define	 reg_ddrphy_udimm_addr_mirror    		  0x000		,  19		,  18		
 #define	 reg_channel_en                  		  0x000		,  16		,  8		
 #define	 reg_burst_sel                   		  0x000		,  7		,  7		
 #define	 mem_select_t                    		  0x000		,  6		,  4		
 #define	 soft_reset1                     		  0x000		,  2		,  2		
 #define	 soft_reset0                     		  0x000		,  1		,  1		
 #define	 soft_reset                      		  0x000		,  0		,  0		
 #define	 reg_wl_loadmode                 		  0x004		,  31		,  16		
 #define	 reg_wl_enable_2                 		  0x004		,  8		,  8		
 #define	 reg_wlcs_sel                    		  0x004		,  7		,  6		
 #define	 reg_wl_bypass                   		  0x004		,  5		,  5		
 #define	 reg_wl_enable                   		  0x004		,  4		,  4		
 #define	 reg_calcs_sel                   		  0x004		,  3		,  2		
 #define	 reg_calib_bypass                		  0x004		,  1		,  1		
 #define	 reg_start_calib                 		  0x004		,  0		,  0		
 #define	 AL_FRE_OP0                      		  0x008		,  29		,  24		
 #define	 AL_FRE_OP1                      		  0x008		,  21		,  16		
 #define	 AL_FRE_OP2                      		  0x008		,  13		,  8		
 #define	 AL_FRE_OP3                      		  0x008		,  5		,  0		
 #define	 CL_FRE_OP0                      		  0x00c		,  29		,  24		
 #define	 CL_FRE_OP1                      		  0x00c		,  21		,  16		
 #define	 CL_FRE_OP2                      		  0x00c		,  13		,  8		
 #define	 CL_FRE_OP3                      		  0x00c		,  5		,  0		
 #define	 CWL_FRE_OP0                     		  0x010		,  29		,  24		
 #define	 CWL_FRE_OP1                     		  0x010		,  21		,  16		
 #define	 CWL_FRE_OP2                     		  0x010		,  13		,  8		
 #define	 CWL_FRE_OP3                     		  0x010		,  5		,  0		
 #define	 reg_fb1xclk_invdelaysel_dqcmd   		  0x014		,  28		,  24		
 #define	 reg_h4xclk_invdelaysel_dqcmd    		  0x014		,  20		,  16		
 #define	 reg_h4xclkdqs_invdelaysel_dqcmd 		  0x014		,  12		,  8		
 #define	 reg_h1xclk_invdelaysel_dqcmd    		  0x014		,  4		,  0		
 #define	 reg_cmd_ph90en_bp               		  0x018		,  31		,  0		
 #define	 reg_pllpostdiv_fsp3             		  0x01c		,  30		,  28		
 #define	 reg_pllpostdiven_fsp3           		  0x01c		,  27		,  27		
 #define	 reg_pllcpi_bias_fsp3            		  0x01c		,  26		,  24		
 #define	 reg_pllpostdiv_fsp2             		  0x01c		,  22		,  20		
 #define	 reg_pllpostdiven_fsp2           		  0x01c		,  19		,  19		
 #define	 reg_pllcpi_bias_fsp2            		  0x01c		,  18		,  16		
 #define	 reg_pllpostdiv_fsp1             		  0x01c		,  14		,  12		
 #define	 reg_pllpostdiven_fsp1           		  0x01c		,  11		,  11		
 #define	 reg_pllcpi_bias_fsp1            		  0x01c		,  10		,  8		
 #define	 reg_pllpostdiv_fsp0             		  0x01c		,  6		,  4		
 #define	 reg_pllpostdiven_fsp0           		  0x01c		,  3		,  3		
 #define	 reg_pllcpi_bias_fsp0            		  0x01c		,  2		,  0		
 #define	 reg_bist_init_done              		  0x020		,  31		,  31		
 #define	 reg_bist_init_done_bypass       		  0x020		,  30		,  30		
 #define	 reg_catrain_init_from_bist      		  0x020		,  29		,  29		
 #define	 reg_osc_sel                     		  0x020		,  28		,  28		
 #define	 reg_cmd_bist_err_inject         		  0x020		,  27		,  27		
 #define	 reg_cmd_2t_mode_t               		  0x020		,  26		,  26		
 #define	 reg_oscen_t                     		  0x020		,  25		,  25		
 #define	 reg_x1clk_div_sel               		  0x020		,  24		,  24		
 #define	 reg_vt_comp_bp                  		  0x020		,  23		,  23		
 #define	 reg_cmdout_mux                  		  0x020		,  22		,  22		
 #define	 ph90en_bp                       		  0x020		,  21		,  21		
 #define	 ph90en_bp_dq                    		  0x020		,  20		,  20		
 #define	 reg_rden_bypass                 		  0x020		,  19		,  19		
 #define	 reg_rden_delay                  		  0x020		,  18		,  16		
 #define	 reg_rdodt_bypass                		  0x020		,  14		,  14		
 #define	 reg_rxodt_st_bypass             		  0x020		,  13		,  13		
 #define	 reg_rxodt_stdelay               		  0x020		,  11		,  8		
 #define	 reg_rxodt_length                		  0x020		,  7		,  4		
 #define	 reg_rxodt_start_point           		  0x020		,  3		,  0		
 #define	 reg_ddrc_tzqinit                		  0x024		,  31		,  24		
 #define	 reg_ddrc_tzqlat                 		  0x024		,  23		,  16		
 #define	 reg_ddrc_treset_l_x1024         		  0x024		,  15		,  8		
 #define	 reg_ddrc_treset_h_x1024         		  0x024		,  7		,  0		
 #define	 reg_ddrc_tckeh                  		  0x028		,  31		,  24		
 #define	 reg_cat_rank_num                		  0x028		,  19		,  18		
 #define	 reg_cat_channel_num             		  0x028		,  17		,  16		
 #define	 reg_cat_ca_then_cs              		  0x028		,  14		,  14		
 #define	 reg_cat_clear                   		  0x028		,  13		,  13		
 #define	 reg_clk_div_cnt                 		  0x028		,  12		,  8		
 #define	 reg_cat_bp_rank_sel             		  0x028		,  7		,  6		
 #define	 reg_cat_bp_cmd_send             		  0x028		,  5		,  5		
 #define	 reg_cat_bp_mode                 		  0x028		,  4		,  4		
 #define	 reg_cat_bp_en                   		  0x028		,  3		,  3		
 #define	 reg_cat_bp_start                		  0x028		,  2		,  2		
 #define	 reg_cat_start                   		  0x028		,  1		,  1		
 #define	 reg_cat_enable                  		  0x028		,  0		,  0		
 #define	 reg_txcbt                       		  0x02c		,  28		,  25		
 #define	 reg_tadr                        		  0x02c		,  23		,  20		
 #define	 reg_tckelck                     		  0x02c		,  18		,  15		
 #define	 reg_tdstrain                    		  0x02c		,  13		,  10		
 #define	 reg_tmrw                        		  0x02c		,  8		,  5		
 #define	 reg_tcacd                       		  0x02c		,  4		,  0		
 #define	 reg_cat_cs_left_scan_steps      		  0x030		,  31		,  24		
 #define	 reg_tvrefca_long                		  0x030		,  23		,  16		
 #define	 reg_tcaent                      		  0x030		,  15		,  8		
 #define	 reg_tfc                         		  0x030		,  7		,  0		
 #define	 reg_mr1                         		  0x034		,  31		,  24		
 #define	 reg_mr2                         		  0x034		,  23		,  16		
 #define	 reg_mr3                         		  0x034		,  15		,  8		
 #define	 reg_mr11                        		  0x034		,  7		,  0		
 #define	 reg_cat_cs_right_scan_steps     		  0x038		,  31		,  24		
 #define	 reg_mr13                        		  0x038		,  23		,  16		
 #define	 reg_mr14                        		  0x038		,  15		,  8		
 #define	 reg_mr22                        		  0x038		,  7		,  0		
 #define	 reg_ca_vref_update              		  0x03c		,  31		,  31		
 #define	 reg_cat_vref_scan_disable       		  0x03c		,  30		,  30		
 #define	 reg_cat_vref_scan_max           		  0x03c		,  29		,  24		
 #define	 reg_cat_vref_scan_min           		  0x03c		,  21		,  16		
 #define	 reg_cha_cat_vref_bp_value       		  0x03c		,  14		,  8		
 #define	 reg_chb_cat_vref_bp_value       		  0x03c		,  6		,  0		
 #define	 reg_cs_perbit_skew_offest_fsp0  		  0x040		,  31		,  28		
 #define	 reg_cs_perbit_skew_offest_fsp1  		  0x040		,  27		,  24		
 #define	 reg_cs_perbit_skew_offest_fsp2  		  0x040		,  23		,  20		
 #define	 reg_cs_perbit_skew_offest_fsp3  		  0x040		,  19		,  16		
 #define	 reg_lpddr4_ca_odt               		  0x040		,  13		,  12		
 #define	 reg_lpddr4_ca_odt_sel           		  0x040		,  11		,  11		
 #define	 reg_cat_vref_scan_steps         		  0x040		,  10		,  8		
 #define	 reg_cs_pwc_disable              		  0x040		,  7		,  7		
 #define	 reg_cat_skip_fspy               		  0x040		,  6		,  6		
 #define	 reg_cat_fspy_rank               		  0x040		,  5		,  4		
 #define	 reg_cat_fc_pd_en                		  0x040		,  3		,  3		
 #define	 reg_cat_skip_cs_train           		  0x040		,  2		,  2		
 #define	 reg_cmd_perbit_skew_bp          		  0x040		,  1		,  1		
 #define	 reg_ca_perbit_skew_update       		  0x040		,  0		,  0		
 #define	 reg_cat_cke_mode                		  0x044		,  25		,  25		
 #define	 reg_cat_ck_cke_odt_fix_perbit_skew		  0x044		,  24		,  24		
 #define	 reg_cat_ca_scan_max             		  0x044		,  23		,  16		
 #define	 reg_cat_ca_train_value          		  0x044		,  13		,  8		
 #define	 reg_cat_cs_train_value          		  0x044		,  5		,  0		
 #define	 reg_cha_cat_cs_check_value      		  0x048		,  29		,  24		
 #define	 reg_chb_cat_cs_check_value      		  0x048		,  21		,  16		
 #define	 reg_cha_cat_ca_check_value      		  0x048		,  13		,  8		
 #define	 reg_chb_cat_ca_check_value      		  0x048		,  5		,  0		
 #define	 reg_freq_choose_op_t            		  0x04c		,  31		,  30		
 #define	 reg_lpddr4_rd_preamble          		  0x04c		,  29		,  29		
 #define	 reg_wl_freq_update              		  0x04c		,  28		,  28		
 #define	 reg_calib_freq_update           		  0x04c		,  27		,  27		
 #define	 reg_cmd_abutobsmodeen           		  0x04c		,  26		,  26		
 #define	 reg_sdram_vref_update           		  0x04c		,  25		,  25		
 #define	 reg_calib_mode_sel              		  0x04c		,  24		,  24		
 #define	 reg_lpddr4_cmd_gap_for_diff_rank		  0x04c		,  22		,  20		
 #define	 reg_b0_cmdobsmuxsel             		  0x04c		,  19		,  16		
 #define	 reg_b0_obsdataen                		  0x04c		,  15		,  15		
 #define	 bist_calibst                    		  0x04c		,  14		,  14		
 #define	 reg_fiford_delay                		  0x04c		,  13		,  13		
 #define	 bist_ck_select                  		  0x04c		,  12		,  12		
 #define	 reg_mch_odt                     		  0x04c		,  11		,  11		
 #define	 mux_sync_sel                    		  0x04c		,  10		,  10		
 #define	 reg_sync_en                     		  0x04c		,  9		,  9		
 #define	 reg_rdptr_delay                 		  0x04c		,  8		,  8		
 #define	 reg_scr_rcvmodsel               		  0x04c		,  7		,  7		
 #define	 reg_scr_sckdimm0dis             		  0x04c		,  6		,  6		
 #define	 reg_scr_sdhsclkb_pos1neg0sel    		  0x04c		,  5		,  5		
 #define	 reg_scr_sdhsclk_pos1neg0sel     		  0x04c		,  4		,  4		
 #define	 reg_scr_odttrien                		  0x04c		,  3		,  3		
 #define	 reg_scr_csbtrien                		  0x04c		,  2		,  2		
 #define	 reg_scr_cmdtrien                		  0x04c		,  1		,  1		
 #define	 reg_scr_cketrirnk0              		  0x04c		,  0		,  0		
 #define	 reg_io_highz_dis                		  0x050		,  20		,  20		
 #define	 reg_cmd_delay_one_ui            		  0x050		,  19		,  19		
 #define	 cmd_bypassen                    		  0x050		,  18		,  18		
 #define	 reg_cmd_iobufact_bp             		  0x050		,  17		,  17		
 #define	 bypassen                        		  0x050		,  16		,  8		
 #define	 reg_mpr_cnt                     		  0x050		,  7		,  0		
 #define	 reg_freq_choose_wr_t            		  0x054		,  27		,  26		
 #define	 reg_cmd_invdelay_lp_en          		  0x054		,  25		,  25		
 #define	 reg_dfi_clk_gate_bp             		  0x054		,  24		,  24		
 #define	 reg_max_rdvalue                 		  0x054		,  23		,  16		
 #define	 reg_calib_timeout               		  0x054		,  15		,  0		
 #define	 reg_add_dqsenb_delay            		  0x058		,  31		,  30		
 #define	 reg_pvt_comp_dis                		  0x058		,  29		,  29		
 #define	 reg_tx_lock_code_bp_en          		  0x058		,  28		,  28		
 #define	 reg_rx_lock_code_bp_en          		  0x058		,  27		,  27		
 #define	 reg_mdll_update_cnt_clear       		  0x058		,  26		,  26		
 #define	 reg_phy_sdram_initial           		  0x058		,  25		,  25		
 #define	 reg_wl_ranksel_1xdly            		  0x058		,  13		,  11		
 #define	 reg_rrankdly_4x_dec             		  0x058		,  10		,  10		
 #define	 reg_rdrank_4xdly                		  0x058		,  9		,  8		
 #define	 reg_rdrank_delay_bp             		  0x058		,  7		,  7		
 #define	 reg_rdrank_1xdly                		  0x058		,  6		,  4		
 #define	 reg_wrrank_1xdly                		  0x058		,  2		,  0		
 #define	 reg_mdll_chg_margin             		  0x05c		,  31		,  24		
 #define	 reg_pvt_comp_req_wait_cnt       		  0x05c		,  23		,  16		
 #define	 reg_tx_lock_code_bp_value       		  0x05c		,  15		,  8		
 #define	 reg_rx_lock_code_bp_value       		  0x05c		,  7		,  0		
 #define	 reg_cmd0_wrap_sel               		  0x060		,  29		,  25		
 #define	 reg_cmd1_wrap_sel               		  0x060		,  24		,  20		
 #define	 reg_cmd2_wrap_sel               		  0x060		,  19		,  15		
 #define	 reg_cmd3_wrap_sel               		  0x060		,  14		,  10		
 #define	 reg_cmd4_wrap_sel               		  0x060		,  9		,  5		
 #define	 reg_cmd5_wrap_sel               		  0x060		,  4		,  0		
 #define	 reg_cmd6_wrap_sel               		  0x064		,  29		,  25		
 #define	 reg_cmd7_wrap_sel               		  0x064		,  24		,  20		
 #define	 reg_cmd8_wrap_sel               		  0x064		,  19		,  15		
 #define	 reg_cmd9_wrap_sel               		  0x064		,  14		,  10		
 #define	 reg_cmd10_wrap_sel              		  0x064		,  9		,  5		
 #define	 reg_cmd11_wrap_sel              		  0x064		,  4		,  0		
 #define	 reg_cmd12_wrap_sel              		  0x068		,  29		,  25		
 #define	 reg_cmd13_wrap_sel              		  0x068		,  24		,  20		
 #define	 reg_cmd14_wrap_sel              		  0x068		,  19		,  15		
 #define	 reg_cmd15_wrap_sel              		  0x068		,  14		,  10		
 #define	 reg_cmd16_wrap_sel              		  0x068		,  9		,  5		
 #define	 reg_cmd17_wrap_sel              		  0x068		,  4		,  0		
 #define	 reg_cmd18_wrap_sel              		  0x06c		,  29		,  25		
 #define	 reg_cmd19_wrap_sel              		  0x06c		,  24		,  20		
 #define	 reg_cmd20_wrap_sel              		  0x06c		,  19		,  15		
 #define	 reg_cmd21_wrap_sel              		  0x06c		,  14		,  10		
 #define	 reg_cmd22_wrap_sel              		  0x06c		,  9		,  5		
 #define	 reg_cmd23_wrap_sel              		  0x06c		,  4		,  0		
 #define	 reg_cmd24_wrap_sel              		  0x070		,  29		,  25		
 #define	 reg_cmd25_wrap_sel              		  0x070		,  24		,  20		
 #define	 reg_cmd26_wrap_sel              		  0x070		,  19		,  15		
 #define	 reg_cmd27_wrap_sel              		  0x070		,  14		,  10		
 #define	 reg_cmd28_wrap_sel              		  0x070		,  9		,  5		
 #define	 reg_cmd29_wrap_sel              		  0x070		,  4		,  0		
 #define	 reg_cmd30_wrap_sel              		  0x074		,  29		,  25		
 #define	 reg_byte8_wrap_sel              		  0x078		,  3		,  0		
 #define	 reg_byte7_wrap_sel              		  0x07c		,  31		,  28		
 #define	 reg_byte6_wrap_sel              		  0x07c		,  27		,  24		
 #define	 reg_byte5_wrap_sel              		  0x07c		,  23		,  20		
 #define	 reg_byte4_wrap_sel              		  0x07c		,  19		,  16		
 #define	 reg_byte3_wrap_sel              		  0x07c		,  15		,  12		
 #define	 reg_byte2_wrap_sel              		  0x07c		,  11		,  8		
 #define	 reg_byte1_wrap_sel              		  0x07c		,  7		,  4		
 #define	 reg_byte0_wrap_sel              		  0x07c		,  3		,  0		
 #define	 reg_cke_ck_cmd_pad_t            		  0x080		,  31		,  0		
 #define	 reg_pllfbdiv_dqcmd              		  0x084		,  24		,  16		
 #define	 reg_pllprediv_dqcmd             		  0x084		,  8		,  4		
 #define	 reg_pllpostdiven_ls             		  0x084		,  3		,  3		
 #define	 reg_pllpostdiv_ls               		  0x084		,  2		,  0		
 #define	 reg_invdelaysel_osc_reg         		  0x088		,  27		,  20		
 #define	 reg_plltestsel_dqcmd            		  0x088		,  19		,  18		
 #define	 reg_pllgvco_bias_dqcmd          		  0x088		,  17		,  16		
 #define	 reg_pllcpi_bias_ls              		  0x088		,  14		,  12		
 #define	 reg_pllcpp_bias_dqcmd           		  0x088		,  10		,  8		
 #define	 reg_plltestouten_dqcmd          		  0x088		,  7		,  7		
 #define	 reg_lockenb_dqcmd               		  0x088		,  6		,  6		
 #define	 reg_pllrstbsel_dqcmd            		  0x088		,  5		,  5		
 #define	 reg_pllref_clk_byp_dqcmd        		  0x088		,  4		,  4		
 #define	 reg_ssc_rstn                    		  0x088		,  3		,  3		
 #define	 reg_pllincz_dqcmd               		  0x088		,  2		,  2		
 #define	 reg_pllclkouten_dqcmd_t         		  0x088		,  1		,  1		
 #define	 reg_pllpd_dqcmd_t               		  0x088		,  0		,  0		
 #define	 reg_hclk_train_sel              		  0x08c		,  31		,  31		
 #define	 reg_hclk_bist_sel               		  0x08c		,  30		,  30		
 #define	 reg_hclk_zqcalib_sel            		  0x08c		,  29		,  29		
 #define	 reg_hclk_byte7_sel              		  0x08c		,  28		,  28		
 #define	 reg_hclk_byte6_sel              		  0x08c		,  27		,  27		
 #define	 reg_hclk_byte5_sel              		  0x08c		,  26		,  26		
 #define	 reg_hclk_byte4_sel              		  0x08c		,  25		,  25		
 #define	 reg_hclk_byte3_sel              		  0x08c		,  24		,  24		
 #define	 reg_hclk_byte2_sel              		  0x08c		,  23		,  23		
 #define	 reg_hclk_byte1_sel              		  0x08c		,  22		,  22		
 #define	 reg_hclk_byte0_sel              		  0x08c		,  21		,  21		
 #define	 reg_hclk_byte_sel               		  0x08c		,  20		,  20		
 #define	 reg_hclk_ca_sel                 		  0x08c		,  19		,  19		
 #define	 reg_train_reg_update_en         		  0x08c		,  18		,  18		
 #define	 reg_dqclken_t                   		  0x08c		,  17		,  17		
 #define	 reg_outclken                    		  0x08c		,  16		,  16		
 #define	 reg_lp_bypass                   		  0x08c		,  15		,  15		
 #define	 reg_deep_lp_en                  		  0x08c		,  14		,  14		
 #define	 reg_lp_wakeup_sel               		  0x08c		,  13		,  13		
 #define	 reg_lp_vref_ctrl_en             		  0x08c		,  12		,  12		
 #define	 reg_lp_wakeup_threhold          		  0x08c		,  11		,  8		
 #define	 reg_lp_io_dis_ctrl              		  0x08c		,  7		,  6		
 #define	 reg_lp_dq_clk_ctrl_en           		  0x08c		,  5		,  5		
 #define	 reg_lp_dig_rst_ctrl_en          		  0x08c		,  4		,  4		
 #define	 reg_lp_spll_clktree_ctrl_en     		  0x08c		,  3		,  3		
 #define	 reg_lp_dig_clk_ctrl_en          		  0x08c		,  2		,  2		
 #define	 reg_lp_io_ctrl_en               		  0x08c		,  1		,  1		
 #define	 reg_lp_pllpd_ctrl_en            		  0x08c		,  0		,  0		
 #define	 reg_hclk_byte8_sel              		  0x090		,  31		,  31		
 #define	 reg_lp_stvalue                  		  0x090		,  23		,  20		
 #define	 reg_lp_ackvalue                 		  0x090		,  19		,  16		
 #define	 reg_wait_cnt                    		  0x090		,  15		,  0		
 #define	 reg_lpddr4x_zqcal               		  0x094		,  29		,  29		
 #define	 reg_zq_chg_interval             		  0x094		,  28		,  20		
 #define	 reg_pu_interval                 		  0x094		,  18		,  10		
 #define	 reg_pd_zqcali                   		  0x094		,  3		,  3		
 #define	 reg_zqcali_clear                		  0x094		,  2		,  2		
 #define	 reg_zqcali_bypass               		  0x094		,  1		,  1		
 #define	 reg_zqcali_en                   		  0x094		,  0		,  0		
 #define	 reg_drvpd_zqcali_vref_sel       		  0x098		,  15		,  8		
 #define	 reg_drvpu_zqcali_vref_sel       		  0x098		,  7		,  0		
 #define	 reg_odtlegpu_zqcali             		  0x09c		,  28		,  24		
 #define	 reg_odtlegpd_zqcali             		  0x09c		,  20		,  16		
 #define	 reg_odtpd_zqcali_vref_sel       		  0x09c		,  15		,  8		
 #define	 reg_odtpu_zqcali_vref_sel       		  0x09c		,  7		,  0		
 #define	 reg_drvlegpu_zqcali             		  0x0a0		,  28		,  24		
 #define	 reg_drvlegpd_zqcali             		  0x0a0		,  20		,  16		
 #define	 reg_wr_train_dqs_adjust_en      		  0x0a0		,  2		,  2		
 #define	 reg_wr_train_dq_start_point_bypass		  0x0a0		,  1		,  1		
 #define	 reg_wr_train_dq_range_bypass    		  0x0a0		,  0		,  0		
 #define	 reg_rd_train_dq_scan_max        		  0x0a4		,  30		,  24		
 #define	 reg_rd_train_dqs_scan_max       		  0x0a4		,  22		,  16		
 #define	 reg_rd_train_perdef_en          		  0x0a4		,  12		,  12		
 #define	 reg_train_vref_en               		  0x0a4		,  11		,  11		
 #define	 reg_ddr4_dbi                    		  0x0a4		,  10		,  10		
 #define	 reg_rdtrain_cs_sel              		  0x0a4		,  9		,  8		
 #define	 reg_rx_vref_value_update        		  0x0a4		,  7		,  7		
 #define	 reg_rd_train_dqs_range_bypass   		  0x0a4		,  6		,  6		
 #define	 reg_bypass_rd_train_cmd_start_en		  0x0a4		,  5		,  5		
 #define	 reg_bypass_rd_train_en          		  0x0a4		,  4		,  4		
 #define	 reg_rd_train_check_value_en     		  0x0a4		,  3		,  3		
 #define	 reg_rd_train_freq_update        		  0x0a4		,  2		,  2		
 #define	 reg_dqs_rd_train_en             		  0x0a4		,  1		,  1		
 #define	 reg_dq_rd_train_en              		  0x0a4		,  0		,  0		
 #define	 reg_lpddr4_mr15_value           		  0x0a8		,  31		,  24		
 #define	 reg_lpddr4_mr20_value           		  0x0a8		,  23		,  16		
 #define	 reg_lpddr4_mr32_value           		  0x0a8		,  15		,  8		
 #define	 reg_lpddr4_mr40_value           		  0x0a8		,  7		,  0		
 #define	 reg_ddr4_mr4_value              		  0x0ac		,  31		,  16		
 #define	 reg_ddr4_mr3                    		  0x0ac		,  7		,  0		
 #define	 reg_dm_wr_train_en              		  0x0b0		,  29		,  29		
 #define	 reg_wrtrain_lpddr4_vref_range   		  0x0b0		,  28		,  28		
 #define	 reg_pbit_deskew_offset_for_lpddr4		  0x0b0		,  27		,  16		
 #define	 reg_dqs_wr_train_en             		  0x0b0		,  9		,  9		
 #define	 reg_wrtrain_check_data_value_random_gen		  0x0b0		,  8		,  8		
 #define	 reg_wrtrain_cs_sel              		  0x0b0		,  7		,  6		
 #define	 reg_wr_train_rst                		  0x0b0		,  5		,  5		
 #define	 reg_wr_train_dqs_default_bypass 		  0x0b0		,  4		,  4		
 #define	 reg_wr_train_dqs_range_bypass   		  0x0b0		,  3		,  3		
 #define	 reg_wr_train_freq_update        		  0x0b0		,  2		,  2		
 #define	 reg_dq_wr_train_en              		  0x0b0		,  1		,  1		
 #define	 reg_dq_wr_train_auto            		  0x0b0		,  0		,  0		
 #define	 reg_wr_train_ba_addr            		  0x0b4		,  30		,  28		
 #define	 reg_wr_train_col_addr           		  0x0b4		,  25		,  16		
 #define	 reg_wr_train_row_addr           		  0x0b4		,  15		,  0		
 #define	 reg_phy_trefi                   		  0x0b8		,  31		,  18		
 #define	 reg_phy_trfc                    		  0x0b8		,  17		,  8		
 #define	 reg_max_refi_cnt                		  0x0b8		,  7		,  4		
 #define	 reg_phy_refresh_en              		  0x0b8		,  0		,  0		
 #define	 reg_a0_lp4x_en                  		  0x0bc		,  31		,  31		
 #define	 reg_a1_lp4x_en                  		  0x0bc		,  30		,  30		
 #define	 reg_a2_lp4x_en                  		  0x0bc		,  29		,  29		
 #define	 reg_a3_lp4x_en                  		  0x0bc		,  28		,  28		
 #define	 reg_a4_lp4x_en                  		  0x0bc		,  27		,  27		
 #define	 reg_a5_lp4x_en                  		  0x0bc		,  26		,  26		
 #define	 reg_a6_lp4x_en                  		  0x0bc		,  25		,  25		
 #define	 reg_a7_lp4x_en                  		  0x0bc		,  24		,  24		
 #define	 reg_a8_lp4x_en                  		  0x0bc		,  23		,  23		
 #define	 reg_a9_lp4x_en                  		  0x0bc		,  22		,  22		
 #define	 reg_a10_lp4x_en                 		  0x0bc		,  21		,  21		
 #define	 reg_a11_lp4x_en                 		  0x0bc		,  20		,  20		
 #define	 reg_a12_lp4x_en                 		  0x0bc		,  19		,  19		
 #define	 reg_a13_lp4x_en                 		  0x0bc		,  18		,  18		
 #define	 reg_a14_lp4x_en                 		  0x0bc		,  17		,  17		
 #define	 reg_a15_lp4x_en                 		  0x0bc		,  16		,  16		
 #define	 reg_a16_lp4x_en                 		  0x0bc		,  15		,  15		
 #define	 reg_a17_lp4x_en                 		  0x0bc		,  14		,  14		
 #define	 reg_actn_lp4x_en                		  0x0bc		,  13		,  13		
 #define	 reg_ba0_lp4x_en                 		  0x0bc		,  12		,  12		
 #define	 reg_ba1_lp4x_en                 		  0x0bc		,  11		,  11		
 #define	 reg_bg0_lp4x_en                 		  0x0bc		,  10		,  10		
 #define	 reg_bg1_lp4x_en                 		  0x0bc		,  9		,  9		
 #define	 reg_ck_lp4x_en                  		  0x0bc		,  8		,  8		
 #define	 reg_ckb_lp4x_en                 		  0x0bc		,  7		,  7		
 #define	 reg_cke0_lp4x_en                		  0x0bc		,  6		,  6		
 #define	 reg_csb0_lp4x_en                		  0x0bc		,  5		,  5		
 #define	 reg_odt0_lp4x_en                		  0x0bc		,  4		,  4		
 #define	 reg_csb1_lp4x_en                		  0x0bc		,  3		,  3		
 #define	 reg_odt1_lp4x_en                		  0x0bc		,  2		,  2		
 #define	 reg_resetn_lp4x_en              		  0x0bc		,  1		,  1		
 #define	 reg_cmd_ca_enb_lp4              		  0x0bc		,  0		,  0		
 #define	 reg_a17_pvt_comp_en             		  0x0c0		,  31		,  31		
 #define	 reg_a16_pvt_comp_en             		  0x0c0		,  30		,  30		
 #define	 reg_a15_pvt_comp_en             		  0x0c0		,  29		,  29		
 #define	 reg_a14_pvt_comp_en             		  0x0c0		,  28		,  28		
 #define	 reg_a13_pvt_comp_en             		  0x0c0		,  27		,  27		
 #define	 reg_a12_pvt_comp_en             		  0x0c0		,  26		,  26		
 #define	 reg_a11_pvt_comp_en             		  0x0c0		,  25		,  25		
 #define	 reg_a10_pvt_comp_en             		  0x0c0		,  24		,  24		
 #define	 reg_a9_pvt_comp_en              		  0x0c0		,  23		,  23		
 #define	 reg_a8_pvt_comp_en              		  0x0c0		,  22		,  22		
 #define	 reg_a7_pvt_comp_en              		  0x0c0		,  21		,  21		
 #define	 reg_a6_pvt_comp_en              		  0x0c0		,  20		,  20		
 #define	 reg_a5_pvt_comp_en              		  0x0c0		,  19		,  19		
 #define	 reg_a4_pvt_comp_en              		  0x0c0		,  18		,  18		
 #define	 reg_a3_pvt_comp_en              		  0x0c0		,  17		,  17		
 #define	 reg_a2_pvt_comp_en              		  0x0c0		,  16		,  16		
 #define	 reg_a1_pvt_comp_en              		  0x0c0		,  15		,  15		
 #define	 reg_a0_pvt_comp_en              		  0x0c0		,  14		,  14		
 #define	 reg_actn_pvt_comp_en            		  0x0c0		,  13		,  13		
 #define	 reg_ba0_pvt_comp_en             		  0x0c0		,  12		,  12		
 #define	 reg_ba1_pvt_comp_en             		  0x0c0		,  11		,  11		
 #define	 reg_bg0_pvt_comp_en             		  0x0c0		,  10		,  10		
 #define	 reg_bg1_pvt_comp_en             		  0x0c0		,  9		,  9		
 #define	 reg_ck_pvt_comp_en              		  0x0c0		,  8		,  8		
 #define	 reg_ckb_pvt_comp_en             		  0x0c0		,  7		,  7		
 #define	 reg_cke0_pvt_comp_en            		  0x0c0		,  6		,  6		
 #define	 reg_csb0_pvt_comp_en            		  0x0c0		,  5		,  5		
 #define	 reg_odt0_pvt_comp_en            		  0x0c0		,  4		,  4		
 #define	 reg_cke1_pvt_comp_en            		  0x0c0		,  3		,  3		
 #define	 reg_csb1_pvt_comp_en            		  0x0c0		,  2		,  2		
 #define	 reg_odt1_pvt_comp_en            		  0x0c0		,  1		,  1		
 #define	 reg_resetn_pvt_comp_en          		  0x0c0		,  0		,  0		
 #define	 reg_cmd_drv_zqcalib_en          		  0x0c4		,  17		,  17		
 #define	 reg_cmd_fbsel_reg               		  0x0c4		,  16		,  16		
 #define	 reg_cmd_fben_reg                		  0x0c4		,  15		,  15		
 #define	 reg_cmd_abutweakpub_reg         		  0x0c4		,  13		,  13		
 #define	 reg_cmd_abutslewpu_reg          		  0x0c4		,  12		,  8		
 #define	 reg_cmd_abutweakpd_reg          		  0x0c4		,  5		,  5		
 #define	 reg_cmd_abutslewpd_reg          		  0x0c4		,  4		,  0		
 #define	 reg_cmd_abutnrcomp4_reg         		  0x0c8		,  28		,  28		
 #define	 reg_cmd_abutnrcomp3_reg         		  0x0c8		,  27		,  27		
 #define	 reg_cmd_abutnrcomp2_reg         		  0x0c8		,  26		,  26		
 #define	 reg_cmd_abutnrcomp1_reg         		  0x0c8		,  25		,  25		
 #define	 reg_cmd_abutnrcomp0_reg         		  0x0c8		,  24		,  24		
 #define	 reg_cmd_abutprcomp4_reg         		  0x0c8		,  20		,  20		
 #define	 reg_cmd_abutprcomp3_reg         		  0x0c8		,  19		,  19		
 #define	 reg_cmd_abutprcomp2_reg         		  0x0c8		,  18		,  18		
 #define	 reg_cmd_abutprcomp1_reg         		  0x0c8		,  17		,  17		
 #define	 reg_cmd_abutprcomp0_reg         		  0x0c8		,  16		,  16		
 #define	 reg_cmd_abutnrcomp4_ck0_reg     		  0x0c8		,  12		,  12		
 #define	 reg_cmd_abutnrcomp3_ck0_reg     		  0x0c8		,  11		,  11		
 #define	 reg_cmd_abutnrcomp2_ck0_reg     		  0x0c8		,  10		,  10		
 #define	 reg_cmd_abutnrcomp1_ck0_reg     		  0x0c8		,  9		,  9		
 #define	 reg_cmd_abutnrcomp0_ck0_reg     		  0x0c8		,  8		,  8		
 #define	 reg_cmd_abutprcomp4_ck0_reg     		  0x0c8		,  4		,  4		
 #define	 reg_cmd_abutprcomp3_ck0_reg     		  0x0c8		,  3		,  3		
 #define	 reg_cmd_abutprcomp2_ck0_reg     		  0x0c8		,  2		,  2		
 #define	 reg_cmd_abutprcomp1_ck0_reg     		  0x0c8		,  1		,  1		
 #define	 reg_cmd_abutprcomp0_ck0_reg     		  0x0c8		,  0		,  0		
 #define	 reg_ram_vref1_margsel_reg       		  0x0cc		,  24		,  16		
 #define	 reg_cmd_abutnrcomp4_special_reg 		  0x0cc		,  12		,  12		
 #define	 reg_cmd_abutnrcomp3_special_reg 		  0x0cc		,  11		,  11		
 #define	 reg_cmd_abutnrcomp2_special_reg 		  0x0cc		,  10		,  10		
 #define	 reg_cmd_abutnrcomp1_special_reg 		  0x0cc		,  9		,  9		
 #define	 reg_cmd_abutnrcomp0_special_reg 		  0x0cc		,  8		,  8		
 #define	 reg_cmd_abutprcomp4_special_reg 		  0x0cc		,  4		,  4		
 #define	 reg_cmd_abutprcomp3_special_reg 		  0x0cc		,  3		,  3		
 #define	 reg_cmd_abutprcomp2_special_reg 		  0x0cc		,  2		,  2		
 #define	 reg_cmd_abutprcomp1_special_reg 		  0x0cc		,  1		,  1		
 #define	 reg_cmd_abutprcomp0_special_reg 		  0x0cc		,  0		,  0		
 #define	 reg_a0_invdelaysel_bp           		  0x0d0		,  31		,  24		
 #define	 reg_a1_invdelaysel_bp           		  0x0d0		,  23		,  16		
 #define	 reg_a2_invdelaysel_bp           		  0x0d0		,  15		,  8		
 #define	 reg_a3_invdelaysel_bp           		  0x0d0		,  7		,  0		
 #define	 reg_a4_invdelaysel_bp           		  0x0d4		,  31		,  24		
 #define	 reg_a5_invdelaysel_bp           		  0x0d4		,  23		,  16		
 #define	 reg_a6_invdelaysel_bp           		  0x0d4		,  15		,  8		
 #define	 reg_a7_invdelaysel_bp           		  0x0d4		,  7		,  0		
 #define	 reg_a8_invdelaysel_bp           		  0x0d8		,  31		,  24		
 #define	 reg_a9_invdelaysel_bp           		  0x0d8		,  23		,  16		
 #define	 reg_a10_invdelaysel_bp          		  0x0d8		,  15		,  8		
 #define	 reg_a11_invdelaysel_bp          		  0x0d8		,  7		,  0		
 #define	 reg_a12_invdelaysel_bp          		  0x0dc		,  31		,  24		
 #define	 reg_a13_invdelaysel_bp          		  0x0dc		,  23		,  16		
 #define	 reg_a14_invdelaysel_bp          		  0x0dc		,  15		,  8		
 #define	 reg_a15_invdelaysel_bp          		  0x0dc		,  7		,  0		
 #define	 reg_a16_invdelaysel_bp          		  0x0e0		,  31		,  24		
 #define	 reg_a17_invdelaysel_bp          		  0x0e0		,  23		,  16		
 #define	 reg_ba0_invdelaysel_bp          		  0x0e0		,  15		,  8		
 #define	 reg_ba1_invdelaysel_bp          		  0x0e0		,  7		,  0		
 #define	 reg_bg0_invdelaysel_bp          		  0x0e4		,  31		,  24		
 #define	 reg_bg1_invdelaysel_bp          		  0x0e4		,  23		,  16		
 #define	 reg_cke0_invdelaysel_bp         		  0x0e4		,  15		,  8		
 #define	 reg_cke1_invdelaysel_bp         		  0x0e4		,  7		,  0		
 #define	 reg_ckb_invdelaysel_bp          		  0x0e8		,  31		,  24		
 #define	 reg_ck_invdelaysel_bp           		  0x0e8		,  23		,  16		
 #define	 reg_odt0_invdelaysel_bp         		  0x0e8		,  15		,  8		
 #define	 reg_odt1_invdelaysel_bp         		  0x0e8		,  7		,  0		
 #define	 reg_csb0_invdelaysel_bp         		  0x0ec		,  31		,  24		
 #define	 reg_csb1_invdelaysel_bp         		  0x0ec		,  23		,  16		
 #define	 reg_resetn_invdelaysel_bp       		  0x0ec		,  15		,  8		
 #define	 reg_actn_invdelaysel_bp         		  0x0ec		,  7		,  0		
 #define	 group1_dq0_train_check_data_value0		  0x0f0		,  31		,  24		
 #define	 group1_dq0_train_check_data_value1		  0x0f0		,  23		,  16		
 #define	 group1_dq0_train_check_data_value2		  0x0f0		,  15		,  8		
 #define	 group1_dq0_train_check_data_value3		  0x0f0		,  7		,  0		
 #define	 group1_dq0_train_check_data_value4		  0x0f4		,  31		,  24		
 #define	 group1_dq0_train_check_data_value5		  0x0f4		,  23		,  16		
 #define	 group1_dq0_train_check_data_value6		  0x0f4		,  15		,  8		
 #define	 group1_dq0_train_check_data_value7		  0x0f4		,  7		,  0		
 #define	 group1_dq0_train_check_data_value8		  0x0f8		,  15		,  8		
 #define	 group1_dq0_train_check_data_value9		  0x0f8		,  7		,  0		
 #define	 group1_dq1_train_check_data_value0		  0x0fc		,  31		,  24		
 #define	 group1_dq1_train_check_data_value1		  0x0fc		,  23		,  16		
 #define	 group1_dq1_train_check_data_value2		  0x0fc		,  15		,  8		
 #define	 group1_dq1_train_check_data_value3		  0x0fc		,  7		,  0		
 #define	 group1_dq1_train_check_data_value4		  0x100		,  31		,  24		
 #define	 group1_dq1_train_check_data_value5		  0x100		,  23		,  16		
 #define	 group1_dq1_train_check_data_value6		  0x100		,  15		,  8		
 #define	 group1_dq1_train_check_data_value7		  0x100		,  7		,  0		
 #define	 group1_dq1_train_check_data_value8		  0x104		,  15		,  8		
 #define	 group1_dq1_train_check_data_value9		  0x104		,  7		,  0		
 #define	 group1_dq2_train_check_data_value0		  0x108		,  31		,  24		
 #define	 group1_dq2_train_check_data_value1		  0x108		,  23		,  16		
 #define	 group1_dq2_train_check_data_value2		  0x108		,  15		,  8		
 #define	 group1_dq2_train_check_data_value3		  0x108		,  7		,  0		
 #define	 group1_dq2_train_check_data_value4		  0x10c		,  31		,  24		
 #define	 group1_dq2_train_check_data_value5		  0x10c		,  23		,  16		
 #define	 group1_dq2_train_check_data_value6		  0x10c		,  15		,  8		
 #define	 group1_dq2_train_check_data_value7		  0x10c		,  7		,  0		
 #define	 group1_dq2_train_check_data_value8		  0x110		,  15		,  8		
 #define	 group1_dq2_train_check_data_value9		  0x110		,  7		,  0		
 #define	 group1_dq3_train_check_data_value0		  0x114		,  31		,  24		
 #define	 group1_dq3_train_check_data_value1		  0x114		,  23		,  16		
 #define	 group1_dq3_train_check_data_value2		  0x114		,  15		,  8		
 #define	 group1_dq3_train_check_data_value3		  0x114		,  7		,  0		
 #define	 group1_dq3_train_check_data_value4		  0x118		,  31		,  24		
 #define	 group1_dq3_train_check_data_value5		  0x118		,  23		,  16		
 #define	 group1_dq3_train_check_data_value6		  0x118		,  15		,  8		
 #define	 group1_dq3_train_check_data_value7		  0x118		,  7		,  0		
 #define	 group1_dq3_train_check_data_value8		  0x11c		,  15		,  8		
 #define	 group1_dq3_train_check_data_value9		  0x11c		,  7		,  0		
 #define	 group1_dq4_train_check_data_value0		  0x120		,  31		,  24		
 #define	 group1_dq4_train_check_data_value1		  0x120		,  23		,  16		
 #define	 group1_dq4_train_check_data_value2		  0x120		,  15		,  8		
 #define	 group1_dq4_train_check_data_value3		  0x120		,  7		,  0		
 #define	 group1_dq4_train_check_data_value4		  0x124		,  31		,  24		
 #define	 group1_dq4_train_check_data_value5		  0x124		,  23		,  16		
 #define	 group1_dq4_train_check_data_value6		  0x124		,  15		,  8		
 #define	 group1_dq4_train_check_data_value7		  0x124		,  7		,  0		
 #define	 group1_dq4_train_check_data_value8		  0x128		,  15		,  8		
 #define	 group1_dq4_train_check_data_value9		  0x128		,  7		,  0		
 #define	 group1_dq5_train_check_data_value0		  0x12c		,  31		,  24		
 #define	 group1_dq5_train_check_data_value1		  0x12c		,  23		,  16		
 #define	 group1_dq5_train_check_data_value2		  0x12c		,  15		,  8		
 #define	 group1_dq5_train_check_data_value3		  0x12c		,  7		,  0		
 #define	 group1_dq5_train_check_data_value4		  0x130		,  31		,  24		
 #define	 group1_dq5_train_check_data_value5		  0x130		,  23		,  16		
 #define	 group1_dq5_train_check_data_value6		  0x130		,  15		,  8		
 #define	 group1_dq5_train_check_data_value7		  0x130		,  7		,  0		
 #define	 group1_dq5_train_check_data_value8		  0x134		,  15		,  8		
 #define	 group1_dq5_train_check_data_value9		  0x134		,  7		,  0		
 #define	 group1_dq6_train_check_data_value0		  0x138		,  31		,  24		
 #define	 group1_dq6_train_check_data_value1		  0x138		,  23		,  16		
 #define	 group1_dq6_train_check_data_value2		  0x138		,  15		,  8		
 #define	 group1_dq6_train_check_data_value3		  0x138		,  7		,  0		
 #define	 group1_dq6_train_check_data_value4		  0x13c		,  31		,  24		
 #define	 group1_dq6_train_check_data_value5		  0x13c		,  23		,  16		
 #define	 group1_dq6_train_check_data_value6		  0x13c		,  15		,  8		
 #define	 group1_dq6_train_check_data_value7		  0x13c		,  7		,  0		
 #define	 group1_dq6_train_check_data_value8		  0x140		,  15		,  8		
 #define	 group1_dq6_train_check_data_value9		  0x140		,  7		,  0		
 #define	 group1_dq7_train_check_data_value0		  0x144		,  31		,  24		
 #define	 group1_dq7_train_check_data_value1		  0x144		,  23		,  16		
 #define	 group1_dq7_train_check_data_value2		  0x144		,  15		,  8		
 #define	 group1_dq7_train_check_data_value3		  0x144		,  7		,  0		
 #define	 group1_dq7_train_check_data_value4		  0x148		,  31		,  24		
 #define	 group1_dq7_train_check_data_value5		  0x148		,  23		,  16		
 #define	 group1_dq7_train_check_data_value6		  0x148		,  15		,  8		
 #define	 group1_dq7_train_check_data_value7		  0x148		,  7		,  0		
 #define	 reg_wrtrain_odt_advance         		  0x14c		,  19		,  19		
 #define	 reg_wrtrain_odt_keep            		  0x14c		,  18		,  16		
 #define	 group1_dq7_train_check_data_value8		  0x14c		,  15		,  8		
 #define	 group1_dq7_train_check_data_value9		  0x14c		,  7		,  0		
 #define	 reg_wrtrain_vref_wait_vref_cnt_50ns		  0x150		,  31		,  24		
 #define	 reg_train_vref_step_min         		  0x150		,  23		,  21		
 #define	 reg_train_vref_step_max         		  0x150		,  20		,  16		
 #define	 reg_cmd_invdelaysel_sel         		  0x150		,  15		,  10		
 #define	 reg_rdtrain_wait_vref_valid_cnt 		  0x150		,  9		,  0		
 #define	 reg_wl_dqs_lock_point           		  0x154		,  18		,  13		
 #define	 reg_freq_choose_wr_bypass       		  0x154		,  12		,  12		
 #define	 reg_data_path_clk_gate_dly      		  0x154		,  11		,  6		
 #define	 reg_data_path_clk_gate_dly_bp   		  0x154		,  5		,  5		
 #define	 reg_freq_choose_op_bypass       		  0x154		,  4		,  4		
 #define	 reg_all_freq_train_finish       		  0x154		,  3		,  3		
 #define	 reg_pll_lock_bypass             		  0x154		,  2		,  2		
 #define	 reg_pllpd_bypass                		  0x154		,  1		,  1		
 #define	 reg_lpddr4_write_postamble_sel  		  0x154		,  0		,  0		
 #define	 group1_dm_train_check_data_value0		  0x1cc		,  31		,  24		
 #define	 group1_dm_train_check_data_value1		  0x1cc		,  23		,  16		
 #define	 group1_dm_train_check_data_value2		  0x1cc		,  15		,  8		
 #define	 group1_dm_train_check_data_value3		  0x1cc		,  7		,  0		
 #define	 group1_dm_train_check_data_value4		  0x1e0		,  31		,  24		
 #define	 group1_dm_train_check_data_value5		  0x1e0		,  23		,  16		
 #define	 group1_dm_train_check_data_value6		  0x1e0		,  15		,  8		
 #define	 group1_dm_train_check_data_value7		  0x1e0		,  7		,  0		
 #define	 reg_wrtrain_vref_scan_min       		  0x1e4		,  26		,  20		
 #define	 group1_dm_train_check_data_value8		  0x1e4		,  15		,  8		
 #define	 group1_dm_train_check_data_value9		  0x1e4		,  7		,  0		
 #define	 reg_phy_twtr_l                  		  0x1f0		,  29		,  23		
 #define	 reg_phy_trp                     		  0x1f0		,  22		,  16		
 #define	 reg_phy_twr                     		  0x1f0		,  14		,  8		
 #define	 reg_wl_dqs_start_point          		  0x1f4		,  11		,  0		


// RO REGISTER LIST
 #define	 train_all_step_done             		  0x158		,  7		,  7		
 #define	 train_step1_delay_done          		  0x158		,  6		,  6		
 #define	 train_step2_vref_done           		  0x158		,  5		,  5		
 #define	 train_step3_delay_done          		  0x158		,  4		,  4		
 #define	 train_step1_error               		  0x158		,  3		,  3		
 #define	 train_step2_error               		  0x158		,  2		,  2		
 #define	 train_step3_error               		  0x158		,  1		,  1		
 #define	 train_true_done                 		  0x158		,  0		,  0		
 #define	 pvt_comp_cs_to_reg              		  0x15c		,  13		,  8		
 #define	 pvt_comp_req_wait_time_out_to_reg		  0x15c		,  7		,  7		
 #define	 cat_low_freq_sel                		  0x15c		,  6		,  6		
 #define	 user_load_mode_busy             		  0x15c		,  5		,  5		
 #define	 pwrokcore                       		  0x15c		,  3		,  3		
 #define	 dll_lock_to_reg                 		  0x15c		,  2		,  2		
 #define	 lock_mpll                       		  0x15c		,  1		,  1		
 #define	 lock_pll_dqcmd                  		  0x15c		,  0		,  0		
 #define	 drvlegpd_zqcali_2reg            		  0x160		,  28		,  24		
 #define	 drvlegpu_zqcali_2reg            		  0x160		,  20		,  16		
 #define	 odtlegpd_zqcali_2reg            		  0x160		,  12		,  8		
 #define	 odtlegpu_zqcali_2reg            		  0x160		,  4		,  0		
 #define	 reg_x1clk_ndiv_cnt              		  0x164		,  18		,  8		
 #define	 reg_zqcali_done                 		  0x164		,  4		,  4		
 #define	 reg_drvpd_overflow              		  0x164		,  3		,  3		
 #define	 reg_drvpu_overflow              		  0x164		,  2		,  2		
 #define	 reg_odtpd_overflow              		  0x164		,  1		,  1		
 #define	 reg_odtpu_overflow              		  0x164		,  0		,  0		
 #define	 bist_error_dm                   		  0x168		,  16		,  8		
 #define	 cmd_error_flag                  		  0x168		,  3		,  3		
 #define	 dm_error_flag                   		  0x168		,  2		,  2		
 #define	 dq_error_flag                   		  0x168		,  1		,  1		
 #define	 bist_complete                   		  0x168		,  0		,  0		
 #define	 bist_error_dq                   		  0x16c		,  31		,  0		
 #define	 bist_error_cmd                  		  0x170		,  29		,  0		
 #define	 wl2_done                        		  0x174		,  25		,  25		
 #define	 wl_done_byte                    		  0x174		,  24		,  16		
 #define	 calib_end                       		  0x174		,  10		,  10		
 #define	 calib_error                     		  0x174		,  9		,  9		
 #define	 calib_done_byte                 		  0x174		,  8		,  0		
 #define	 cha_rank_cat_bp_cmd_send_rdy    		  0x178		,  19		,  18		
 #define	 chb_rank_cat_bp_cmd_send_rdy    		  0x178		,  17		,  16		
 #define	 cha_rank_cat_bp_done            		  0x178		,  15		,  14		
 #define	 chb_rank_cat_bp_done            		  0x178		,  13		,  12		
 #define	 ca_check_value                  		  0x178		,  11		,  0		
 #define	 cha_cat_auto_cs_train_err       		  0x17c		,  23		,  16		
 #define	 chb_cat_auto_cs_train_err       		  0x17c		,  15		,  8		
 #define	 cha_cat_done                    		  0x17c		,  3		,  3		
 #define	 chb_cat_done                    		  0x17c		,  2		,  2		
 #define	 cha_cat_bp_cmd_send_done        		  0x17c		,  1		,  1		
 #define	 chb_cat_bp_cmd_send_done        		  0x17c		,  0		,  0		
 #define	 reg_cmd_invdelaysel             		  0x180		,  23		,  16		
 #define	 reg_wrtrain_vref_max_value      		  0x180		,  13		,  8		
 #define	 reg_wrtrain_vref_min_value      		  0x180		,  5		,  0		
 #define	 cha_rank0_ca0_min_perbit_skew_pass		  0x184		,  31		,  24		
 #define	 cha_rank0_ca1_min_perbit_skew_pass		  0x184		,  23		,  16		
 #define	 cha_rank0_ca2_min_perbit_skew_pass		  0x184		,  15		,  8		
 #define	 cha_rank0_ca3_min_perbit_skew_pass		  0x184		,  7		,  0		
 #define	 cha_rank0_ca4_min_perbit_skew_pass		  0x188		,  31		,  24		
 #define	 cha_rank0_ca5_min_perbit_skew_pass		  0x188		,  23		,  16		
 #define	 cha_rank1_ca0_min_perbit_skew_pass		  0x188		,  15		,  8		
 #define	 cha_rank1_ca1_min_perbit_skew_pass		  0x188		,  7		,  0		
 #define	 cha_rank1_ca2_min_perbit_skew_pass		  0x18c		,  31		,  24		
 #define	 cha_rank1_ca3_min_perbit_skew_pass		  0x18c		,  23		,  16		
 #define	 cha_rank1_ca4_min_perbit_skew_pass		  0x18c		,  15		,  8		
 #define	 cha_rank1_ca5_min_perbit_skew_pass		  0x18c		,  7		,  0		
 #define	 cha_rank0_min_cs_perbit_skew_pass		  0x190		,  31		,  24		
 #define	 cha_rank1_min_cs_perbit_skew_pass		  0x190		,  23		,  16		
 #define	 cha_rank0_max_cs_perbit_skew_pass		  0x190		,  15		,  8		
 #define	 cha_rank1_max_cs_perbit_skew_pass		  0x190		,  7		,  0		
 #define	 cha_rank0_ca0_max_perbit_skew_pass		  0x194		,  31		,  24		
 #define	 cha_rank0_ca1_max_perbit_skew_pass		  0x194		,  23		,  16		
 #define	 cha_rank0_ca2_max_perbit_skew_pass		  0x194		,  15		,  8		
 #define	 cha_rank0_ca3_max_perbit_skew_pass		  0x194		,  7		,  0		
 #define	 cha_rank0_ca4_max_perbit_skew_pass		  0x198		,  31		,  24		
 #define	 cha_rank0_ca5_max_perbit_skew_pass		  0x198		,  23		,  16		
 #define	 cha_rank1_ca0_max_perbit_skew_pass		  0x198		,  15		,  8		
 #define	 cha_rank1_ca1_max_perbit_skew_pass		  0x198		,  7		,  0		
 #define	 cha_rank1_ca2_max_perbit_skew_pass		  0x19c		,  31		,  24		
 #define	 cha_rank1_ca3_max_perbit_skew_pass		  0x19c		,  23		,  16		
 #define	 cha_rank1_ca4_max_perbit_skew_pass		  0x19c		,  15		,  8		
 #define	 cha_rank1_ca5_max_perbit_skew_pass		  0x19c		,  7		,  0		
 #define	 chb_rank0_ca0_min_perbit_skew_pass		  0x1a0		,  31		,  24		
 #define	 chb_rank0_ca1_min_perbit_skew_pass		  0x1a0		,  23		,  16		
 #define	 chb_rank0_ca2_min_perbit_skew_pass		  0x1a0		,  15		,  8		
 #define	 chb_rank0_ca3_min_perbit_skew_pass		  0x1a0		,  7		,  0		
 #define	 chb_rank0_ca4_min_perbit_skew_pass		  0x1a4		,  31		,  24		
 #define	 chb_rank0_ca5_min_perbit_skew_pass		  0x1a4		,  23		,  16		
 #define	 chb_rank1_ca0_min_perbit_skew_pass		  0x1a4		,  15		,  8		
 #define	 chb_rank1_ca1_min_perbit_skew_pass		  0x1a4		,  7		,  0		
 #define	 chb_rank1_ca2_min_perbit_skew_pass		  0x1a8		,  31		,  24		
 #define	 chb_rank1_ca3_min_perbit_skew_pass		  0x1a8		,  23		,  16		
 #define	 chb_rank1_ca4_min_perbit_skew_pass		  0x1a8		,  15		,  8		
 #define	 chb_rank1_ca5_min_perbit_skew_pass		  0x1a8		,  7		,  0		
 #define	 chb_rank0_min_cs_perbit_skew_pass		  0x1ac		,  31		,  24		
 #define	 chb_rank1_min_cs_perbit_skew_pass		  0x1ac		,  23		,  16		
 #define	 chb_rank0_max_cs_perbit_skew_pass		  0x1ac		,  15		,  8		
 #define	 chb_rank1_max_cs_perbit_skew_pass		  0x1ac		,  7		,  0		
 #define	 chb_rank0_ca0_max_perbit_skew_pass		  0x1b0		,  31		,  24		
 #define	 chb_rank0_ca1_max_perbit_skew_pass		  0x1b0		,  23		,  16		
 #define	 chb_rank0_ca2_max_perbit_skew_pass		  0x1b0		,  15		,  8		
 #define	 chb_rank0_ca3_max_perbit_skew_pass		  0x1b0		,  7		,  0		
 #define	 chb_rank0_ca4_max_perbit_skew_pass		  0x1b4		,  31		,  24		
 #define	 chb_rank0_ca5_max_perbit_skew_pass		  0x1b4		,  23		,  16		
 #define	 chb_rank1_ca0_max_perbit_skew_pass		  0x1b4		,  15		,  8		
 #define	 chb_rank1_ca1_max_perbit_skew_pass		  0x1b4		,  7		,  0		
 #define	 chb_rank1_ca2_max_perbit_skew_pass		  0x1b8		,  31		,  24		
 #define	 chb_rank1_ca3_max_perbit_skew_pass		  0x1b8		,  23		,  16		
 #define	 chb_rank1_ca4_max_perbit_skew_pass		  0x1b8		,  15		,  8		
 #define	 chb_rank1_ca5_max_perbit_skew_pass		  0x1b8		,  7		,  0		
 #define	 cha_rank0_min_cs_vref_pass      		  0x1bc		,  29		,  24		
 #define	 cha_rank0_max_cs_vref_pass      		  0x1bc		,  21		,  16		
 #define	 cha_rank1_min_cs_vref_pass      		  0x1bc		,  13		,  8		
 #define	 cha_rank1_max_cs_vref_pass      		  0x1bc		,  5		,  0		
 #define	 chb_rank0_min_cs_vref_pass      		  0x1c0		,  29		,  24		
 #define	 chb_rank0_max_cs_vref_pass      		  0x1c0		,  21		,  16		
 #define	 chb_rank1_min_cs_vref_pass      		  0x1c0		,  13		,  8		
 #define	 chb_rank1_max_cs_vref_pass      		  0x1c0		,  5		,  0		
 #define	 reg_train_error_for_rd_byte     		  0x1c4		,  26		,  18		
 #define	 reg_wr_train_done_byte          		  0x1c4		,  17		,  9		
 #define	 reg_wr_train_error_byte         		  0x1c4		,  8		,  0		
 #define	 reg_train_done_for_rd_to_reg_byte		  0x1c8		,  31		,  23		
 #define	 mdll_timeout_to_reg             		  0x1c8		,  16		,  16		
 #define	 mdll_update_cnt                 		  0x1c8		,  14		,  8		
 #define	 halfui_lock_code_to_reg         		  0x1c8		,  7		,  0		
 #define	 bist_error_dq_byte8             		  0x1e8		,  16		,  9		
 #define	 reg_rd_train_readback_data_valid_byte		  0x1e8		,  8		,  0		
 #define	 bist_error_dq_byte4_7           		  0x1ec		,  31		,  0		


