Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bb4b72daf75248dcb5bf1d9494a920e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ba64_tb_behav xil_defaultlib.ba64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'sum' [C:/Users/sinow/Documents/ELC363-Lab/Lab_2/module_C/module_C.srcs/sim_1/new/ba64_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.behavioral_adder_64
Compiling module xil_defaultlib.ba64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ba64_tb_behav
