// Seed: 2486599906
module module_0 ();
  reg id_1 = id_1;
  initial begin
    #1;
    id_1 = 1'b0;
    id_1 <= id_1 ^ id_1 == 1;
    id_1 <= 1'h0;
  end
  wire id_2;
endmodule
module module_1 (
    input  wand id_0,
    input  wand id_1,
    output tri  id_2,
    input  wand id_3,
    output tri1 id_4,
    input  tri1 id_5
);
  id_7 :
  assert property (@(posedge id_7) 1 ^ id_5 * 1)
  else $display(1);
  module_0();
endmodule
