===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.7521 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2116 ( 19.7%)    4.2116 ( 25.1%)  FIR Parser
    9.9953 ( 46.8%)    6.7743 ( 40.4%)  'firrtl.circuit' Pipeline
    2.0129 (  9.4%)    1.0084 (  6.0%)    'firrtl.module' Pipeline
    1.7991 (  8.4%)    0.9047 (  5.4%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.2081 (  1.0%)    0.1110 (  0.7%)      LowerCHIRRTL
    0.1141 (  0.5%)    0.1141 (  0.7%)    InferWidths
    0.7829 (  3.7%)    0.7829 (  4.7%)    InferResets
    0.0427 (  0.2%)    0.0427 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6676 (  3.1%)    0.6676 (  4.0%)    LowerFIRRTLTypes
    2.9927 ( 14.0%)    1.4990 (  8.9%)    'firrtl.module' Pipeline
    1.1492 (  5.4%)    0.5806 (  3.5%)      ExpandWhens
    1.8389 (  8.6%)    0.9279 (  5.5%)      Canonicalizer
    0.5101 (  2.4%)    0.5101 (  3.0%)    Inliner
    1.4699 (  6.9%)    1.4699 (  8.8%)    IMConstProp
    0.0403 (  0.2%)    0.0403 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.4293 (  6.7%)    0.7157 (  4.3%)    'firrtl.module' Pipeline
    1.4268 (  6.7%)    0.7145 (  4.3%)      Canonicalizer
    1.0113 (  4.7%)    1.0113 (  6.0%)  LowerFIRRTLToHW
    0.1994 (  0.9%)    0.1994 (  1.2%)  HWMemSimImpl
    2.3269 ( 10.9%)    1.1643 (  7.0%)  'hw.module' Pipeline
    0.0547 (  0.3%)    0.0298 (  0.2%)    HWCleanup
    0.7433 (  3.5%)    0.3814 (  2.3%)    CSE
    0.0015 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.5065 (  7.1%)    0.7652 (  4.6%)    Canonicalizer
    0.0123 (  0.1%)    0.0068 (  0.0%)    HWLegalizeModules
    0.3651 (  1.7%)    0.3651 (  2.2%)  HWLegalizeNames
    0.4225 (  2.0%)    0.2120 (  1.3%)  'hw.module' Pipeline
    0.4191 (  2.0%)    0.2102 (  1.3%)    PrettifyVerilog
    2.8023 ( 13.1%)    2.8023 ( 16.7%)  ExportVerilog emission
    0.0070 (  0.0%)    0.0070 (  0.0%)  Rest
   21.3479 (100.0%)   16.7521 (100.0%)  Total

{
  totalTime: 16.796,
  maxMemory: 894881792
}
