// Seed: 1071865033
module module_0;
  logic id_0;
  reg   id_1;
  type_13(
      1, id_2, 1, id_2
  );
  logic id_3, id_4, id_5, id_6;
  always @("" or posedge 1) begin
    id_1 <= 1;
  end
  logic id_7;
  assign id_4 = id_5 ? 1'b0 : id_0;
  logic id_8 = 1'h0;
  logic id_9;
  logic id_10;
  type_3 id_11 (
      .id_0(1),
      .id_1(1 - 1'h0),
      .id_2(1'b0)
  );
endmodule
