Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri May 13 08:26:31 2022
| Host              : DESKTOP-J3LHNSM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fine_sync_timing_summary_routed.rpt -pb fine_sync_timing_summary_routed.pb -rpx fine_sync_timing_summary_routed.rpx -warn_on_violation
| Design            : fine_sync
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    125.644        0.000                      0                  291        0.041        0.000                      0                  291       64.725        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 65.000}       130.000         7.692           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk             125.644        0.000                      0                  291        0.041        0.000                      0                  291       64.725        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack      125.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       64.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             125.644ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 2.168ns (50.678%)  route 2.110ns (49.322%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 131.838 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.453ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     6.783 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.809    w_mul2_imag[15]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.166   131.838    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[15]/C
                         clock pessimism              0.625   132.464    
                         clock uncertainty           -0.035   132.428    
    SLICE_X71Y247        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025   132.453    r_mul2_imag_reg[15]
  -------------------------------------------------------------------
                         required time                        132.453    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                125.644    

Slack (MET) :             125.645ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 2.168ns (50.690%)  route 2.109ns (49.310%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 131.838 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.453ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.783 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.808    w_mul2_imag[13]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.166   131.838    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[13]/C
                         clock pessimism              0.625   132.464    
                         clock uncertainty           -0.035   132.428    
    SLICE_X71Y247        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025   132.453    r_mul2_imag_reg[13]
  -------------------------------------------------------------------
                         required time                        132.453    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                125.645    

Slack (MET) :             125.657ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 2.155ns (50.528%)  route 2.110ns (49.472%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 131.838 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.453ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.770 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.796    w_mul2_imag[14]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.166   131.838    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[14]/C
                         clock pessimism              0.625   132.464    
                         clock uncertainty           -0.035   132.428    
    SLICE_X71Y247        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025   132.453    r_mul2_imag_reg[14]
  -------------------------------------------------------------------
                         required time                        132.453    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                125.657    

Slack (MET) :             125.675ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.138ns (50.341%)  route 2.109ns (49.659%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 131.838 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.453ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.753 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.778    w_mul2_imag[12]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.166   131.838    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[12]/C
                         clock pessimism              0.625   132.464    
                         clock uncertainty           -0.035   132.428    
    SLICE_X71Y247        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025   132.453    r_mul2_imag_reg[12]
  -------------------------------------------------------------------
                         required time                        132.453    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                125.675    

Slack (MET) :             125.679ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 2.134ns (50.283%)  route 2.110ns (49.717%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 131.839 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.453ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.749 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.775    w_mul2_imag[11]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.167   131.839    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[11]/C
                         clock pessimism              0.625   132.465    
                         clock uncertainty           -0.035   132.429    
    SLICE_X71Y247        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   132.454    r_mul2_imag_reg[11]
  -------------------------------------------------------------------
                         required time                        132.454    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                125.679    

Slack (MET) :             125.686ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 2.128ns (50.224%)  route 2.109ns (49.776%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 131.839 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.453ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.743 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.025     6.768    w_mul2_imag[9]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.167   131.839    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[9]/C
                         clock pessimism              0.625   132.465    
                         clock uncertainty           -0.035   132.429    
    SLICE_X71Y247        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025   132.454    r_mul2_imag_reg[9]
  -------------------------------------------------------------------
                         required time                        132.454    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                125.686    

Slack (MET) :             125.694ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 2.119ns (50.106%)  route 2.110ns (49.894%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 131.839 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.453ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.734 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.026     6.760    w_mul2_imag[10]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.167   131.839    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[10]/C
                         clock pessimism              0.625   132.465    
                         clock uncertainty           -0.035   132.429    
    SLICE_X71Y247        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025   132.454    r_mul2_imag_reg[10]
  -------------------------------------------------------------------
                         required time                        132.454    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                125.694    

Slack (MET) :             125.706ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul2_imag_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 2.108ns (49.988%)  route 2.109ns (50.012%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 131.839 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.453ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.610 r  u_getData1/FSM_sequential_current_state_reg[2]/Q
                         net (fo=142, routed)         1.011     3.621    u_getData1/current_state[2]
    SLICE_X67Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.773 f  u_getData1/yr1_i_21/O
                         net (fo=2, routed)           0.556     4.329    u_fine_sync_cmplx_mul2/yi1__0/A[11]
    DSP48E2_X8Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     4.521 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.521    u_fine_sync_cmplx_mul2/yi1__0/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X8Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     4.597 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     4.597    u_fine_sync_cmplx_mul2/yi1__0/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X8Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     5.102 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.102    u_fine_sync_cmplx_mul2/yi1__0/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     5.149 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.149    u_fine_sync_cmplx_mul2/yi1__0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.734 f  u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.734    u_fine_sync_cmplx_mul2/yi1__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.843 r  u_fine_sync_cmplx_mul2/yi1__0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.469     6.312    u_fine_sync_cmplx_mul2/yi1__0_n_90
    SLICE_X71Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.460 r  u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4/O
                         net (fo=1, routed)           0.022     6.482    u_fine_sync_cmplx_mul2/r_mul2_imag[7]_i_4_n_0
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.641 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.667    u_fine_sync_cmplx_mul2/r_mul2_imag_reg[7]_i_1_n_0
    SLICE_X71Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.723 r  u_fine_sync_cmplx_mul2/r_mul2_imag_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.748    w_mul2_imag[8]
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.167   131.839    i_clk_IBUF_BUFG
    SLICE_X71Y247        FDCE                                         r  r_mul2_imag_reg[8]/C
                         clock pessimism              0.625   132.465    
                         clock uncertainty           -0.035   132.429    
    SLICE_X71Y247        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025   132.454    r_mul2_imag_reg[8]
  -------------------------------------------------------------------
                         required time                        132.454    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                125.706    

Slack (MET) :             125.733ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul1_imag_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 2.190ns (52.330%)  route 1.995ns (47.670%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.834ns = ( 131.834 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.453ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.607 f  u_getData1/FSM_sequential_current_state_reg[1]/Q
                         net (fo=142, routed)         1.147     3.754    u_getData1/current_state[1]
    SLICE_X69Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     3.878 f  u_getData1/yi1_i_11/O
                         net (fo=2, routed)           0.460     4.338    u_fine_sync_cmplx_mul1/yi1/B[5]
    DSP48E2_X7Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     4.489 r  u_fine_sync_cmplx_mul1/yi1/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.489    u_fine_sync_cmplx_mul1/yi1/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     4.562 r  u_fine_sync_cmplx_mul1/yi1/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.562    u_fine_sync_cmplx_mul1/yi1/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[11])
                                                      0.609     5.171 f  u_fine_sync_cmplx_mul1/yi1/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     5.171    u_fine_sync_cmplx_mul1/yi1/DSP_MULTIPLIER.V<11>
    DSP48E2_X7Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     5.217 r  u_fine_sync_cmplx_mul1/yi1/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     5.217    u_fine_sync_cmplx_mul1/yi1/DSP_M_DATA.V_DATA<11>
    DSP48E2_X7Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     5.788 f  u_fine_sync_cmplx_mul1/yi1/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     5.788    u_fine_sync_cmplx_mul1/yi1/DSP_ALU.ALU_OUT<11>
    DSP48E2_X7Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     5.897 r  u_fine_sync_cmplx_mul1/yi1/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.320     6.217    u_fine_sync_cmplx_mul1/p_0_in[1]
    SLICE_X70Y250        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     6.342 r  u_fine_sync_cmplx_mul1/r_mul1_imag[7]_i_8/O
                         net (fo=1, routed)           0.016     6.358    u_fine_sync_cmplx_mul1/r_mul1_imag[7]_i_8_n_0
    SLICE_X70Y250        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.548 r  u_fine_sync_cmplx_mul1/r_mul1_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.574    u_fine_sync_cmplx_mul1/r_mul1_imag_reg[7]_i_1_n_0
    SLICE_X70Y251        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     6.690 r  u_fine_sync_cmplx_mul1/r_mul1_imag_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.716    w_mul1_imag[15]
    SLICE_X70Y251        FDCE                                         r  r_mul1_imag_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.162   131.834    i_clk_IBUF_BUFG
    SLICE_X70Y251        FDCE                                         r  r_mul1_imag_reg[15]/C
                         clock pessimism              0.625   132.460    
                         clock uncertainty           -0.035   132.424    
    SLICE_X70Y251        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025   132.449    r_mul1_imag_reg[15]
  -------------------------------------------------------------------
                         required time                        132.449    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                125.733    

Slack (MET) :             125.734ns  (required time - arrival time)
  Source:                 u_getData1/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            r_mul1_imag_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (i_clk rise@130.000ns - i_clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.190ns (52.342%)  route 1.994ns (47.658%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.834ns = ( 131.834 - 130.000 ) 
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.496ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.453ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.986     0.986 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.986    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.986 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.190    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.218 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.313     2.531    u_getData1/CLK
    SLICE_X67Y253        FDCE                                         r  u_getData1/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y253        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.607 f  u_getData1/FSM_sequential_current_state_reg[1]/Q
                         net (fo=142, routed)         1.147     3.754    u_getData1/current_state[1]
    SLICE_X69Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     3.878 f  u_getData1/yi1_i_11/O
                         net (fo=2, routed)           0.460     4.338    u_fine_sync_cmplx_mul1/yi1/B[5]
    DSP48E2_X7Y98        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     4.489 r  u_fine_sync_cmplx_mul1/yi1/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.489    u_fine_sync_cmplx_mul1/yi1/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y98        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     4.562 r  u_fine_sync_cmplx_mul1/yi1/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.562    u_fine_sync_cmplx_mul1/yi1/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y98        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[11])
                                                      0.609     5.171 f  u_fine_sync_cmplx_mul1/yi1/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     5.171    u_fine_sync_cmplx_mul1/yi1/DSP_MULTIPLIER.V<11>
    DSP48E2_X7Y98        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     5.217 r  u_fine_sync_cmplx_mul1/yi1/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     5.217    u_fine_sync_cmplx_mul1/yi1/DSP_M_DATA.V_DATA<11>
    DSP48E2_X7Y98        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     5.788 f  u_fine_sync_cmplx_mul1/yi1/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     5.788    u_fine_sync_cmplx_mul1/yi1/DSP_ALU.ALU_OUT<11>
    DSP48E2_X7Y98        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     5.897 r  u_fine_sync_cmplx_mul1/yi1/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.320     6.217    u_fine_sync_cmplx_mul1/p_0_in[1]
    SLICE_X70Y250        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     6.342 r  u_fine_sync_cmplx_mul1/r_mul1_imag[7]_i_8/O
                         net (fo=1, routed)           0.016     6.358    u_fine_sync_cmplx_mul1/r_mul1_imag[7]_i_8_n_0
    SLICE_X70Y250        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.548 r  u_fine_sync_cmplx_mul1/r_mul1_imag_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.574    u_fine_sync_cmplx_mul1/r_mul1_imag_reg[7]_i_1_n_0
    SLICE_X70Y251        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.690 r  u_fine_sync_cmplx_mul1/r_mul1_imag_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.715    w_mul1_imag[13]
    SLICE_X70Y251        FDCE                                         r  r_mul1_imag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)    130.000   130.000 r  
    M10                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.479   130.479 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   130.479    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   130.479 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   130.648    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   130.672 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         1.162   131.834    i_clk_IBUF_BUFG
    SLICE_X70Y251        FDCE                                         r  r_mul1_imag_reg[13]/C
                         clock pessimism              0.625   132.460    
                         clock uncertainty           -0.035   132.424    
    SLICE_X70Y251        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025   132.449    r_mul1_imag_reg[13]
  -------------------------------------------------------------------
                         required time                        132.449    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                125.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_getData1/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_getData1/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.726ns (routing 0.272ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.306ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.726     1.154    u_getData1/CLK
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_getData1/r_counter_reg[1]/Q
                         net (fo=5, routed)           0.027     1.220    u_getData1/r_counter_reg[1]
    SLICE_X68Y249        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     1.241 r  u_getData1/r_counter[4]_i_2/O
                         net (fo=1, routed)           0.007     1.248    u_getData1/p_0_in__0[4]
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.830     1.570    u_getData1/CLK
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[4]/C
                         clock pessimism             -0.410     1.160    
    SLICE_X68Y249        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.207    u_getData1/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 r_mul_real_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.072ns (50.704%)  route 0.070ns (49.296%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.738ns (routing 0.272ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.306ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.738     1.166    i_clk_IBUF_BUFG
    SLICE_X72Y252        FDCE                                         r  r_mul_real_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y252        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.205 r  r_mul_real_reg[7]/Q
                         net (fo=1, routed)           0.051     1.256    u_fine_sync_accumulator1/r_Oreal_reg[15]_1[7]
    SLICE_X73Y252        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.271 r  u_fine_sync_accumulator1/r_Oreal0_carry_i_1/O
                         net (fo=1, routed)           0.012     1.283    u_fine_sync_accumulator1/r_Oreal0_carry_i_1_n_0
    SLICE_X73Y252        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.301 r  u_fine_sync_accumulator1/r_Oreal0_carry/O[7]
                         net (fo=1, routed)           0.007     1.308    u_fine_sync_accumulator1/r_Oreal0[7]
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.840     1.580    u_fine_sync_accumulator1/CLK
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[7]/C
                         clock pessimism             -0.369     1.211    
    SLICE_X73Y252        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.257    u_fine_sync_accumulator1/r_Oreal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 r_mul_real_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.072ns (50.350%)  route 0.071ns (49.650%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.738ns (routing 0.272ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.306ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.738     1.166    i_clk_IBUF_BUFG
    SLICE_X72Y252        FDCE                                         r  r_mul_real_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y252        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.205 r  r_mul_real_reg[5]/Q
                         net (fo=1, routed)           0.049     1.254    u_fine_sync_accumulator1/r_Oreal_reg[15]_1[5]
    SLICE_X73Y252        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.268 r  u_fine_sync_accumulator1/r_Oreal0_carry_i_3/O
                         net (fo=1, routed)           0.015     1.283    u_fine_sync_accumulator1/r_Oreal0_carry_i_3_n_0
    SLICE_X73Y252        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     1.302 r  u_fine_sync_accumulator1/r_Oreal0_carry/O[5]
                         net (fo=1, routed)           0.007     1.309    u_fine_sync_accumulator1/r_Oreal0[5]
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.840     1.580    u_fine_sync_accumulator1/CLK
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[5]/C
                         clock pessimism             -0.369     1.211    
    SLICE_X73Y252        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.257    u_fine_sync_accumulator1/r_Oreal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_getData1/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_getData1/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.726ns (routing 0.272ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.306ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.726     1.154    u_getData1/CLK
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_getData1/r_counter_reg[1]/Q
                         net (fo=5, routed)           0.027     1.220    u_getData1/r_counter_reg[1]
    SLICE_X68Y249        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.243 r  u_getData1/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.015     1.258    u_getData1/p_0_in__0[1]
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.830     1.570    u_getData1/CLK
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[1]/C
                         clock pessimism             -0.410     1.160    
    SLICE_X68Y249        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.206    u_getData1/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_getData1/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_getData1/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.726ns (routing 0.272ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.306ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.726     1.154    u_getData1/CLK
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_getData1/r_counter_reg[1]/Q
                         net (fo=5, routed)           0.027     1.220    u_getData1/r_counter_reg[1]
    SLICE_X68Y249        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     1.253 r  u_getData1/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.006     1.259    u_getData1/p_0_in__0[3]
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.830     1.570    u_getData1/CLK
    SLICE_X68Y249        FDCE                                         r  u_getData1/r_counter_reg[3]/C
                         clock pessimism             -0.410     1.160    
    SLICE_X68Y249        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.207    u_getData1/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 r_mul_real_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.072ns (50.350%)  route 0.071ns (49.650%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.738ns (routing 0.272ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.306ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.738     1.166    i_clk_IBUF_BUFG
    SLICE_X72Y253        FDCE                                         r  r_mul_real_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y253        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.205 r  r_mul_real_reg[13]/Q
                         net (fo=1, routed)           0.049     1.254    u_fine_sync_accumulator1/r_Oreal_reg[15]_1[13]
    SLICE_X73Y253        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.268 r  u_fine_sync_accumulator1/r_Oreal0_carry__0_i_3/O
                         net (fo=1, routed)           0.015     1.283    u_fine_sync_accumulator1/r_Oreal0_carry__0_i_3_n_0
    SLICE_X73Y253        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     1.302 r  u_fine_sync_accumulator1/r_Oreal0_carry__0/O[5]
                         net (fo=1, routed)           0.007     1.309    u_fine_sync_accumulator1/r_Oreal0[13]
    SLICE_X73Y253        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.839     1.579    u_fine_sync_accumulator1/CLK
    SLICE_X73Y253        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[13]/C
                         clock pessimism             -0.369     1.210    
    SLICE_X73Y253        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.256    u_fine_sync_accumulator1/r_Oreal_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 r_mul_real_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.079ns (53.020%)  route 0.070ns (46.980%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.738ns (routing 0.272ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.306ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.738     1.166    i_clk_IBUF_BUFG
    SLICE_X72Y252        FDCE                                         r  r_mul_real_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y252        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.205 r  r_mul_real_reg[4]/Q
                         net (fo=1, routed)           0.052     1.257    u_fine_sync_accumulator1/r_Oreal_reg[15]_1[4]
    SLICE_X73Y252        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     1.279 r  u_fine_sync_accumulator1/r_Oreal0_carry_i_4/O
                         net (fo=1, routed)           0.011     1.290    u_fine_sync_accumulator1/r_Oreal0_carry_i_4_n_0
    SLICE_X73Y252        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     1.308 r  u_fine_sync_accumulator1/r_Oreal0_carry/O[4]
                         net (fo=1, routed)           0.007     1.315    u_fine_sync_accumulator1/r_Oreal0[4]
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.840     1.580    u_fine_sync_accumulator1/CLK
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[4]/C
                         clock pessimism             -0.369     1.211    
    SLICE_X73Y252        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.257    u_fine_sync_accumulator1/r_Oreal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 r_mul_real_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.079ns (53.020%)  route 0.070ns (46.980%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.738ns (routing 0.272ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.306ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.738     1.166    i_clk_IBUF_BUFG
    SLICE_X72Y252        FDCE                                         r  r_mul_real_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y252        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.205 r  r_mul_real_reg[6]/Q
                         net (fo=1, routed)           0.051     1.256    u_fine_sync_accumulator1/r_Oreal_reg[15]_1[6]
    SLICE_X73Y252        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.278 r  u_fine_sync_accumulator1/r_Oreal0_carry_i_2/O
                         net (fo=1, routed)           0.012     1.290    u_fine_sync_accumulator1/r_Oreal0_carry_i_2_n_0
    SLICE_X73Y252        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     1.308 r  u_fine_sync_accumulator1/r_Oreal0_carry/O[6]
                         net (fo=1, routed)           0.007     1.315    u_fine_sync_accumulator1/r_Oreal0[6]
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.840     1.580    u_fine_sync_accumulator1/CLK
    SLICE_X73Y252        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[6]/C
                         clock pessimism             -0.369     1.211    
    SLICE_X73Y252        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.257    u_fine_sync_accumulator1/r_Oreal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 r_mul_real_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.079ns (53.020%)  route 0.070ns (46.980%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.738ns (routing 0.272ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.306ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.738     1.166    i_clk_IBUF_BUFG
    SLICE_X72Y253        FDCE                                         r  r_mul_real_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y253        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.205 r  r_mul_real_reg[12]/Q
                         net (fo=1, routed)           0.052     1.257    u_fine_sync_accumulator1/r_Oreal_reg[15]_1[12]
    SLICE_X73Y253        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     1.279 r  u_fine_sync_accumulator1/r_Oreal0_carry__0_i_4/O
                         net (fo=1, routed)           0.011     1.290    u_fine_sync_accumulator1/r_Oreal0_carry__0_i_4_n_0
    SLICE_X73Y253        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     1.308 r  u_fine_sync_accumulator1/r_Oreal0_carry__0/O[4]
                         net (fo=1, routed)           0.007     1.315    u_fine_sync_accumulator1/r_Oreal0[12]
    SLICE_X73Y253        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.839     1.579    u_fine_sync_accumulator1/CLK
    SLICE_X73Y253        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[12]/C
                         clock pessimism             -0.369     1.210    
    SLICE_X73Y253        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.256    u_fine_sync_accumulator1/r_Oreal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.061ns (54.955%)  route 0.050ns (45.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      0.735ns (routing 0.272ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.306ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.320     0.320 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.320 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.411    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.428 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.735     1.163    u_fine_sync_arctan1/u_fine_sync_nrdivider/CLK
    SLICE_X71Y255        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y255        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.202 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[4]/Q
                         net (fo=14, routed)          0.029     1.231    u_fine_sync_accumulator1/Q[4]
    SLICE_X71Y255        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.253 r  u_fine_sync_accumulator1/r_quotient[5]_i_1/O
                         net (fo=1, routed)           0.021     1.274    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[15]_0[5]
    SLICE_X71Y255        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    M10                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    M10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.608     0.608 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.608    i_clk_IBUF_inst/OUT
    M10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.608 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.721    i_clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.740 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=196, routed)         0.842     1.582    u_fine_sync_arctan1/u_fine_sync_nrdivider/CLK
    SLICE_X71Y255        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/C
                         clock pessimism             -0.413     1.169    
    SLICE_X71Y255        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.215    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 65.000 }
Period(ns):         130.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         130.000     128.710    BUFGCE_HDIO_X3Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X72Y251     u_getData1/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X67Y253     u_getData1/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X67Y253     u_getData1/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X68Y249     u_getData1/r_counter_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X68Y249     u_getData1/r_counter_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X68Y249     u_getData1/r_counter_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X68Y249     u_getData1/r_counter_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X68Y249     u_getData1/r_counter_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         130.000     129.450    SLICE_X70Y260     o_rfo_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X68Y249     u_getData1/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X68Y249     u_getData1/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X68Y249     u_getData1/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X68Y249     u_getData1/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X70Y260     o_rfo_reg[13]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X70Y260     o_rfo_reg[14]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X70Y260     o_rfo_reg[15]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X70Y260     o_rfo_reg[16]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X70Y250     r_mul1_imag_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X70Y250     r_mul1_imag_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X72Y251     u_getData1/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y251     r_mul1_real_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y251     r_mul1_real_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y251     r_mul1_real_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y251     r_mul1_real_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y247     r_mul2_imag_reg[12]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y247     r_mul2_imag_reg[13]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y247     r_mul2_imag_reg[14]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y247     r_mul2_imag_reg[15]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         65.000      64.725     SLICE_X71Y246     r_mul2_imag_reg[4]/C



