{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625478437645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625478437645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  5 11:47:17 2021 " "Processing started: Mon Jul  5 11:47:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625478437645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625478437645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX -c MUX " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX -c MUX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625478437645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625478437844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625478437844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_TB.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX_TB.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_TB-BHV " "Found design unit 1: MUX_TB-BHV" {  } { { "MUX_TB.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX_TB.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625478445699 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_TB " "Found entity 1: MUX_TB" {  } { { "MUX_TB.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX_TB.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625478445699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625478445699 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhdl " "Entity \"MUX\" obtained from \"MUX.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1625478445699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-BHV " "Found design unit 1: MUX-BHV" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625478445700 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625478445700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625478445700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX " "Elaborating entity \"MUX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625478445742 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[22\] GND " "Pin \"sig_out\[22\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[23\] GND " "Pin \"sig_out\[23\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[24\] GND " "Pin \"sig_out\[24\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[25\] GND " "Pin \"sig_out\[25\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[26\] GND " "Pin \"sig_out\[26\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[27\] GND " "Pin \"sig_out\[27\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[28\] GND " "Pin \"sig_out\[28\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[29\] GND " "Pin \"sig_out\[29\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[30\] GND " "Pin \"sig_out\[30\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out\[31\] GND " "Pin \"sig_out\[31\]\" is stuck at GND" {  } { { "MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-MUX/MUX.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625478446177 "|MUX|sig_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625478446177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625478446247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625478446675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625478446675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625478446703 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625478446703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625478446703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625478446703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625478446708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  5 11:47:26 2021 " "Processing ended: Mon Jul  5 11:47:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625478446708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625478446708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625478446708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625478446708 ""}
