Search.setIndex({docnames:["auto_basic/display_info","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/clock_tree_insertion","auto_openfpga/connection_patterns","auto_openfpga/create_clock_tree","auto_openfpga/extract_configuration_order","auto_openfpga/floorplan_rendering","auto_openfpga/index","auto_openfpga/rename_modules","auto_openfpga/sg_execution_times","auto_openfpga/tile_creation","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/square_grid","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_info.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/clock_tree_insertion.rst","auto_openfpga/connection_patterns.rst","auto_openfpga/create_clock_tree.rst","auto_openfpga/extract_configuration_order.rst","auto_openfpga/floorplan_rendering.rst","auto_openfpga/index.rst","auto_openfpga/rename_modules.rst","auto_openfpga/sg_execution_times.rst","auto_openfpga/tile_creation.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[26,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[26,1,1,""],get_verilog_index:[26,1,1,""],size:[26,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[27,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[27,1,1,""],connect_instance_port:[27,1,1,""],connect_port:[27,1,1,""],is_port_cable:[27,2,1,""],size:[27,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[28,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[28,1,1,""],OptWires:[28,1,1,""],combine_cables:[28,1,1,""],combine_ports:[28,1,1,""],create_feedthrough:[28,1,1,""],create_feedthrough_multiple:[28,1,1,""],create_feedthroughs_ports:[28,1,1,""],create_ft_multiple:[28,1,1,""],create_ft_ports:[28,1,1,""],duplicate_port:[28,1,1,""],merge_instance:[28,1,1,""],merge_multiple_instance:[28,1,1,""],remove_port:[28,1,1,""]},"spydrnet_physical.ir.element":{Element:[29,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[29,2,1,""],get_verilog_index:[29,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[31,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[31,1,1,""]},"spydrnet_physical.ir.library":{Library:[32,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[32,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[33,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[33,2,1,""],port:[33,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[34,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[34,2,1,""]},"spydrnet_physical.util":{OpenFPGA:[45,0,1,""],Tile01:[47,0,1,""],get_attr:[48,3,1,""],get_names:[49,3,1,""]},"spydrnet_physical.util.OpenFPGA":{create_cb_bus:[45,1,1,""],create_grid_clb_bus:[45,1,1,""],create_grid_clb_feedthroughs:[45,1,1,""],create_grid_io_bus:[45,1,1,""],create_placement:[45,1,1,""],create_sb_bus:[45,1,1,""],create_tiles:[45,1,1,""],design_top_stat:[45,1,1,""],library:[45,2,1,""],place_pins:[45,1,1,""],register_config_generator:[45,1,1,""],register_tile_generator:[45,1,1,""],remove_undriven_nets:[45,1,1,""],save_netlist:[45,1,1,""],top_module:[45,2,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[47,1,1,""],_bottom_right_tile:[47,1,1,""],_bottom_tile:[47,1,1,""],_left_tile:[47,1,1,""],_main_tile:[47,1,1,""],_right_tile:[47,1,1,""],_top_left_tile:[47,1,1,""],_top_right_tile:[47,1,1,""],_top_tile:[47,1,1,""],create_tiles:[47,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,2,3,4,5,6,7,8,9,10,12,13,14,15,16,18,28],"00":[4,13],"001":[2,3,4,6,9,12,13],"01":46,"019":[10,13],"021":[4,5],"034":[0,4],"04":13,"057":4,"075":[7,13],"079":[8,13],"1":[0,7,8,14,15,16,18,32],"10":[8,10],"100":8,"12":14,"125":8,"150":[8,10],"16":14,"2":[0,7,14,16,18],"20":[8,10],"200":8,"250":[8,10],"3":[0,7,14,16,18],"30":[8,10],"300":8,"35":8,"4":[0,7,8,10,14],"40":[8,10],"400":8,"473":[13,14],"5":[7,8],"50":10,"500":8,"6":7,"648":13,"700":8,"9":14,"90":7,"97":14,"class":[26,27,28,29,31,32,33,34,45,46,47],"default":[7,26,27,28,29,31,32,33,34],"do":[28,33],"export":23,"final":10,"float":[28,45],"function":[1,4,21,23,28,32,35,45,46],"import":[0,2,3,5,6,7,8,9,10,12,14,30],"int":[26,27],"new":[28,32],"return":[8,26,27,28,29,31,32,33,45,48,49],"short":28,"switch":[41,47],"true":[0,5,7,8,10,14,27,28],"try":0,"while":28,As:33,By:7,For:[0,23],IN:[0,28],If:[28,30],It:[28,41],On:10,The:[10,28,30,47],To:[23,41],_1:32,_:[14,18,28,45],__main__:14,__name__:14,__pin_i_0_:45,__pin_i_:45,__pin_inpad_0_:45,__pin_o_0_:45,__pin_o_:45,__pin_outpad_0_:45,__pin_outpad_:45,_annotate_netlist:10,_basic_hierarchy_floorplan:10,_bottom_left_til:47,_bottom_right_til:47,_bottom_til:47,_clock_tree_floorplan:8,_dup:28,_feedthrough_design:8,_fishbone_pattern:7,_fishbone_pattern_0:8,_fishbone_pattern_90:7,_fishbone_pattern_margin:7,_fishbone_pattern_merg:7,_fishbone_pattern_scaling1:7,_fishbone_pattern_scaling2:7,_ft_:28,_i_1:0,_in:28,_initial_design:5,_inst:0,_left_til:47,_main_til:47,_offset:10,_out:28,_output:14,_output_bu:5,_output_wir:5,_right_til:47,_side:10,_square_grid_design:8,_top_left_til:47,_top_right_til:47,_top_til:47,_verilog:14,_wrapper:32,about:28,absorb:28,across:41,ad:28,add:[21,30,45],affili:0,after:[14,24,45,47],alia:28,align:8,all:[0,1,11,28,47],allow:[24,47],also:0,altern:32,an:[0,30],analyz:30,anchor:7,ani:[27,28,34],annot:10,anyth:28,api:20,append:14,ar:[28,30,45],arg:28,assign:[27,28],assign_c:27,associ:33,attr:48,attribut:48,auto_bas:4,auto_basic_jupyt:1,auto_basic_python:1,auto_openfpga:13,auto_openfpga_jupyt:11,auto_openfpga_python:11,base:[26,27,28,29,31,32,33,34,47],base_dir:14,basic:[7,11,13,19,46],basic_hierarchi:[5,10,17],becaus:0,beetween:[27,28],befor:[14,45],belong:27,below:47,between:0,bias:47,bleed:23,block:[28,46],bool:[27,28],bottom:[8,10,47],bottom_grid_top_width_0_height_0_subtile_:45,bottom_left_grid_right_width_0_height_0_subtile_:45,bottom_left_til:14,bottom_right_grid_left_width_0_height_0_subtile_:45,bottom_right_til:14,bottom_til:14,bottom_width_0_height_0_subtile_:45,box:[41,45,47],browser:23,bu:[14,28,45],bufg:0,bundl:30,bus_in:[5,10,15],bus_out:[10,15],buse:[46,47],byu:0,c:0,cabl:[5,14,28,30,31,48,49],cable0:5,cable_list:14,cable_nam:28,call:30,callabl:[28,32],can:[0,7,28,30],cannot:33,cb:[14,45],cbx:[45,47],cbx_1__0_:14,cbx_1__1_:14,cbx_1__4_:14,cby:47,cby_0__1_:14,cby_1__1_:14,cby_4__1_:14,ccl:0,ce:0,center:8,central:41,chain:[11,13,14],chang:28,check:[27,34],check_all_scalar_connect:14,checked_previous_inst:0,child:0,children:0,circuit:30,cl:45,clb:[45,47],click:[0,2,3,5,6,7,8,9,10,12,14],clk:[0,8,18],clk_bottom_in:8,clk_cabl:8,clk_ft:8,clk_ibuf_bufg_inst:0,clk_ibuf_inst:0,clk_left_in:8,clk_left_out:8,clk_right_in:8,clk_right_out:8,clk_top_out:8,clock:[11,13],clock_tree_insert:[6,13],clockwis:10,clr:0,code:[0,1,2,3,5,6,7,8,9,10,11,12,14],com:23,combin:[28,41],combine_c:[14,28],combine_port:28,command:[23,24],compon:10,compos:[5,8,10],configur:[11,13],connect:[0,5,11,13,23,27,28,34,41,45,47],connect_instance_port:27,connect_port:27,connection_pattern:[7,8,13],connectionpattern:[7,8],consid:[10,27,28,45],constraint:[28,47],contain:49,convert:[14,45,46,47],copi:33,corner:[41,47],corrospond:33,count:[0,14],crear:28,creat:[0,7,11,13,23,27,28,30,32,45,47,51],create_c:8,create_cb_bu:[14,45],create_clock_tre:[8,13],create_feedthrough:[5,28],create_feedthrough_multipl:28,create_feedthroughs_port:28,create_ft_connect:8,create_ft_multipl:28,create_ft_port:[8,28],create_grid_clb_bu:[14,45],create_grid_clb_feedthrough:[14,45],create_grid_io_bu:[14,45],create_librari:30,create_plac:45,create_sb_bu:[14,45],create_til:[14,45,47],create_top_wrapp:32,create_unconn_wir:[5,8],creation:[14,45],crop_edg:7,current:[23,32],current_inst:0,current_netlist:0,custom:[28,51],d:0,def:[0,8,14],definit:[0,8,10,27,30,32,48,49],definition_nam:28,demonst:14,demonstr:[2,3,6,7,9,11,12,13],demostr:5,depth:0,design:[0,1,3,4,5,14,21,47],design_top_stat:[14,45],desir:7,detail:[23,41],develop:23,diagram:8,dict:28,differ:[7,10,28],digon:45,dimens:10,direct:[0,10,28,51],directli:[23,33],displai:[1,4],display_info:[0,4],document:30,doe:28,download:[0,1,2,3,5,6,7,8,9,10,11,12,14],driver:28,dry_run:28,dryrun:28,dummi:8,duplic:28,duplicate_port:28,dwg:[8,10],each:[0,11,13,28,45],eachv:14,edf:30,edg:23,edif:30,element:[26,30,33],els:28,embed:[11,13],empti:30,enabl:0,enable_ibuf_inst:0,encod:14,end:33,endmodul:[15,16,18],error:28,even:0,exampl:[0,2,3,5,6,7,8,9,10,11,12,14,20,30,45],exampleir:30,exceed:0,execut:[4,13],exist:28,expect:[28,46],extend:[7,26,27,28,29,31,33,34],extern:28,extrac:[11,13],extract:9,extract_configuration_ord:[9,13],f:[8,14],fabric:41,fals:[27,28,34],fdce:0,feedthough:[5,28],feedthrough:[1,4,28,45],few:28,fig:30,file:[4,13,14,23,30,45],filter:[0,14,28],first:[10,28],fishbon:7,fishbone_pattern:[7,8],fix:14,flat:47,floorplan:[11,13],floorplan_rend:[10,13],floorplanviz:[8,10],follow:[8,23,28,30,45],form:47,format:28,found:34,four_bit_count:30,fourbitcount:0,fp:[8,10,14],fpga:[11,13],fpga_top:[14,45],fpv:14,fro:28,from:[0,1,2,3,4,6,7,8,10,11,12,13,23,28,33,45],ft:28,full:[0,2,3,5,6,7,8,9,10,12,14],galleri:[0,1,2,3,5,6,7,8,9,10,11,12,14],ganeshgor:23,gener:[0,1,2,3,5,6,8,9,10,11,12,13,14,45,46,47],genrat:[1,4,7],get:[21,45],get_cabl:[5,8],get_cable_nam:28,get_definit:[0,8,10],get_fishbon:[7,8],get_floorplan:[8,10],get_index:[26,29,33],get_inst:[0,5,8,10,14],get_librari:0,get_nam:14,get_pin:0,get_pin_nam:28,get_port:[8,10],get_port_nam:28,get_refer:8,get_svg:[8,10],get_top_inst:8,get_verilog_index:[26,29],git:23,github:[0,23],given:[5,27,28],glob:14,global:[7,23],gpio:46,grid:[11,13,14,45,47],grid_bottom_in:45,grid_bottom_out:45,grid_clb:[14,41,45],grid_clb_1__1__grid_bottom_out_ft_0_in_grid_clb_1__1__grid_bottom_out_ft_0_out_ft_1:14,grid_clb_1__3__grid_bottom_out_ft_0_in_grid_clb_1__3__grid_bottom_out_ft_0_out_ft_1:14,grid_clb_1__3__grid_left_out_ft_0_in_grid_clb_1__3__grid_left_out_ft_0_out_ft_1:14,grid_clb_1__3__grid_right_out_ft_0_in_grid_clb_1__3__grid_right_out_ft_0_out_ft_1:14,grid_clb_1__3__grid_top_out_ft_0_in_grid_clb_1__3__grid_top_out_ft_0_out_ft_1:14,grid_clb_2__2__grid_left_out_ft_0_in_grid_clb_2__2__grid_left_out_ft_0_out_ft_1:14,grid_clb_4__1__grid_right_out_ft_0_in_grid_clb_4__1__grid_right_out_ft_0_out_ft_1:14,grid_clb_4__4__grid_top_out_ft_0_in_grid_clb_4__4__grid_top_out_ft_0_out_ft_1:14,grid_exampl:17,grid_io:[14,45],grid_io_bottom:14,grid_io_left:14,grid_io_right:14,grid_io_top:14,grid_left_in:45,grid_left_out:45,grid_right_in:45,grid_right_out:45,grid_top_in:45,grid_top_out:45,group:[1,4,28],h:[11,13],have:[28,33],hdi_primit:0,hdl:8,height:[8,10],help:28,here:[0,2,3,5,6,7,8,9,10,12,14,30],hi:0,hierarchi:0,homogen:[11,13],homogeneous_fabr:14,horizont:45,how:[2,3,5,6,7,9,11,12,13,14],htree:7,http:23,i0:0,i1:0,i2:0,i3:0,i4:0,i:[0,14],ibuf:0,imag:0,in0:[8,10,15,16,18],in1:[10,15,16],in_0:8,in_1:8,in_2:8,in_3:8,in_coming_pin:0,inc_dec:0,inc_dec_ibuf_inst:0,indent:[0,7,8,10],index:[20,26,29,31,33],indx:28,inform:[1,4,23,45],initi:5,initial_port:28,inlineconstraint:10,inner:33,inner_pin:[0,33],innerconnect:27,innerpin:[27,30,33],inport:28,input:[0,15,16,18,28,45,46],insert:[11,13],inspect:28,inst1:[5,28],inst2:5,inst_1:28,inst_1_0:[5,10,15],inst_1_11:[16,18],inst_1_12:[16,18],inst_1_13:18,inst_1_14:18,inst_1_1:[10,15],inst_1_21:[16,18],inst_1_22:[16,18],inst_1_23:18,inst_1_24:18,inst_1_31:18,inst_1_32:18,inst_1_33:18,inst_1_34:18,inst_1_41:18,inst_1_42:18,inst_1_43:18,inst_1_44:18,inst_1_:8,inst_2:28,inst_2_0:[5,10,15],inst_2_11:16,inst_2_12:16,inst_2_1:[5,10,15],inst_2_21:16,inst_2_22:16,inst_n:28,inst_nam:32,instal:[21,24],instanc:[0,1,4,10,14,27,28,32,33,45,47,48,49],instance_count:0,instance_nam:28,instances_list:28,instances_list_tupl:28,instead:23,instn:28,inter0:16,inter1:16,interfac:21,intermedi:30,intern:[27,28,47],introduct:20,inv:0,io_bottom_in:45,io_bottom_out:45,io_left_in:45,io_left_out:45,io_right_in:45,io_right_out:45,io_top_in:45,io_top_out:45,ipynb:[0,2,3,5,6,7,8,9,10,12,14],ir:[8,26,27,28,29,30,31,32,33,34],is_connect:34,is_downto:27,is_leaf:0,is_port_c:27,is_scalar:27,itertool:14,its:[0,10],jensrestemei:0,join:14,jupyt:[0,1,2,3,5,6,7,8,9,10,11,12,14],just:[8,28],keyword:45,kwarg:28,lambda:[0,14,28],larg:0,latest:23,lb:14,left:[8,10,45,47],left_bottom_grid_top_width_0_height_0_subtile_:45,left_grid_right_width_0_height_0_subtile_:45,left_til:14,left_top_grid_bottom_width_0_height_0_subtile_:45,left_tre:7,left_width_0_height_0_subtile_:45,level:[0,14,45],librari:[0,7,30,45,47],libraries_definit:0,like:[7,23,24,30,46,47],list:[0,28,48,49],load:[24,28],load_example_netlist_by_nam:0,load_netlist_by_nam:[5,8,10],loc_i:[8,10],loc_x:[8,10],local:23,locat:[10,28,45],log:51,lower:27,lower_index:27,lut1:0,lut3:0,lut4:0,lut5:0,m:23,made:[28,30],mai:0,main:[14,47],manipul:47,map:28,margin:7,maximum:0,mb:[4,13],memori:30,merg:[1,4,7,8,28,46,47],merge_inst:[2,4,28],merge_multiple_inst:[3,4,28],method:[28,45],mid11:16,mid12:16,mid21:16,mid22:16,minim:[0,47],minut:[0,2,3,5,6,7,8,9,10,12,14],modif:47,modifi:33,modul:[8,10,11,13,15,16,18,20,23,45,46,47],module1:[8,10,15,16,18],module2:[10,15,16],more:[8,23],multipl:[14,28],must:28,my_netlist:0,name:[0,8,14,27,28,32,45,49],namedtemporaryfil:14,need:[8,28],neighbor:[46,47],net:[14,45],netlist:[1,4,5,8,9,10,14,20,21,23,30,45,46,47],netlistsvg:8,new_cabl:28,new_cable_nam:28,new_definition_nam:28,new_instance_nam:28,new_port:28,newli:28,newport:28,next:[0,5,8,10],next_inst:0,nforamt:45,no_driv:28,no_load:28,none:[0,27,28,32,33],note:0,notebook:[0,1,2,3,5,6,7,8,9,10,11,12,14],notimpl:[2,3,6,9,12],number:[0,27,31],o:0,object:[10,28,33,48,49],obtain:14,obuf:0,offset:[8,10],one:[23,28],onl:45,onli:28,open:14,openfpga:[8,13,19,35,47],openfpga_bas:46,optim:28,optimis:28,option:[7,8,28],optpin:28,optwir:28,order:[11,13,28],origin:[7,10],os:[2,3,5,6,8,9,10,12,14],other:28,out0:[8,10,15,16,18],out1:16,out:[0,2,3,6,8,9,10,12,14,15,16,18,28],out_0:8,out_1:8,out_2:8,out_3:8,out_going_pin:0,out_obuf:0,out_reg:0,outer:33,outerpin:30,outlin:41,outport:28,output1:5,output2:5,output:[0,7,15,16,18,28,45],outsid:0,overrid:28,overview:30,p:14,p_manag:[7,8],packag:23,page:20,pair:28,paramet:[27,28,32,48,49],parent:31,parrent:10,pars:[14,30],parser:30,part:33,pass:[28,48,49],path:[2,3,5,6,8,9,10,12,14,47],patten:45,pattern:[8,11,13],perform:[21,28,47],physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],pin2:0,pin:[14,28,30,33,45],pin_map:28,pin_nam:28,pip:23,place:10,place_pin:45,placement:45,placment:45,pleas:23,plugin:21,point:10,port:[0,10,14,27,28,32,33,48,49],port_map:32,port_nam:28,post:28,pp:8,pprint:[8,10],pretti:[7,8,10],previous_inst:0,primit:0,primitives_librari:0,print:[0,2,3,6,8,9,12],print_connect:0,project:21,properti:[8,10,26,27,28,29,32,33,34,45,49],propperti:49,provid:[27,28,46],proxi:45,py:[0,2,3,4,5,6,7,8,9,10,12,13,14],python3:23,python:[0,1,2,3,5,6,7,8,9,10,11,12,14,24,26,29,30,33],q:0,quiet:28,r:14,rais:28,rang:8,read:14,readlin:14,rectangular:10,recurs:0,refer:[0,5,8,10,14,20,28],regist:45,register_config_gener:45,register_tile_gener:[14,45],relat:[19,21,23,46],releas:23,remain:28,remov:[14,28,45],remove_port:28,remove_undriven_net:[14,45],renam:[11,13],rename_modul:[12,13],render:[11,13,23],render_pattern:[7,8],repeat:41,repo:23,repositori:0,repres:30,represent:[28,30],reset:7,respect:10,restructur:[9,19],result:51,reus:28,revers:27,right:[8,10,41,47],right_bottom_grid_top_width_0_height_0_subtile_:45,right_grid_left_width_0_height_0_subtile_:45,right_til:14,right_top_grid_bottom_width_0_height_0_subtile_:45,right_tre:7,right_width_0_height_0_subtile_:45,rotat:7,rout:[7,14],row1:[8,18],row2:[8,18],row3:[8,18],row4:[8,18],rst:0,rst_ibuf_inst:0,run:[0,2,3,5,6,7,8,9,10,12,14,23],s:0,same:[28,30],sampl:20,save:[14,45],save_netlist:[14,45],savea:[7,8,10],sb:[14,45,47],sb_0__0_:14,sb_0__1_:14,sb_0__4_:14,sb_1__0_:14,sb_1__1_:14,sb_1__4_:14,sb_4__0_:14,sb_4__1_:14,sb_4__4_:14,sb_:14,sb_bottom_l_in:45,sb_bottom_r_in:45,sb_left_b_in:45,sb_left_t_in:45,sb_right_b_in:45,sb_right_t_in:45,sb_top_l_in:45,sb_top_r_in:45,scalar:[5,28],scale:7,scheme:47,script:[0,2,3,5,6,7,8,9,10,12,14],sdn:[0,2,3,5,6,8,9,10,12,14,28,30],sdnphy:[2,3,5,6,8,9,10,12,24],search:20,second:[0,2,3,5,6,7,8,9,10,12,14],section:8,see:0,seek:14,select:0,self:27,set:47,shape:45,shell:21,show:30,shown:[45,47],side:[8,10,45,47],signal:7,simpl:30,simpler:0,simplifi:8,singl:[1,4,28],size:[14,26,27],skip_constraint:[5,8],some:0,sourc:[0,1,2,3,5,6,7,8,9,10,11,12,14,26,27,28,29,31,32,33,34,45,47,48,49],source_fil:14,specif:[28,48],sphinx:[0,1,2,3,5,6,7,8,9,10,11,12,14],split_cabl:8,split_port:8,spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51],spydrnet_phys:[2,3,5,6,7,8,9,10,12,14,23,26,27,28,29,31,32,33,34,45,47],square_grid:[8,17],start:21,stat:14,statist:45,str:[0,14,28,32,48,49],strcutur:14,structur:[14,28,45,47],sub_modul:14,sufffix:28,suffix:[14,28],summari:35,support:7,svg:[7,8,10,23],svgwrite:23,t:0,tempfil:14,temporari:14,test:20,thei:28,thi:[2,3,5,6,7,9,14,26,27,28,29,30,31,33,34,45,46,47],through:28,tighter:47,tilabl:[11,13],tile01:[14,47],tile:[11,13,45],tile_1__1_:16,tile_1__2_:16,tile_1__:18,tile_2__1_:16,tile_2__2_:16,tile_2__:18,tile_3__:18,tile_4__:18,tile_cr:[13,14,45],tileabl:6,time:[0,2,3,5,6,7,8,9,10,12,14,47],titl:[7,8],todo:[2,3,6,9,12],togther:28,tool:[0,30],top:[5,8,10,14,15,16,18,32,41,45,47],top_definit:8,top_grid_bottom_width_0_height_0_subtile_:45,top_inst:[0,5,8,10,32],top_left_grid_right_width_0_height_0_subtile_:45,top_left_til:14,top_modul:[14,45,47],top_right_grid_left_width_0_height_0_subtile_:45,top_right_til:14,top_til:14,top_width_0_height_0_subtile_:45,topsid:41,total:[0,2,3,4,5,6,7,8,9,10,12,13,14],toward:47,transal:7,transform:[7,21,30,35],translat:7,tree:[11,13],tupl:28,two:[1,4,28],type:[8,27,28,32,48,49],unchang:28,under:23,undriven:[14,45],uniqu:28,unit:20,upper:27,us:[0,28,30],user:[23,33],usng:7,util:[0,7,8,10,14,35,45,47],v:[5,8,10,14],vector:[5,28],verilog:[8,10,11,13,20,26,29,45],version:23,vertic:45,visit:23,visual:21,wai:30,websock:23,websocket:23,what:0,which:[7,21,28],whihc:10,width:[8,10],wire0:[5,15],wire:[0,5,8,14,15,16,18,27,28,31,34,46,47],wire_bu:15,wire_feedthrough:[4,5],without:28,work:[0,45],would:30,wrapper:32,write:14,write_blackbox:8,written:41,x:[0,8,14],x_margin:7,y:8,yaml:8,you:[24,30],zip:[1,11]},titles:["Display Netlist Information Functions","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Computation times","Genrating feedthrough from single instance","H-Tree insertion in FPGA Tilable grid","Connection Pattern Generation","Create Clock Tree Embedding","Extracing configuration chain order from each module","Demonstrate how to render basic floorplan","OpenFPGA Related Restructuring","Renaming Homogeneous FPGA Modules","Computation times","Creating FPGA Tiles from OpenFPGA verilog","basic_hierarchy","grid_example","Sample Verilog Netlists","square_grid","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Tile-01","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":47,"function":[0,50],api:[30,35,46],base:[45,46],basic:[1,10,30],basic_hierarchi:15,bottom:[36,37,38],bundl:26,cabl:27,chain:9,clock:8,comput:[4,13],configur:[9,46],connect:7,creat:[8,14],definit:28,demonstr:10,depend:23,descript:41,design:2,detail:47,displai:0,document:20,each:[9,47],element:29,embed:8,exampl:[1,19],extrac:9,feedthrough:5,floorplan:10,fpga:[6,12,14],from:[5,9,14],gener:7,genrat:5,get:22,get_attr:48,get_nam:49,grid:6,grid_exampl:16,group:3,h:6,homogen:12,how:10,indic:20,inform:0,innerpin:31,insert:6,instal:23,instanc:[2,3,5],interfac:24,introduct:21,io:41,left:[36,39,42],librari:32,merg:[2,3],method:47,modul:[9,12],netlist:[0,17],object:30,openfpga:[11,14,45,46],order:9,outerpin:33,overview:[26,27,28,29,31,32,33,34,45,50],pattern:7,physic:[20,30],pin:34,refer:35,relat:11,renam:12,render:10,restructur:[1,11],right:[37,40,43],sampl:17,sdc:46,shell:24,singl:5,spydrnet:[20,30],spydrnet_phys:[48,49],square_grid:18,start:22,summari:30,tabl:20,test:51,tilabl:6,tile:[14,36,37,38,39,40,41,42,43,44,46,47],time:[4,13],top:[42,43,44],transform:46,tree:[6,8],two:2,type:30,unit:51,util:[48,49,50],verif:46,verilog:[14,17],visual:25}})