{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625018140226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625018140236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 09:55:40 2021 " "Processing started: Wed Jun 30 09:55:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625018140236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018140236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightBit -c EightBit " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightBit -c EightBit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018140236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625018140567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625018140568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBit-EightBit_arch " "Found design unit 1: EightBit-EightBit_arch" {  } { { "EightBit.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018154955 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBit " "Found entity 1: EightBit" {  } { { "EightBit.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018154955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018154955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EightBit " "Elaborating entity \"EightBit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625018155002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator.vhd 2 1 " "Using design file clk_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Generator-CLK_Generator_arch " "Found design unit 1: CLK_Generator-CLK_Generator_arch" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/clk_generator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155037 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Generator " "Found entity 1: CLK_Generator" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Generator CLK_Generator:M0 " "Elaborating entity \"CLK_Generator\" for hierarchy \"CLK_Generator:M0\"" {  } { { "EightBit.vhd" "M0" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155040 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLK_TEMP clk_generator.vhd(14) " "VHDL Process Statement warning at clk_generator.vhd(14): inferring latch(es) for signal or variable \"CLK_TEMP\", which holds its previous value in one or more paths through the process" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/clk_generator.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155043 "|EightBit|CLK_Generator:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_TEMP clk_generator.vhd(14) " "Inferred latch for \"CLK_TEMP\" at clk_generator.vhd(14)" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/clk_generator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155043 "|EightBit|CLK_Generator:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155060 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:M1 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:M1\"" {  } { { "EightBit.vhd" "M1" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-CTRL_arch " "Found design unit 1: CTRL-CTRL_arch" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155077 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:M2 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:M2\"" {  } { { "EightBit.vhd" "M2" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155078 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMAR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IMAR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155079 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IIR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IIR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155079 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IA ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IA\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155079 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IDR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155079 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_ADD ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_ADD\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155079 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SUB ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SUB\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155079 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_AND ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_AND\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SHL ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SHL\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EA ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"EA\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EDR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"EDR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDR ctrl.vhd(16) " "Inferred latch for \"EDR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EA ctrl.vhd(16) " "Inferred latch for \"EA\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SHL ctrl.vhd(16) " "Inferred latch for \"ALU_SHL\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_AND ctrl.vhd(16) " "Inferred latch for \"ALU_AND\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SUB ctrl.vhd(16) " "Inferred latch for \"ALU_SUB\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ADD ctrl.vhd(16) " "Inferred latch for \"ALU_ADD\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDR ctrl.vhd(16) " "Inferred latch for \"IDR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IA ctrl.vhd(16) " "Inferred latch for \"IA\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR ctrl.vhd(16) " "Inferred latch for \"IIR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMAR ctrl.vhd(16) " "Inferred latch for \"IMAR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155080 "|EightBit|CTRL:M2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-DATAFLOW " "Found design unit 1: ALU-DATAFLOW" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155095 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:M3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:M3\"" {  } { { "EightBit.vhd" "M3" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155098 "|EightBit|ALU:M3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155098 "|EightBit|ALU:M3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc alu.vhd(32) " "VHDL Process Statement warning at alu.vhd(32): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155098 "|EightBit|ALU:M3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc alu.vhd(34) " "VHDL Process Statement warning at alu.vhd(34): signal \"acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acc1 alu.vhd(22) " "VHDL Process Statement warning at alu.vhd(22): inferring latch(es) for signal or variable \"acc1\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[0\] alu.vhd(22) " "Inferred latch for \"acc1\[0\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[1\] alu.vhd(22) " "Inferred latch for \"acc1\[1\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[2\] alu.vhd(22) " "Inferred latch for \"acc1\[2\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[3\] alu.vhd(22) " "Inferred latch for \"acc1\[3\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[4\] alu.vhd(22) " "Inferred latch for \"acc1\[4\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[5\] alu.vhd(22) " "Inferred latch for \"acc1\[5\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[6\] alu.vhd(22) " "Inferred latch for \"acc1\[6\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc1\[7\] alu.vhd(22) " "Inferred latch for \"acc1\[7\]\" at alu.vhd(22)" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/alu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155099 "|EightBit|ALU:M3"}
{ "Warning" "WSGN_SEARCH_FILE" "acc.vhd 2 1 " "Using design file acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-DATAFLOW " "Found design unit 1: ACC-DATAFLOW" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/acc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155116 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/acc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:M4 " "Elaborating entity \"ACC\" for hierarchy \"ACC:M4\"" {  } { { "EightBit.vhd" "M4" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155117 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dr.vhd 2 1 " "Using design file dr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-DATAFLOW " "Found design unit 1: DR-DATAFLOW" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/dr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155133 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/dr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:M5 " "Elaborating entity \"DR\" for hierarchy \"DR:M5\"" {  } { { "EightBit.vhd" "M5" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155135 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-A " "Found design unit 1: PC-A" {  } { { "pc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155151 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:M6 " "Elaborating entity \"PC\" for hierarchy \"PC:M6\"" {  } { { "EightBit.vhd" "M6" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155153 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.vhd 2 1 " "Using design file mar.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-A " "Found design unit 1: MAR-A" {  } { { "mar.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/mar.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155170 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/mar.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:M7 " "Elaborating entity \"MAR\" for hierarchy \"MAR:M7\"" {  } { { "EightBit.vhd" "M7" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir.vhd 2 1 " "Using design file ir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-DATAFLOW " "Found design unit 1: IR-DATAFLOW" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155191 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:M8 " "Elaborating entity \"IR\" for hierarchy \"IR:M8\"" {  } { { "EightBit.vhd" "M8" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155193 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_ld ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_ld\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_add ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_add\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_sub ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_sub\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_and ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_and\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_shl ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"cmd_shl\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HALT ir.vhd(23) " "VHDL Process Statement warning at ir.vhd(23): inferring latch(es) for signal or variable \"HALT\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT ir.vhd(23) " "Inferred latch for \"HALT\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_shl ir.vhd(23) " "Inferred latch for \"cmd_shl\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_and ir.vhd(23) " "Inferred latch for \"cmd_and\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_sub ir.vhd(23) " "Inferred latch for \"cmd_sub\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_add ir.vhd(23) " "Inferred latch for \"cmd_add\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_ld ir.vhd(23) " "Inferred latch for \"cmd_ld\" at ir.vhd(23)" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ir.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155195 "|EightBit|IR:M8"}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-A " "Found design unit 1: RAM-A" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ram.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155211 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:M9 " "Elaborating entity \"RAM\" for hierarchy \"RAM:M9\"" {  } { { "EightBit.vhd" "M9" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode.vhd 2 1 " "Using design file decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-part " "Found design unit 1: decode-part" {  } { { "decode.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/decode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155229 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:D1 " "Elaborating entity \"decode\" for hierarchy \"decode:D1\"" {  } { { "EightBit.vhd" "D1" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output decode.vhd(32) " "VHDL Process Statement warning at decode.vhd(32): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/decode.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155233 "|EightBit|decode:D1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output decode.vhd(33) " "VHDL Process Statement warning at decode.vhd(33): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/decode.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155233 "|EightBit|decode:D1"}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-part " "Found design unit 1: display-part" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155251 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625018155251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625018155251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:D2 " "Elaborating entity \"display\" for hierarchy \"display:D2\"" {  } { { "EightBit.vhd" "D2" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155252 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel display.vhd(29) " "VHDL Process Statement warning at display.vhd(29): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155253 "|EightBit|display:D2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex_0 display.vhd(30) " "VHDL Process Statement warning at display.vhd(30): signal \"hex_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155253 "|EightBit|display:D2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex_1 display.vhd(31) " "VHDL Process Statement warning at display.vhd(31): signal \"hex_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625018155253 "|EightBit|display:D2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout display.vhd(17) " "VHDL Process Statement warning at display.vhd(17): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[0\] display.vhd(17) " "Inferred latch for \"cout\[0\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[1\] display.vhd(17) " "Inferred latch for \"cout\[1\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[2\] display.vhd(17) " "Inferred latch for \"cout\[2\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[3\] display.vhd(17) " "Inferred latch for \"cout\[3\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[4\] display.vhd(17) " "Inferred latch for \"cout\[4\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[5\] display.vhd(17) " "Inferred latch for \"cout\[5\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[6\] display.vhd(17) " "Inferred latch for \"cout\[6\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[7\] display.vhd(17) " "Inferred latch for \"cout\[7\]\" at display.vhd(17)" {  } { { "display.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155254 "|EightBit|display:D2"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLK_50M M0 " "Port \"CLK_50M\" does not exist in macrofunction \"M0\"" {  } { { "EightBit.vhd" "M0" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_FPGA/EightBit.vhd" 125 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625018155285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1625018155292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625018155459 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 30 09:55:55 2021 " "Processing ended: Wed Jun 30 09:55:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625018155459 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625018155459 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625018155459 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018155459 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 42 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 42 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625018156160 ""}
