[2025-09-17 04:08:26] START suite=qualcomm_srv trace=srv130_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv130_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2783319 heartbeat IPC: 3.593 cumulative IPC: 3.593 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5346262 cumulative IPC: 3.741 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5346262 cumulative IPC: 3.741 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5346263 heartbeat IPC: 3.902 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14684691 heartbeat IPC: 1.071 cumulative IPC: 1.071 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 23866115 heartbeat IPC: 1.089 cumulative IPC: 1.08 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 33361077 heartbeat IPC: 1.053 cumulative IPC: 1.071 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 42611865 heartbeat IPC: 1.081 cumulative IPC: 1.073 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 51962669 heartbeat IPC: 1.069 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 61351268 heartbeat IPC: 1.065 cumulative IPC: 1.071 (Simulation time: 00 hr 08 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv130_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000023 cycles: 70512225 heartbeat IPC: 1.092 cumulative IPC: 1.074 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 79576220 heartbeat IPC: 1.103 cumulative IPC: 1.078 (Simulation time: 00 hr 10 min 50 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 88686188 heartbeat IPC: 1.098 cumulative IPC: 1.08 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 92460699 cumulative IPC: 1.082 (Simulation time: 00 hr 13 min 07 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 92460699 cumulative IPC: 1.082 (Simulation time: 00 hr 13 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv130_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.082 instructions: 100000002 cycles: 92460699
CPU 0 Branch Prediction Accuracy: 92.12% MPKI: 14.11 Average ROB Occupancy at Mispredict: 29.74
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07209
BRANCH_INDIRECT: 0.3431
BRANCH_CONDITIONAL: 12.4
BRANCH_DIRECT_CALL: 0.4102
BRANCH_INDIRECT_CALL: 0.4877
BRANCH_RETURN: 0.3889


====Backend Stall Breakdown====
ROB_STALL: 197802
LQ_STALL: 0
SQ_STALL: 868643


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 133.96727
REPLAY_LOAD: 62.304092
NON_REPLAY_LOAD: 19.559244

== Total ==
ADDR_TRANS: 36841
REPLAY_LOAD: 21308
NON_REPLAY_LOAD: 139653

== Counts ==
ADDR_TRANS: 275
REPLAY_LOAD: 342
NON_REPLAY_LOAD: 7140

cpu0->cpu0_STLB TOTAL        ACCESS:    2121207 HIT:    2088149 MISS:      33058 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121207 HIT:    2088149 MISS:      33058 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 141.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9307118 HIT:    8335191 MISS:     971927 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7519256 HIT:    6719729 MISS:     799527 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     594828 HIT:     490029 MISS:     104799 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1118689 HIT:    1102227 MISS:      16462 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      74345 HIT:      23206 MISS:      51139 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15305540 HIT:    7691938 MISS:    7613602 MSHR_MERGE:    1866466
cpu0->cpu0_L1I LOAD         ACCESS:   15305540 HIT:    7691938 MISS:    7613602 MSHR_MERGE:    1866466
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30208081 HIT:   26053170 MISS:    4154911 MSHR_MERGE:    1713541
cpu0->cpu0_L1D LOAD         ACCESS:   16692866 HIT:   14390059 MISS:    2302807 MSHR_MERGE:     530691
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13433321 HIT:   11655693 MISS:    1777628 MSHR_MERGE:    1182719
cpu0->cpu0_L1D TRANSLATION  ACCESS:      81894 HIT:       7418 MISS:      74476 MSHR_MERGE:        131
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12600612 HIT:   10466476 MISS:    2134136 MSHR_MERGE:    1079585
cpu0->cpu0_ITLB LOAD         ACCESS:   12600612 HIT:   10466476 MISS:    2134136 MSHR_MERGE:    1079585
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.465 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28683445 HIT:   27243570 MISS:    1439875 MSHR_MERGE:     373219
cpu0->cpu0_DTLB LOAD         ACCESS:   28683445 HIT:   27243570 MISS:    1439875 MSHR_MERGE:     373219
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.859 cycles
cpu0->LLC TOTAL        ACCESS:    1126325 HIT:    1038476 MISS:      87849 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     799522 HIT:     738615 MISS:      60907 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     104799 HIT:      94505 MISS:      10294 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     170865 HIT:     170296 MISS:        569 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51139 HIT:      35060 MISS:      16079 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2491
  ROW_BUFFER_MISS:      84789
  AVG DBUS CONGESTED CYCLE: 4.519
Channel 0 WQ ROW_BUFFER_HIT:       1192
  ROW_BUFFER_MISS:       8797
  FULL:          0
Channel 0 REFRESHES ISSUED:       7705

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547129       528269        87873         9756
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         2250         3955         1919
  STLB miss resolved @ L2C                0         1282         6843         8158         5378
  STLB miss resolved @ LLC                0          120         9168        16507        11417
  STLB miss resolved @ MEM                0            2         2434         7800        12357

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197277        55988      1419416       132898          578
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         2370          566           66
  STLB miss resolved @ L2C                0         1735         7533         1576           25
  STLB miss resolved @ LLC                0           18         5284         2654          154
  STLB miss resolved @ MEM                0            0          706          500          222
[2025-09-17 04:21:33] END   suite=qualcomm_srv trace=srv130_ap (rc=0)
