Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Mon Mar  2 10:50:41 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : mkDelayWorker32B
| Device       : 7v2000t-flg1925
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 1.800ns (76.368%)  route 0.557ns (23.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 5.418 - 2.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.409     3.803    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     5.603 r  fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[6]
                         net (fo=2, estimated)        0.557     6.160    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIA0
    SLICE_X396Y101       RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.224     5.418    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
    SLICE_X396Y101                                                    r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.201     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     5.487    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.800ns (73.801%)  route 0.639ns (26.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 5.458 - 2.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.391     3.785    dpram2/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y15                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     5.585 r  dpram2/mem_reg_0/DOBDO[1]
                         net (fo=2, estimated)        0.639     6.224    ars3/fifo_1/ram1/I2[1]
    RAMB36_X7Y16         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.265     5.458    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y16                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.311     5.769    
                         clock uncertainty           -0.035     5.734    
    RAMB36_X7Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[1])
                                                     -0.182     5.552    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          5.552    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.800ns (78.193%)  route 0.502ns (21.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 5.418 - 2.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.409     3.803    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     5.603 r  fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[11]
                         net (fo=2, estimated)        0.502     6.105    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIC1
    SLICE_X396Y101       RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.224     5.418    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
    SLICE_X396Y101                                                    r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.201     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     5.436    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.663ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.800ns (78.159%)  route 0.503ns (21.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 5.418 - 2.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.409     3.803    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     5.603 r  fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[7]
                         net (fo=2, estimated)        0.503     6.106    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIA1
    SLICE_X396Y101       RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.224     5.418    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
    SLICE_X396Y101                                                    r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.201     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     5.443    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                 -0.663    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.800ns (73.770%)  route 0.640ns (26.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 5.438 - 2.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.404     3.798    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y17                                                      r  fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.800     5.598 r  fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[20]
                         net (fo=2, estimated)        0.640     6.238    ars4/fifo_1/ram1/mem_reg_0_15_90_95/DIB0
    SLICE_X396Y94        RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.244     5.438    ars4/fifo_1/ram1/mem_reg_0_15_90_95/WCLK
    SLICE_X396Y94                                                     r  ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB/CLK
                         clock pessimism              0.311     5.748    
                         clock uncertainty           -0.035     5.713    
    SLICE_X396Y94        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     5.602    ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMB
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.621ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.800ns (73.770%)  route 0.640ns (26.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 5.438 - 2.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.404     3.798    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y17                                                      r  fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.800     5.598 r  fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[18]
                         net (fo=2, estimated)        0.640     6.238    ars4/fifo_1/ram1/mem_reg_0_15_90_95/DIA0
    SLICE_X396Y94        RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.244     5.438    ars4/fifo_1/ram1/mem_reg_0_15_90_95/WCLK
    SLICE_X396Y94                                                     r  ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMA/CLK
                         clock pessimism              0.311     5.748    
                         clock uncertainty           -0.035     5.713    
    SLICE_X396Y94        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     5.617    ars4/fifo_1/ram1/mem_reg_0_15_90_95/RAMA
  -------------------------------------------------------------------
                         required time                          5.617    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -0.621    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.800ns (75.503%)  route 0.584ns (24.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.437ns = ( 5.437 - 2.000 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.404     3.798    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y17                                                      r  fifo_2/fifo_1/ram1/mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     5.598 r  fifo_2/fifo_1/ram1/mem_reg_2/DOBDO[7]
                         net (fo=2, estimated)        0.584     6.182    ars4/fifo_1/ram1/mem_reg_0_15_78_83/DIA1
    SLICE_X396Y93        RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.243     5.437    ars4/fifo_1/ram1/mem_reg_0_15_78_83/WCLK
    SLICE_X396Y93                                                     r  ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMA_D1/CLK
                         clock pessimism              0.311     5.747    
                         clock uncertainty           -0.035     5.712    
    SLICE_X396Y93        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     5.572    ars4/fifo_1/ram1/mem_reg_0_15_78_83/RAMA_D1
  -------------------------------------------------------------------
                         required time                          5.572    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.606ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 1.800ns (79.156%)  route 0.474ns (20.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 5.418 - 2.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.409     3.803    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     5.603 r  fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[10]
                         net (fo=2, estimated)        0.474     6.077    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIC0
    SLICE_X396Y101       RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.224     5.418    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
    SLICE_X396Y101                                                    r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.201     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     5.471    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          5.471    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 -0.606    

Slack (VIOLATED) :        -0.600ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.800ns (79.330%)  route 0.469ns (20.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 5.418 - 2.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.409     3.803    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     5.603 r  fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[8]
                         net (fo=2, estimated)        0.469     6.072    ars4/fifo_1/ram1/mem_reg_0_15_6_11/DIB0
    SLICE_X396Y101       RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.224     5.418    ars4/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
    SLICE_X396Y101                                                    r  ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.201     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y101       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     5.472    ars4/fifo_1/ram1/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          5.472    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 -0.600    

Slack (VIOLATED) :        -0.597ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.800ns (79.435%)  route 0.466ns (20.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 5.418 - 2.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.694     2.301    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.394 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.409     3.803    fifo_2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    RAMB36_X7Y19                                                      r  fifo_2/fifo_1/ram1/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      1.800     5.603 r  fifo_2/fifo_1/ram1/mem_reg_0/DOBDO[26]
                         net (fo=2, estimated)        0.466     6.069    ars4/fifo_1/ram1/mem_reg_0_15_24_29/DIB0
    SLICE_X396Y100       RAMD32                                       r  ars4/fifo_1/ram1/mem_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
    AT19                                              0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.501     2.501 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.609     4.111    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.194 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, estimated)     1.224     5.418    ars4/fifo_1/ram1/mem_reg_0_15_24_29/WCLK
    SLICE_X396Y100                                                    r  ars4/fifo_1/ram1/mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.201     5.618    
                         clock uncertainty           -0.035     5.583    
    SLICE_X396Y100       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     5.472    ars4/fifo_1/ram1/mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          5.472    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 -0.597    




