#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun  9 22:55:03 2024
# Process ID: 15456
# Current directory: C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.runs/synth_1
# Command line: vivado.exe -log Signal_Generator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Signal_Generator.tcl
# Log file: C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.runs/synth_1/Signal_Generator.vds
# Journal file: C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Signal_Generator.tcl -notrace
Command: synth_design -top Signal_Generator -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33668 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 345.078 ; gain = 99.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Signal_Generator' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:15]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:11' bound to instance 'OSC1' of component 'nco' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:57]
INFO: [Synth 8-638] synthesizing module 'nco' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:27]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 8 - type: integer 
	Parameter Q bound to: 32767 - type: integer 
	Parameter N bound to: 9 - type: integer 
	Parameter INCREMENTO_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Acum_Fase' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/acum_fase.vhd:11' bound to instance 'af' of component 'acum_fase' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Acum_Fase' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/acum_fase.vhd:24]
	Parameter Q bound to: 32767 - type: integer 
	Parameter N bound to: 9 - type: integer 
	Parameter INCREMENTO_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Acum_Fase' (1#1) [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/acum_fase.vhd:24]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Sin_Cos' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/sin_cos.vhd:5' bound to instance 'ss' of component 'sin_cos' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Sin_Cos' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/sin_cos.vhd:18]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter ADD_W bound to: 7 - type: integer 
	Parameter DATA_W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Sin_Rom' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/sin_rom.vhd:11' bound to instance 'Sin_Cos_Table' of component 'Sin_Rom' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/sin_cos.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Sin_Rom' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/sin_rom.vhd:25]
	Parameter ADD_W bound to: 7 - type: integer 
	Parameter DATA_W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sin_Rom' (2#1) [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/sin_rom.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Sin_Cos' (3#1) [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/sin_cos.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'nco' (4#1) [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:27]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:11' bound to instance 'OSC2' of component 'nco' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:75]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:11' bound to instance 'OSC3' of component 'nco' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:93]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:11' bound to instance 'OSC4' of component 'nco' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:111]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:11' bound to instance 'OSC5' of component 'nco' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:129]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 9 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/nco.vhd:11' bound to instance 'OSC6' of component 'nco' [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'Signal_Generator' (5#1) [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/Signal_Generator.vhd:15]
WARNING: [Synth 8-3331] design nco has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 400.324 ; gain = 155.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 400.324 ; gain = 155.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 400.324 ; gain = 155.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.srcs/sources_1/imports/NCO_Signal Generator/acum_fase.vhd:32]
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 400.324 ; gain = 155.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                9 Bit    Registers := 6     
	                7 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Signal_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     10 Bit       Adders := 1     
Module Acum_Fase 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Sin_Rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
Module Sin_Cos 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design Signal_Generator has unconnected port reset
WARNING: [Synth 8-3332] Sequential element (OSC1/ss/Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC1/ss/Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC1/ss/Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC1/ss/Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC1/ss/Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC1/ss/Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC1/ss/Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC2/ss/Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC2/ss/Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC2/ss/Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC2/ss/Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC2/ss/Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC2/ss/Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC2/ss/Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC3/ss/Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC3/ss/Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC3/ss/Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC3/ss/Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC3/ss/Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC3/ss/Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC3/ss/Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC4/ss/Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC4/ss/Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC4/ss/Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC4/ss/Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC4/ss/Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC4/ss/Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC4/ss/Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC5/ss/Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC5/ss/Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC5/ss/Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC5/ss/Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC5/ss/Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC5/ss/Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC5/ss/Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC6/ss/Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC6/ss/Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC6/ss/Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC6/ss/Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC6/ss/Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC6/ss/Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Signal_Generator.
WARNING: [Synth 8-3332] Sequential element (OSC6/ss/Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Signal_Generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------+---------------+----------------+
|Module Name | RTL Object               | Depth x Width | Implemented As | 
+------------+--------------------------+---------------+----------------+
|Sin_Rom     | SIN_ROM[0]               | 128x9         | LUT            | 
|Sin_Rom     | SIN_ROM[0]               | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
|Sin_Cos     | Sin_Cos_Table/SIN_ROM[0] | 128x9         | LUT            | 
+------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    26|
|4     |LUT2   |    90|
|5     |LUT3   |    11|
|6     |LUT4   |    14|
|7     |LUT5   |    46|
|8     |LUT6   |   148|
|9     |MUXF7  |    32|
|10    |FDRE   |    96|
|11    |IBUF   |     1|
|12    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   511|
|2     |  OSC1              |nco          |    85|
|3     |    af              |Acum_Fase_17 |    31|
|4     |    ss              |Sin_Cos_18   |    54|
|5     |      Sin_Cos_Table |Sin_Rom_19   |    54|
|6     |  OSC2              |nco_0        |    85|
|7     |    af              |Acum_Fase_14 |    33|
|8     |    ss              |Sin_Cos_15   |    52|
|9     |      Sin_Cos_Table |Sin_Rom_16   |    52|
|10    |  OSC3              |nco_1        |    96|
|11    |    af              |Acum_Fase_11 |    33|
|12    |    ss              |Sin_Cos_12   |    63|
|13    |      Sin_Cos_Table |Sin_Rom_13   |    63|
|14    |  OSC4              |nco_2        |    79|
|15    |    af              |Acum_Fase_8  |    35|
|16    |    ss              |Sin_Cos_9    |    44|
|17    |      Sin_Cos_Table |Sin_Rom_10   |    44|
|18    |  OSC5              |nco_3        |    79|
|19    |    af              |Acum_Fase_5  |    33|
|20    |    ss              |Sin_Cos_6    |    46|
|21    |      Sin_Cos_Table |Sin_Rom_7    |    46|
|22    |  OSC6              |nco_4        |    75|
|23    |    af              |Acum_Fase    |    31|
|24    |    ss              |Sin_Cos      |    44|
|25    |      Sin_Cos_Table |Sin_Rom      |    44|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 643.387 ; gain = 398.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 646.980 ; gain = 414.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/Signal_Generator/Signal_Generator.runs/synth_1/Signal_Generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Signal_Generator_utilization_synth.rpt -pb Signal_Generator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 646.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 22:55:20 2024...
