{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601010657599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601010657603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 00:10:57 2020 " "Processing started: Fri Sep 25 00:10:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601010657603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010657603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010657603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601010658067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601010658067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xfp.sv 1 1 " "Found 1 design units, including 1 entities, in source file xfp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xfp " "Found entity 1: xfp" {  } { { "xfp.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/xfp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbemch.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbemch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbemch.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/testbemch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/Register_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_adder " "Found entity 1: sign_extend_adder" {  } { { "adder.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664727 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "adder.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/adder.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664731 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664731 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664731 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1601010664734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/HexDriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/multiplier.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601010664744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M multiplier.sv(22) " "Verilog HDL Implicit Net warning at multiplier.sv(22): created implicit net for \"M\"" {  } { { "multiplier.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/multiplier.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601010664744 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "AB multiplier.sv(65) " "Verilog HDL error at multiplier.sv(65): object \"AB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "multiplier.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/multiplier.sv" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "AB multiplier.sv(71) " "Verilog HDL error at multiplier.sv(71): object \"AB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "multiplier.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/multiplier.sv" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "AB multiplier.sv(76) " "Verilog HDL error at multiplier.sv(76): object \"AB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "multiplier.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/multiplier.sv" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "AB multiplier.sv(82) " "Verilog HDL error at multiplier.sv(82): object \"AB\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "multiplier.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/multiplier.sv" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "HEX0 multiplier0 multiplier no such object is visible in the present scope testbemch.sv(23) " "SystemVerilog error at testbemch.sv(23): can't implicitly connect port \"HEX0\" on instance \"multiplier0\" of module \"multiplier\" - no such object is visible in the present scope" {  } { { "testbemch.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/testbemch.sv" 23 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "HEX1 multiplier0 multiplier no such object is visible in the present scope testbemch.sv(23) " "SystemVerilog error at testbemch.sv(23): can't implicitly connect port \"HEX1\" on instance \"multiplier0\" of module \"multiplier\" - no such object is visible in the present scope" {  } { { "testbemch.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/testbemch.sv" 23 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "HEX2 multiplier0 multiplier no such object is visible in the present scope testbemch.sv(23) " "SystemVerilog error at testbemch.sv(23): can't implicitly connect port \"HEX2\" on instance \"multiplier0\" of module \"multiplier\" - no such object is visible in the present scope" {  } { { "testbemch.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/testbemch.sv" 23 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "HEX3 multiplier0 multiplier no such object is visible in the present scope testbemch.sv(23) " "SystemVerilog error at testbemch.sv(23): can't implicitly connect port \"HEX3\" on instance \"multiplier0\" of module \"multiplier\" - no such object is visible in the present scope" {  } { { "testbemch.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/Lab5/testbemch.sv" 23 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cozyn/Desktop/ECE 385/Lab5/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/cozyn/Desktop/ECE 385/Lab5/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601010664789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 25 00:11:04 2020 " "Processing ended: Fri Sep 25 00:11:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601010664789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601010664789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601010664789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010664789 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601010665369 ""}
