
Variance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000249c  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800249c  0c00249c  0000a49c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  3 .bss          0000018c  20000800  20000800  00018000  2**2
                  ALLOC
  4 .data         0000008c  20000990  0c0024b0  00010990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .debug_aranges 000001c8  00000000  00000000  00010a20  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a76  00000000  00000000  00010be8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000064f  00000000  00000000  0001265e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001d6f  00000000  00000000  00012cad  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003bc  00000000  00000000  00014a1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00092c55  00000000  00000000  00014dd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000bfd  00000000  00000000  000a7a2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 00005ad0  00000000  00000000  000a862a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000140  00000000  00000000  000ae100  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000277  00000000  00000000  000ae240  2**0
                  CONTENTS, READONLY
 15 .debug_macro  000182c1  00000000  00000000  000ae4b7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 7f 04 00 08 8f 04 00 08     ... ............
 8000010:	9f 04 00 08 af 04 00 08 bf 04 00 08 00 00 00 00     ................
	...
 800002c:	cf 04 00 08 df 04 00 08 00 00 00 00 ef 04 00 08     ................
 800003c:	ff 04 00 08 0f 05 00 08 1f 05 00 08 2f 05 00 08     ............/...
 800004c:	3f 05 00 08 4f 05 00 08 5f 05 00 08 6f 05 00 08     ?...O..._...o...
 800005c:	7f 05 00 08 8f 05 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 9f 05 00 08 00 00 00 00 af 05 00 08     ................
 800007c:	bf 05 00 08 cf 05 00 08 df 05 00 08 ef 05 00 08     ................
 800008c:	ff 05 00 08 0f 06 00 08 1f 06 00 08 2f 06 00 08     ............/...
 800009c:	3f 06 00 08 4f 06 00 08 5f 06 00 08 6f 06 00 08     ?...O..._...o...
 80000ac:	7f 06 00 08 8f 06 00 08 9f 06 00 08 af 06 00 08     ................
 80000bc:	bf 06 00 08 cf 06 00 08 df 06 00 08 ef 06 00 08     ................
 80000cc:	ff 06 00 08 0f 07 00 08 1f 07 00 08 2f 07 00 08     ............/...
 80000dc:	3f 07 00 08 4f 07 00 08 5f 07 00 08 6f 07 00 08     ?...O..._...o...
 80000ec:	7f 07 00 08 8f 07 00 08 9f 07 00 08 af 07 00 08     ................
 80000fc:	bf 07 00 08 cf 07 00 08 dd 07 00 08 eb 07 00 08     ................
 800010c:	f9 07 00 08 07 08 00 08 15 08 00 08 23 08 00 08     ............#...
 800011c:	31 08 00 08 3f 08 00 08 4d 08 00 08 5b 08 00 08     1...?...M...[...
 800012c:	69 08 00 08 77 08 00 08 85 08 00 08 93 08 00 08     i...w...........
 800013c:	a1 08 00 08 af 08 00 08 bd 08 00 08 cb 08 00 08     ................
 800014c:	d9 08 00 08 e7 08 00 08 f5 08 00 08 03 09 00 08     ................
 800015c:	11 09 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 1f 09 00 08 2d 09 00 08 3b 09 00 08     ........-...;...
 800017c:	49 09 00 08 57 09 00 08 65 09 00 08 73 09 00 08     I...W...e...s...
 800018c:	81 09 00 08 8f 09 00 08 9d 09 00 08 ab 09 00 08     ................
 800019c:	b9 09 00 08 c7 09 00 08 d5 09 00 08 e3 09 00 08     ................
 80001ac:	f1 09 00 08 ff 09 00 08 0d 0a 00 08 1b 0a 00 08     ................
 80001bc:	29 0a 00 08 37 0a 00 08 45 0a 00 08 53 0a 00 08     )...7...E...S...
 80001cc:	61 0a 00 08 6f 0a 00 08 7d 0a 00 08 8b 0a 00 08     a...o...}.......
 80001dc:	00 00 00 00 99 0a 00 08 a7 0a 00 08 b5 0a 00 08     ................
 80001ec:	c3 0a 00 08 d1 0a 00 08 00 00 00 00 df 0a 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000ca9 	.word	0x08000ca9

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c0024b0 	.word	0x0c0024b0
   LDR R1, =__Xmc4500_sData
 800029c:	20000990 	.word	0x20000990
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	0000008c 	.word	0x0000008c
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	0000018c 	.word	0x0000018c
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000d45 	.word	0x08000d45
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	080021e5 	.word	0x080021e5
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
/* ----------------------------------------------------------------------
* Variance calculation test
* ------------------------------------------------------------------- */

int32_t main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b086      	sub	sp, #24
 80002cc:	af00      	add	r7, sp, #0
  arm_status status;
  float32_t mean, oneByBlockSize;
  float32_t variance;
  float32_t diff;

  status = ARM_MATH_SUCCESS;
 80002ce:	f04f 0300 	mov.w	r3, #0
 80002d2:	75fb      	strb	r3, [r7, #23]
  /* Calculation of mean value of input */

  /* x' = 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1) */

  /* Fill wire1 buffer with 1.0 value */
  arm_fill_f32(1.0,  wire1, blockSize);
 80002d4:	f640 2310 	movw	r3, #2576	; 0xa10
 80002d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80002e2:	f640 010c 	movw	r1, #2060	; 0x80c
 80002e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80002ea:	461a      	mov	r2, r3
 80002ec:	f001 f8aa 	bl	8001444 <arm_fill_f32>

  /* Calculate the dot product of wire1 and wire2 */
  /* (x(0)* 1 + x(1) * 1 + ...+ x(n-1) * 1) */
  arm_dot_prod_f32(testInput_f32, wire1, blockSize, &mean);
 80002f0:	f640 2310 	movw	r3, #2576	; 0xa10
 80002f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	f107 030c 	add.w	r3, r7, #12
 80002fe:	f640 1090 	movw	r0, #2448	; 0x990
 8000302:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000306:	f640 010c 	movw	r1, #2060	; 0x80c
 800030a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800030e:	f001 f8d7 	bl	80014c0 <arm_dot_prod_f32>

  /* Calculation of 1/blockSize */
  oneByBlockSize = 1.0 / (blockSize);
 8000312:	f640 2310 	movw	r3, #2576	; 0xa10
 8000316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4618      	mov	r0, r3
 800031e:	f001 fc89 	bl	8001c34 <__aeabi_ui2d>
 8000322:	4602      	mov	r2, r0
 8000324:	460b      	mov	r3, r1
 8000326:	f04f 0000 	mov.w	r0, #0
 800032a:	f04f 0100 	mov.w	r1, #0
 800032e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8000332:	f001 fe1f 	bl	8001f74 <__aeabi_ddiv>
 8000336:	4602      	mov	r2, r0
 8000338:	460b      	mov	r3, r1
 800033a:	4610      	mov	r0, r2
 800033c:	4619      	mov	r1, r3
 800033e:	f001 ff01 	bl	8002144 <__aeabi_d2f>
 8000342:	4603      	mov	r3, r0
 8000344:	60bb      	str	r3, [r7, #8]

  /* 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1)  */
  arm_mult_f32(&mean, &oneByBlockSize, &mean, 1);
 8000346:	f107 010c 	add.w	r1, r7, #12
 800034a:	f107 0208 	add.w	r2, r7, #8
 800034e:	f107 030c 	add.w	r3, r7, #12
 8000352:	4608      	mov	r0, r1
 8000354:	4611      	mov	r1, r2
 8000356:	461a      	mov	r2, r3
 8000358:	f04f 0301 	mov.w	r3, #1
 800035c:	f001 f95e 	bl	800161c <arm_mult_f32>
  /* Calculation of variance value of input */

  /* (1/blockSize) * (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */

  /* Fill wire2 with mean value x' */
  arm_fill_f32(mean,  wire2, blockSize);
 8000360:	68fa      	ldr	r2, [r7, #12]
 8000362:	f640 2310 	movw	r3, #2576	; 0xa10
 8000366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4610      	mov	r0, r2
 800036e:	f640 018c 	movw	r1, #2188	; 0x88c
 8000372:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000376:	461a      	mov	r2, r3
 8000378:	f001 f864 	bl	8001444 <arm_fill_f32>

  /* wire3 contains (x-x') */
  arm_sub_f32(testInput_f32, wire2, wire3, blockSize);
 800037c:	f640 2310 	movw	r3, #2576	; 0xa10
 8000380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f640 1090 	movw	r0, #2448	; 0x990
 800038a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800038e:	f640 018c 	movw	r1, #2188	; 0x88c
 8000392:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000396:	f640 120c 	movw	r2, #2316	; 0x90c
 800039a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800039e:	f001 fa21 	bl	80017e4 <arm_sub_f32>

  /* wire2 contains (x-x') */
  arm_copy_f32(wire3, wire2, blockSize);
 80003a2:	f640 2310 	movw	r3, #2576	; 0xa10
 80003a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	f640 100c 	movw	r0, #2316	; 0x90c
 80003b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003b4:	f640 018c 	movw	r1, #2188	; 0x88c
 80003b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80003bc:	461a      	mov	r2, r3
 80003be:	f000 ffcb 	bl	8001358 <arm_copy_f32>

  /* (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */
  arm_dot_prod_f32(wire2, wire3, blockSize, &variance);
 80003c2:	f640 2310 	movw	r3, #2576	; 0xa10
 80003c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ca:	681a      	ldr	r2, [r3, #0]
 80003cc:	f107 0304 	add.w	r3, r7, #4
 80003d0:	f640 008c 	movw	r0, #2188	; 0x88c
 80003d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003d8:	f640 110c 	movw	r1, #2316	; 0x90c
 80003dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80003e0:	f001 f86e 	bl	80014c0 <arm_dot_prod_f32>

    /* Calculation of 1/blockSize */
  oneByBlockSize = 1.0 / (blockSize - 1);
 80003e4:	f640 2310 	movw	r3, #2576	; 0xa10
 80003e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80003f2:	4618      	mov	r0, r3
 80003f4:	f001 fc1e 	bl	8001c34 <__aeabi_ui2d>
 80003f8:	4602      	mov	r2, r0
 80003fa:	460b      	mov	r3, r1
 80003fc:	f04f 0000 	mov.w	r0, #0
 8000400:	f04f 0100 	mov.w	r1, #0
 8000404:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8000408:	f001 fdb4 	bl	8001f74 <__aeabi_ddiv>
 800040c:	4602      	mov	r2, r0
 800040e:	460b      	mov	r3, r1
 8000410:	4610      	mov	r0, r2
 8000412:	4619      	mov	r1, r3
 8000414:	f001 fe96 	bl	8002144 <__aeabi_d2f>
 8000418:	4603      	mov	r3, r0
 800041a:	60bb      	str	r3, [r7, #8]

  /* Calculation of variance */
  arm_mult_f32(&variance, &oneByBlockSize, &variance, 1);
 800041c:	f107 0104 	add.w	r1, r7, #4
 8000420:	f107 0208 	add.w	r2, r7, #8
 8000424:	f107 0304 	add.w	r3, r7, #4
 8000428:	4608      	mov	r0, r1
 800042a:	4611      	mov	r1, r2
 800042c:	461a      	mov	r2, r3
 800042e:	f04f 0301 	mov.w	r3, #1
 8000432:	f001 f8f3 	bl	800161c <arm_mult_f32>

  /* absolute value of difference between ref and test */
  diff = fabsf(refVarianceOut - variance);
 8000436:	f640 2314 	movw	r3, #2580	; 0xa14
 800043a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800043e:	ed93 7a00 	vldr	s14, [r3]
 8000442:	edd7 7a01 	vldr	s15, [r7, #4]
 8000446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800044a:	eef0 7ae7 	vabs.f32	s15, s15
 800044e:	edc7 7a04 	vstr	s15, [r7, #16]

  /* Comparison of variance value with reference */
  if(diff > DELTA)
 8000452:	ed97 7a04 	vldr	s14, [r7, #16]
 8000456:	eddf 7a08 	vldr	s15, [pc, #32]	; 8000478 <main+0x1b0>
 800045a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800045e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000462:	dd02      	ble.n	800046a <main+0x1a2>
  {
    status = ARM_MATH_TEST_FAILURE;
 8000464:	f04f 03fa 	mov.w	r3, #250	; 0xfa
 8000468:	75fb      	strb	r3, [r7, #23]
  }

  if( status != ARM_MATH_SUCCESS)
 800046a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d000      	beq.n	8000474 <main+0x1ac>
  {
    while(1);
 8000472:	e7fe      	b.n	8000472 <main+0x1aa>
  }

  while(1);                             /* main function does not return */
 8000474:	e7fe      	b.n	8000474 <main+0x1ac>
 8000476:	bf00      	nop
 8000478:	358637bd 	.word	0x358637bd

0800047c <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800047c:	e7fe      	b.n	800047c <NMI_Handler>

0800047e <NMI_Handler_Veneer>:
 800047e:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000af0 <AllowPLLInitByStartup+0x6>
 8000482:	b500      	push	{lr}
 8000484:	b081      	sub	sp, #4
 8000486:	4780      	blx	r0
 8000488:	b001      	add	sp, #4
 800048a:	bd00      	pop	{pc}

0800048c <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 800048c:	e7fe      	b.n	800048c <HardFault_Handler>

0800048e <HardFault_Handler_Veneer>:
 800048e:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000af4 <AllowPLLInitByStartup+0xa>
 8000492:	b500      	push	{lr}
 8000494:	b081      	sub	sp, #4
 8000496:	4780      	blx	r0
 8000498:	b001      	add	sp, #4
 800049a:	bd00      	pop	{pc}

0800049c <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 800049c:	e7fe      	b.n	800049c <MemManage_Handler>

0800049e <MemManage_Handler_Veneer>:
 800049e:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000af8 <AllowPLLInitByStartup+0xe>
 80004a2:	b500      	push	{lr}
 80004a4:	b081      	sub	sp, #4
 80004a6:	4780      	blx	r0
 80004a8:	b001      	add	sp, #4
 80004aa:	bd00      	pop	{pc}

080004ac <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80004ac:	e7fe      	b.n	80004ac <BusFault_Handler>

080004ae <BusFault_Handler_Veneer>:
 80004ae:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000afc <AllowPLLInitByStartup+0x12>
 80004b2:	b500      	push	{lr}
 80004b4:	b081      	sub	sp, #4
 80004b6:	4780      	blx	r0
 80004b8:	b001      	add	sp, #4
 80004ba:	bd00      	pop	{pc}

080004bc <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80004bc:	e7fe      	b.n	80004bc <UsageFault_Handler>

080004be <UsageFault_Handler_Veneer>:
 80004be:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000b00 <AllowPLLInitByStartup+0x16>
 80004c2:	b500      	push	{lr}
 80004c4:	b081      	sub	sp, #4
 80004c6:	4780      	blx	r0
 80004c8:	b001      	add	sp, #4
 80004ca:	bd00      	pop	{pc}

080004cc <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80004cc:	e7fe      	b.n	80004cc <SVC_Handler>

080004ce <SVC_Handler_Veneer>:
 80004ce:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000b04 <AllowPLLInitByStartup+0x1a>
 80004d2:	b500      	push	{lr}
 80004d4:	b081      	sub	sp, #4
 80004d6:	4780      	blx	r0
 80004d8:	b001      	add	sp, #4
 80004da:	bd00      	pop	{pc}

080004dc <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80004dc:	e7fe      	b.n	80004dc <DebugMon_Handler>

080004de <DebugMon_Handler_Veneer>:
 80004de:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000b08 <AllowPLLInitByStartup+0x1e>
 80004e2:	b500      	push	{lr}
 80004e4:	b081      	sub	sp, #4
 80004e6:	4780      	blx	r0
 80004e8:	b001      	add	sp, #4
 80004ea:	bd00      	pop	{pc}

080004ec <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80004ec:	e7fe      	b.n	80004ec <PendSV_Handler>

080004ee <PendSV_Handler_Veneer>:
 80004ee:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000b0c <AllowPLLInitByStartup+0x22>
 80004f2:	b500      	push	{lr}
 80004f4:	b081      	sub	sp, #4
 80004f6:	4780      	blx	r0
 80004f8:	b001      	add	sp, #4
 80004fa:	bd00      	pop	{pc}

080004fc <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80004fc:	e7fe      	b.n	80004fc <SysTick_Handler>

080004fe <SysTick_Handler_Veneer>:
 80004fe:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000b10 <AllowPLLInitByStartup+0x26>
 8000502:	b500      	push	{lr}
 8000504:	b081      	sub	sp, #4
 8000506:	4780      	blx	r0
 8000508:	b001      	add	sp, #4
 800050a:	bd00      	pop	{pc}

0800050c <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 800050c:	e7fe      	b.n	800050c <SCU_0_IRQHandler>

0800050e <SCU_0_IRQHandler_Veneer>:
 800050e:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000b14 <AllowPLLInitByStartup+0x2a>
 8000512:	b500      	push	{lr}
 8000514:	b081      	sub	sp, #4
 8000516:	4780      	blx	r0
 8000518:	b001      	add	sp, #4
 800051a:	bd00      	pop	{pc}

0800051c <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 800051c:	e7fe      	b.n	800051c <ERU0_0_IRQHandler>

0800051e <ERU0_0_IRQHandler_Veneer>:
 800051e:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000b18 <AllowPLLInitByStartup+0x2e>
 8000522:	b500      	push	{lr}
 8000524:	b081      	sub	sp, #4
 8000526:	4780      	blx	r0
 8000528:	b001      	add	sp, #4
 800052a:	bd00      	pop	{pc}

0800052c <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 800052c:	e7fe      	b.n	800052c <ERU0_1_IRQHandler>

0800052e <ERU0_1_IRQHandler_Veneer>:
 800052e:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000b1c <AllowPLLInitByStartup+0x32>
 8000532:	b500      	push	{lr}
 8000534:	b081      	sub	sp, #4
 8000536:	4780      	blx	r0
 8000538:	b001      	add	sp, #4
 800053a:	bd00      	pop	{pc}

0800053c <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800053c:	e7fe      	b.n	800053c <ERU0_2_IRQHandler>

0800053e <ERU0_2_IRQHandler_Veneer>:
 800053e:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000b20 <AllowPLLInitByStartup+0x36>
 8000542:	b500      	push	{lr}
 8000544:	b081      	sub	sp, #4
 8000546:	4780      	blx	r0
 8000548:	b001      	add	sp, #4
 800054a:	bd00      	pop	{pc}

0800054c <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 800054c:	e7fe      	b.n	800054c <ERU0_3_IRQHandler>

0800054e <ERU0_3_IRQHandler_Veneer>:
 800054e:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000b24 <AllowPLLInitByStartup+0x3a>
 8000552:	b500      	push	{lr}
 8000554:	b081      	sub	sp, #4
 8000556:	4780      	blx	r0
 8000558:	b001      	add	sp, #4
 800055a:	bd00      	pop	{pc}

0800055c <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 800055c:	e7fe      	b.n	800055c <ERU1_0_IRQHandler>

0800055e <ERU1_0_IRQHandler_Veneer>:
 800055e:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000b28 <AllowPLLInitByStartup+0x3e>
 8000562:	b500      	push	{lr}
 8000564:	b081      	sub	sp, #4
 8000566:	4780      	blx	r0
 8000568:	b001      	add	sp, #4
 800056a:	bd00      	pop	{pc}

0800056c <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 800056c:	e7fe      	b.n	800056c <ERU1_1_IRQHandler>

0800056e <ERU1_1_IRQHandler_Veneer>:
 800056e:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000b2c <AllowPLLInitByStartup+0x42>
 8000572:	b500      	push	{lr}
 8000574:	b081      	sub	sp, #4
 8000576:	4780      	blx	r0
 8000578:	b001      	add	sp, #4
 800057a:	bd00      	pop	{pc}

0800057c <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800057c:	e7fe      	b.n	800057c <ERU1_2_IRQHandler>

0800057e <ERU1_2_IRQHandler_Veneer>:
 800057e:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000b30 <AllowPLLInitByStartup+0x46>
 8000582:	b500      	push	{lr}
 8000584:	b081      	sub	sp, #4
 8000586:	4780      	blx	r0
 8000588:	b001      	add	sp, #4
 800058a:	bd00      	pop	{pc}

0800058c <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 800058c:	e7fe      	b.n	800058c <ERU1_3_IRQHandler>

0800058e <ERU1_3_IRQHandler_Veneer>:
 800058e:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000b34 <AllowPLLInitByStartup+0x4a>
 8000592:	b500      	push	{lr}
 8000594:	b081      	sub	sp, #4
 8000596:	4780      	blx	r0
 8000598:	b001      	add	sp, #4
 800059a:	bd00      	pop	{pc}

0800059c <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 800059c:	e7fe      	b.n	800059c <PMU0_0_IRQHandler>

0800059e <PMU0_0_IRQHandler_Veneer>:
 800059e:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000b38 <AllowPLLInitByStartup+0x4e>
 80005a2:	b500      	push	{lr}
 80005a4:	b081      	sub	sp, #4
 80005a6:	4780      	blx	r0
 80005a8:	b001      	add	sp, #4
 80005aa:	bd00      	pop	{pc}

080005ac <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80005ac:	e7fe      	b.n	80005ac <VADC0_C0_0_IRQHandler>

080005ae <VADC0_C0_0_IRQHandler_Veneer>:
 80005ae:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000b3c <AllowPLLInitByStartup+0x52>
 80005b2:	b500      	push	{lr}
 80005b4:	b081      	sub	sp, #4
 80005b6:	4780      	blx	r0
 80005b8:	b001      	add	sp, #4
 80005ba:	bd00      	pop	{pc}

080005bc <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80005bc:	e7fe      	b.n	80005bc <VADC0_C0_1_IRQHandler>

080005be <VADC0_C0_1_IRQHandler_Veneer>:
 80005be:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000b40 <AllowPLLInitByStartup+0x56>
 80005c2:	b500      	push	{lr}
 80005c4:	b081      	sub	sp, #4
 80005c6:	4780      	blx	r0
 80005c8:	b001      	add	sp, #4
 80005ca:	bd00      	pop	{pc}

080005cc <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80005cc:	e7fe      	b.n	80005cc <VADC0_C0_2_IRQHandler>

080005ce <VADC0_C0_2_IRQHandler_Veneer>:
 80005ce:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000b44 <AllowPLLInitByStartup+0x5a>
 80005d2:	b500      	push	{lr}
 80005d4:	b081      	sub	sp, #4
 80005d6:	4780      	blx	r0
 80005d8:	b001      	add	sp, #4
 80005da:	bd00      	pop	{pc}

080005dc <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80005dc:	e7fe      	b.n	80005dc <VADC0_C0_3_IRQHandler>

080005de <VADC0_C0_3_IRQHandler_Veneer>:
 80005de:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000b48 <AllowPLLInitByStartup+0x5e>
 80005e2:	b500      	push	{lr}
 80005e4:	b081      	sub	sp, #4
 80005e6:	4780      	blx	r0
 80005e8:	b001      	add	sp, #4
 80005ea:	bd00      	pop	{pc}

080005ec <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80005ec:	e7fe      	b.n	80005ec <VADC0_G0_0_IRQHandler>

080005ee <VADC0_G0_0_IRQHandler_Veneer>:
 80005ee:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000b4c <AllowPLLInitByStartup+0x62>
 80005f2:	b500      	push	{lr}
 80005f4:	b081      	sub	sp, #4
 80005f6:	4780      	blx	r0
 80005f8:	b001      	add	sp, #4
 80005fa:	bd00      	pop	{pc}

080005fc <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 80005fc:	e7fe      	b.n	80005fc <VADC0_G0_1_IRQHandler>

080005fe <VADC0_G0_1_IRQHandler_Veneer>:
 80005fe:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000b50 <AllowPLLInitByStartup+0x66>
 8000602:	b500      	push	{lr}
 8000604:	b081      	sub	sp, #4
 8000606:	4780      	blx	r0
 8000608:	b001      	add	sp, #4
 800060a:	bd00      	pop	{pc}

0800060c <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 800060c:	e7fe      	b.n	800060c <VADC0_G0_2_IRQHandler>

0800060e <VADC0_G0_2_IRQHandler_Veneer>:
 800060e:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000b54 <AllowPLLInitByStartup+0x6a>
 8000612:	b500      	push	{lr}
 8000614:	b081      	sub	sp, #4
 8000616:	4780      	blx	r0
 8000618:	b001      	add	sp, #4
 800061a:	bd00      	pop	{pc}

0800061c <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 800061c:	e7fe      	b.n	800061c <VADC0_G0_3_IRQHandler>

0800061e <VADC0_G0_3_IRQHandler_Veneer>:
 800061e:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000b58 <AllowPLLInitByStartup+0x6e>
 8000622:	b500      	push	{lr}
 8000624:	b081      	sub	sp, #4
 8000626:	4780      	blx	r0
 8000628:	b001      	add	sp, #4
 800062a:	bd00      	pop	{pc}

0800062c <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 800062c:	e7fe      	b.n	800062c <VADC0_G1_0_IRQHandler>

0800062e <VADC0_G1_0_IRQHandler_Veneer>:
 800062e:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000b5c <AllowPLLInitByStartup+0x72>
 8000632:	b500      	push	{lr}
 8000634:	b081      	sub	sp, #4
 8000636:	4780      	blx	r0
 8000638:	b001      	add	sp, #4
 800063a:	bd00      	pop	{pc}

0800063c <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 800063c:	e7fe      	b.n	800063c <VADC0_G1_1_IRQHandler>

0800063e <VADC0_G1_1_IRQHandler_Veneer>:
 800063e:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000b60 <AllowPLLInitByStartup+0x76>
 8000642:	b500      	push	{lr}
 8000644:	b081      	sub	sp, #4
 8000646:	4780      	blx	r0
 8000648:	b001      	add	sp, #4
 800064a:	bd00      	pop	{pc}

0800064c <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 800064c:	e7fe      	b.n	800064c <VADC0_G1_2_IRQHandler>

0800064e <VADC0_G1_2_IRQHandler_Veneer>:
 800064e:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000b64 <AllowPLLInitByStartup+0x7a>
 8000652:	b500      	push	{lr}
 8000654:	b081      	sub	sp, #4
 8000656:	4780      	blx	r0
 8000658:	b001      	add	sp, #4
 800065a:	bd00      	pop	{pc}

0800065c <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 800065c:	e7fe      	b.n	800065c <VADC0_G1_3_IRQHandler>

0800065e <VADC0_G1_3_IRQHandler_Veneer>:
 800065e:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000b68 <AllowPLLInitByStartup+0x7e>
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 800066c:	e7fe      	b.n	800066c <VADC0_G2_0_IRQHandler>

0800066e <VADC0_G2_0_IRQHandler_Veneer>:
 800066e:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000b6c <AllowPLLInitByStartup+0x82>
 8000672:	b500      	push	{lr}
 8000674:	b081      	sub	sp, #4
 8000676:	4780      	blx	r0
 8000678:	b001      	add	sp, #4
 800067a:	bd00      	pop	{pc}

0800067c <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 800067c:	e7fe      	b.n	800067c <VADC0_G2_1_IRQHandler>

0800067e <VADC0_G2_1_IRQHandler_Veneer>:
 800067e:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000b70 <AllowPLLInitByStartup+0x86>
 8000682:	b500      	push	{lr}
 8000684:	b081      	sub	sp, #4
 8000686:	4780      	blx	r0
 8000688:	b001      	add	sp, #4
 800068a:	bd00      	pop	{pc}

0800068c <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 800068c:	e7fe      	b.n	800068c <VADC0_G2_2_IRQHandler>

0800068e <VADC0_G2_2_IRQHandler_Veneer>:
 800068e:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000b74 <AllowPLLInitByStartup+0x8a>
 8000692:	b500      	push	{lr}
 8000694:	b081      	sub	sp, #4
 8000696:	4780      	blx	r0
 8000698:	b001      	add	sp, #4
 800069a:	bd00      	pop	{pc}

0800069c <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 800069c:	e7fe      	b.n	800069c <VADC0_G2_3_IRQHandler>

0800069e <VADC0_G2_3_IRQHandler_Veneer>:
 800069e:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000b78 <AllowPLLInitByStartup+0x8e>
 80006a2:	b500      	push	{lr}
 80006a4:	b081      	sub	sp, #4
 80006a6:	4780      	blx	r0
 80006a8:	b001      	add	sp, #4
 80006aa:	bd00      	pop	{pc}

080006ac <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80006ac:	e7fe      	b.n	80006ac <VADC0_G3_0_IRQHandler>

080006ae <VADC0_G3_0_IRQHandler_Veneer>:
 80006ae:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000b7c <AllowPLLInitByStartup+0x92>
 80006b2:	b500      	push	{lr}
 80006b4:	b081      	sub	sp, #4
 80006b6:	4780      	blx	r0
 80006b8:	b001      	add	sp, #4
 80006ba:	bd00      	pop	{pc}

080006bc <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80006bc:	e7fe      	b.n	80006bc <VADC0_G3_1_IRQHandler>

080006be <VADC0_G3_1_IRQHandler_Veneer>:
 80006be:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000b80 <AllowPLLInitByStartup+0x96>
 80006c2:	b500      	push	{lr}
 80006c4:	b081      	sub	sp, #4
 80006c6:	4780      	blx	r0
 80006c8:	b001      	add	sp, #4
 80006ca:	bd00      	pop	{pc}

080006cc <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80006cc:	e7fe      	b.n	80006cc <VADC0_G3_2_IRQHandler>

080006ce <VADC0_G3_2_IRQHandler_Veneer>:
 80006ce:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000b84 <AllowPLLInitByStartup+0x9a>
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <VADC0_G3_3_IRQHandler>

080006de <VADC0_G3_3_IRQHandler_Veneer>:
 80006de:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000b88 <AllowPLLInitByStartup+0x9e>
 80006e2:	b500      	push	{lr}
 80006e4:	b081      	sub	sp, #4
 80006e6:	4780      	blx	r0
 80006e8:	b001      	add	sp, #4
 80006ea:	bd00      	pop	{pc}

080006ec <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80006ec:	e7fe      	b.n	80006ec <DSD0_0_IRQHandler>

080006ee <DSD0_0_IRQHandler_Veneer>:
 80006ee:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000b8c <AllowPLLInitByStartup+0xa2>
 80006f2:	b500      	push	{lr}
 80006f4:	b081      	sub	sp, #4
 80006f6:	4780      	blx	r0
 80006f8:	b001      	add	sp, #4
 80006fa:	bd00      	pop	{pc}

080006fc <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80006fc:	e7fe      	b.n	80006fc <DSD0_1_IRQHandler>

080006fe <DSD0_1_IRQHandler_Veneer>:
 80006fe:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000b90 <AllowPLLInitByStartup+0xa6>
 8000702:	b500      	push	{lr}
 8000704:	b081      	sub	sp, #4
 8000706:	4780      	blx	r0
 8000708:	b001      	add	sp, #4
 800070a:	bd00      	pop	{pc}

0800070c <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800070c:	e7fe      	b.n	800070c <DSD0_2_IRQHandler>

0800070e <DSD0_2_IRQHandler_Veneer>:
 800070e:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000b94 <AllowPLLInitByStartup+0xaa>
 8000712:	b500      	push	{lr}
 8000714:	b081      	sub	sp, #4
 8000716:	4780      	blx	r0
 8000718:	b001      	add	sp, #4
 800071a:	bd00      	pop	{pc}

0800071c <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 800071c:	e7fe      	b.n	800071c <DSD0_3_IRQHandler>

0800071e <DSD0_3_IRQHandler_Veneer>:
 800071e:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000b98 <AllowPLLInitByStartup+0xae>
 8000722:	b500      	push	{lr}
 8000724:	b081      	sub	sp, #4
 8000726:	4780      	blx	r0
 8000728:	b001      	add	sp, #4
 800072a:	bd00      	pop	{pc}

0800072c <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 800072c:	e7fe      	b.n	800072c <DSD0_4_IRQHandler>

0800072e <DSD0_4_IRQHandler_Veneer>:
 800072e:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000b9c <AllowPLLInitByStartup+0xb2>
 8000732:	b500      	push	{lr}
 8000734:	b081      	sub	sp, #4
 8000736:	4780      	blx	r0
 8000738:	b001      	add	sp, #4
 800073a:	bd00      	pop	{pc}

0800073c <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 800073c:	e7fe      	b.n	800073c <DSD0_5_IRQHandler>

0800073e <DSD0_5_IRQHandler_Veneer>:
 800073e:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000ba0 <AllowPLLInitByStartup+0xb6>
 8000742:	b500      	push	{lr}
 8000744:	b081      	sub	sp, #4
 8000746:	4780      	blx	r0
 8000748:	b001      	add	sp, #4
 800074a:	bd00      	pop	{pc}

0800074c <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 800074c:	e7fe      	b.n	800074c <DSD0_6_IRQHandler>

0800074e <DSD0_6_IRQHandler_Veneer>:
 800074e:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000ba4 <AllowPLLInitByStartup+0xba>
 8000752:	b500      	push	{lr}
 8000754:	b081      	sub	sp, #4
 8000756:	4780      	blx	r0
 8000758:	b001      	add	sp, #4
 800075a:	bd00      	pop	{pc}

0800075c <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 800075c:	e7fe      	b.n	800075c <DSD0_7_IRQHandler>

0800075e <DSD0_7_IRQHandler_Veneer>:
 800075e:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000ba8 <AllowPLLInitByStartup+0xbe>
 8000762:	b500      	push	{lr}
 8000764:	b081      	sub	sp, #4
 8000766:	4780      	blx	r0
 8000768:	b001      	add	sp, #4
 800076a:	bd00      	pop	{pc}

0800076c <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 800076c:	e7fe      	b.n	800076c <DAC0_0_IRQHandler>

0800076e <DAC0_0_IRQHandler_Veneer>:
 800076e:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000bac <AllowPLLInitByStartup+0xc2>
 8000772:	b500      	push	{lr}
 8000774:	b081      	sub	sp, #4
 8000776:	4780      	blx	r0
 8000778:	b001      	add	sp, #4
 800077a:	bd00      	pop	{pc}

0800077c <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 800077c:	e7fe      	b.n	800077c <DAC0_1_IRQHandler>

0800077e <DAC0_1_IRQHandler_Veneer>:
 800077e:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000bb0 <AllowPLLInitByStartup+0xc6>
 8000782:	b500      	push	{lr}
 8000784:	b081      	sub	sp, #4
 8000786:	4780      	blx	r0
 8000788:	b001      	add	sp, #4
 800078a:	bd00      	pop	{pc}

0800078c <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 800078c:	e7fe      	b.n	800078c <CCU40_0_IRQHandler>

0800078e <CCU40_0_IRQHandler_Veneer>:
 800078e:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000bb4 <AllowPLLInitByStartup+0xca>
 8000792:	b500      	push	{lr}
 8000794:	b081      	sub	sp, #4
 8000796:	4780      	blx	r0
 8000798:	b001      	add	sp, #4
 800079a:	bd00      	pop	{pc}

0800079c <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 800079c:	e7fe      	b.n	800079c <CCU40_1_IRQHandler>

0800079e <CCU40_1_IRQHandler_Veneer>:
 800079e:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000bb8 <AllowPLLInitByStartup+0xce>
 80007a2:	b500      	push	{lr}
 80007a4:	b081      	sub	sp, #4
 80007a6:	4780      	blx	r0
 80007a8:	b001      	add	sp, #4
 80007aa:	bd00      	pop	{pc}

080007ac <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80007ac:	e7fe      	b.n	80007ac <CCU40_2_IRQHandler>

080007ae <CCU40_2_IRQHandler_Veneer>:
 80007ae:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000bbc <AllowPLLInitByStartup+0xd2>
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CCU40_3_IRQHandler>

080007be <CCU40_3_IRQHandler_Veneer>:
 80007be:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000bc0 <AllowPLLInitByStartup+0xd6>
 80007c2:	b500      	push	{lr}
 80007c4:	b081      	sub	sp, #4
 80007c6:	4780      	blx	r0
 80007c8:	b001      	add	sp, #4
 80007ca:	bd00      	pop	{pc}

080007cc <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80007cc:	e7fe      	b.n	80007cc <CCU41_0_IRQHandler>

080007ce <CCU41_0_IRQHandler_Veneer>:
 80007ce:	48fd      	ldr	r0, [pc, #1012]	; (8000bc4 <AllowPLLInitByStartup+0xda>)
 80007d0:	b500      	push	{lr}
 80007d2:	b081      	sub	sp, #4
 80007d4:	4780      	blx	r0
 80007d6:	b001      	add	sp, #4
 80007d8:	bd00      	pop	{pc}

080007da <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 80007da:	e7fe      	b.n	80007da <CCU41_1_IRQHandler>

080007dc <CCU41_1_IRQHandler_Veneer>:
 80007dc:	48fa      	ldr	r0, [pc, #1000]	; (8000bc8 <AllowPLLInitByStartup+0xde>)
 80007de:	b500      	push	{lr}
 80007e0:	b081      	sub	sp, #4
 80007e2:	4780      	blx	r0
 80007e4:	b001      	add	sp, #4
 80007e6:	bd00      	pop	{pc}

080007e8 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 80007e8:	e7fe      	b.n	80007e8 <CCU41_2_IRQHandler>

080007ea <CCU41_2_IRQHandler_Veneer>:
 80007ea:	48f8      	ldr	r0, [pc, #992]	; (8000bcc <AllowPLLInitByStartup+0xe2>)
 80007ec:	b500      	push	{lr}
 80007ee:	b081      	sub	sp, #4
 80007f0:	4780      	blx	r0
 80007f2:	b001      	add	sp, #4
 80007f4:	bd00      	pop	{pc}

080007f6 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 80007f6:	e7fe      	b.n	80007f6 <CCU41_3_IRQHandler>

080007f8 <CCU41_3_IRQHandler_Veneer>:
 80007f8:	48f5      	ldr	r0, [pc, #980]	; (8000bd0 <AllowPLLInitByStartup+0xe6>)
 80007fa:	b500      	push	{lr}
 80007fc:	b081      	sub	sp, #4
 80007fe:	4780      	blx	r0
 8000800:	b001      	add	sp, #4
 8000802:	bd00      	pop	{pc}

08000804 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000804:	e7fe      	b.n	8000804 <CCU42_0_IRQHandler>

08000806 <CCU42_0_IRQHandler_Veneer>:
 8000806:	48f3      	ldr	r0, [pc, #972]	; (8000bd4 <AllowPLLInitByStartup+0xea>)
 8000808:	b500      	push	{lr}
 800080a:	b081      	sub	sp, #4
 800080c:	4780      	blx	r0
 800080e:	b001      	add	sp, #4
 8000810:	bd00      	pop	{pc}

08000812 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000812:	e7fe      	b.n	8000812 <CCU42_1_IRQHandler>

08000814 <CCU42_1_IRQHandler_Veneer>:
 8000814:	48f0      	ldr	r0, [pc, #960]	; (8000bd8 <AllowPLLInitByStartup+0xee>)
 8000816:	b500      	push	{lr}
 8000818:	b081      	sub	sp, #4
 800081a:	4780      	blx	r0
 800081c:	b001      	add	sp, #4
 800081e:	bd00      	pop	{pc}

08000820 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000820:	e7fe      	b.n	8000820 <CCU42_2_IRQHandler>

08000822 <CCU42_2_IRQHandler_Veneer>:
 8000822:	48ee      	ldr	r0, [pc, #952]	; (8000bdc <AllowPLLInitByStartup+0xf2>)
 8000824:	b500      	push	{lr}
 8000826:	b081      	sub	sp, #4
 8000828:	4780      	blx	r0
 800082a:	b001      	add	sp, #4
 800082c:	bd00      	pop	{pc}

0800082e <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800082e:	e7fe      	b.n	800082e <CCU42_3_IRQHandler>

08000830 <CCU42_3_IRQHandler_Veneer>:
 8000830:	48eb      	ldr	r0, [pc, #940]	; (8000be0 <AllowPLLInitByStartup+0xf6>)
 8000832:	b500      	push	{lr}
 8000834:	b081      	sub	sp, #4
 8000836:	4780      	blx	r0
 8000838:	b001      	add	sp, #4
 800083a:	bd00      	pop	{pc}

0800083c <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 800083c:	e7fe      	b.n	800083c <CCU43_0_IRQHandler>

0800083e <CCU43_0_IRQHandler_Veneer>:
 800083e:	48e9      	ldr	r0, [pc, #932]	; (8000be4 <AllowPLLInitByStartup+0xfa>)
 8000840:	b500      	push	{lr}
 8000842:	b081      	sub	sp, #4
 8000844:	4780      	blx	r0
 8000846:	b001      	add	sp, #4
 8000848:	bd00      	pop	{pc}

0800084a <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 800084a:	e7fe      	b.n	800084a <CCU43_1_IRQHandler>

0800084c <CCU43_1_IRQHandler_Veneer>:
 800084c:	48e6      	ldr	r0, [pc, #920]	; (8000be8 <AllowPLLInitByStartup+0xfe>)
 800084e:	b500      	push	{lr}
 8000850:	b081      	sub	sp, #4
 8000852:	4780      	blx	r0
 8000854:	b001      	add	sp, #4
 8000856:	bd00      	pop	{pc}

08000858 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000858:	e7fe      	b.n	8000858 <CCU43_2_IRQHandler>

0800085a <CCU43_2_IRQHandler_Veneer>:
 800085a:	48e4      	ldr	r0, [pc, #912]	; (8000bec <AllowPLLInitByStartup+0x102>)
 800085c:	b500      	push	{lr}
 800085e:	b081      	sub	sp, #4
 8000860:	4780      	blx	r0
 8000862:	b001      	add	sp, #4
 8000864:	bd00      	pop	{pc}

08000866 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000866:	e7fe      	b.n	8000866 <CCU43_3_IRQHandler>

08000868 <CCU43_3_IRQHandler_Veneer>:
 8000868:	48e1      	ldr	r0, [pc, #900]	; (8000bf0 <AllowPLLInitByStartup+0x106>)
 800086a:	b500      	push	{lr}
 800086c:	b081      	sub	sp, #4
 800086e:	4780      	blx	r0
 8000870:	b001      	add	sp, #4
 8000872:	bd00      	pop	{pc}

08000874 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000874:	e7fe      	b.n	8000874 <CCU80_0_IRQHandler>

08000876 <CCU80_0_IRQHandler_Veneer>:
 8000876:	48df      	ldr	r0, [pc, #892]	; (8000bf4 <AllowPLLInitByStartup+0x10a>)
 8000878:	b500      	push	{lr}
 800087a:	b081      	sub	sp, #4
 800087c:	4780      	blx	r0
 800087e:	b001      	add	sp, #4
 8000880:	bd00      	pop	{pc}

08000882 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000882:	e7fe      	b.n	8000882 <CCU80_1_IRQHandler>

08000884 <CCU80_1_IRQHandler_Veneer>:
 8000884:	48dc      	ldr	r0, [pc, #880]	; (8000bf8 <AllowPLLInitByStartup+0x10e>)
 8000886:	b500      	push	{lr}
 8000888:	b081      	sub	sp, #4
 800088a:	4780      	blx	r0
 800088c:	b001      	add	sp, #4
 800088e:	bd00      	pop	{pc}

08000890 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000890:	e7fe      	b.n	8000890 <CCU80_2_IRQHandler>

08000892 <CCU80_2_IRQHandler_Veneer>:
 8000892:	48da      	ldr	r0, [pc, #872]	; (8000bfc <AllowPLLInitByStartup+0x112>)
 8000894:	b500      	push	{lr}
 8000896:	b081      	sub	sp, #4
 8000898:	4780      	blx	r0
 800089a:	b001      	add	sp, #4
 800089c:	bd00      	pop	{pc}

0800089e <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 800089e:	e7fe      	b.n	800089e <CCU80_3_IRQHandler>

080008a0 <CCU80_3_IRQHandler_Veneer>:
 80008a0:	48d7      	ldr	r0, [pc, #860]	; (8000c00 <AllowPLLInitByStartup+0x116>)
 80008a2:	b500      	push	{lr}
 80008a4:	b081      	sub	sp, #4
 80008a6:	4780      	blx	r0
 80008a8:	b001      	add	sp, #4
 80008aa:	bd00      	pop	{pc}

080008ac <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80008ac:	e7fe      	b.n	80008ac <CCU81_0_IRQHandler>

080008ae <CCU81_0_IRQHandler_Veneer>:
 80008ae:	48d5      	ldr	r0, [pc, #852]	; (8000c04 <AllowPLLInitByStartup+0x11a>)
 80008b0:	b500      	push	{lr}
 80008b2:	b081      	sub	sp, #4
 80008b4:	4780      	blx	r0
 80008b6:	b001      	add	sp, #4
 80008b8:	bd00      	pop	{pc}

080008ba <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80008ba:	e7fe      	b.n	80008ba <CCU81_1_IRQHandler>

080008bc <CCU81_1_IRQHandler_Veneer>:
 80008bc:	48d2      	ldr	r0, [pc, #840]	; (8000c08 <AllowPLLInitByStartup+0x11e>)
 80008be:	b500      	push	{lr}
 80008c0:	b081      	sub	sp, #4
 80008c2:	4780      	blx	r0
 80008c4:	b001      	add	sp, #4
 80008c6:	bd00      	pop	{pc}

080008c8 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 80008c8:	e7fe      	b.n	80008c8 <CCU81_2_IRQHandler>

080008ca <CCU81_2_IRQHandler_Veneer>:
 80008ca:	48d0      	ldr	r0, [pc, #832]	; (8000c0c <AllowPLLInitByStartup+0x122>)
 80008cc:	b500      	push	{lr}
 80008ce:	b081      	sub	sp, #4
 80008d0:	4780      	blx	r0
 80008d2:	b001      	add	sp, #4
 80008d4:	bd00      	pop	{pc}

080008d6 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 80008d6:	e7fe      	b.n	80008d6 <CCU81_3_IRQHandler>

080008d8 <CCU81_3_IRQHandler_Veneer>:
 80008d8:	48cd      	ldr	r0, [pc, #820]	; (8000c10 <AllowPLLInitByStartup+0x126>)
 80008da:	b500      	push	{lr}
 80008dc:	b081      	sub	sp, #4
 80008de:	4780      	blx	r0
 80008e0:	b001      	add	sp, #4
 80008e2:	bd00      	pop	{pc}

080008e4 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 80008e4:	e7fe      	b.n	80008e4 <POSIF0_0_IRQHandler>

080008e6 <POSIF0_0_IRQHandler_Veneer>:
 80008e6:	48cb      	ldr	r0, [pc, #812]	; (8000c14 <AllowPLLInitByStartup+0x12a>)
 80008e8:	b500      	push	{lr}
 80008ea:	b081      	sub	sp, #4
 80008ec:	4780      	blx	r0
 80008ee:	b001      	add	sp, #4
 80008f0:	bd00      	pop	{pc}

080008f2 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 80008f2:	e7fe      	b.n	80008f2 <POSIF0_1_IRQHandler>

080008f4 <POSIF0_1_IRQHandler_Veneer>:
 80008f4:	48c8      	ldr	r0, [pc, #800]	; (8000c18 <AllowPLLInitByStartup+0x12e>)
 80008f6:	b500      	push	{lr}
 80008f8:	b081      	sub	sp, #4
 80008fa:	4780      	blx	r0
 80008fc:	b001      	add	sp, #4
 80008fe:	bd00      	pop	{pc}

08000900 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000900:	e7fe      	b.n	8000900 <POSIF1_0_IRQHandler>

08000902 <POSIF1_0_IRQHandler_Veneer>:
 8000902:	48c6      	ldr	r0, [pc, #792]	; (8000c1c <AllowPLLInitByStartup+0x132>)
 8000904:	b500      	push	{lr}
 8000906:	b081      	sub	sp, #4
 8000908:	4780      	blx	r0
 800090a:	b001      	add	sp, #4
 800090c:	bd00      	pop	{pc}

0800090e <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800090e:	e7fe      	b.n	800090e <POSIF1_1_IRQHandler>

08000910 <POSIF1_1_IRQHandler_Veneer>:
 8000910:	48c3      	ldr	r0, [pc, #780]	; (8000c20 <AllowPLLInitByStartup+0x136>)
 8000912:	b500      	push	{lr}
 8000914:	b081      	sub	sp, #4
 8000916:	4780      	blx	r0
 8000918:	b001      	add	sp, #4
 800091a:	bd00      	pop	{pc}

0800091c <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 800091c:	e7fe      	b.n	800091c <CAN0_0_IRQHandler>

0800091e <CAN0_0_IRQHandler_Veneer>:
 800091e:	48c1      	ldr	r0, [pc, #772]	; (8000c24 <AllowPLLInitByStartup+0x13a>)
 8000920:	b500      	push	{lr}
 8000922:	b081      	sub	sp, #4
 8000924:	4780      	blx	r0
 8000926:	b001      	add	sp, #4
 8000928:	bd00      	pop	{pc}

0800092a <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 800092a:	e7fe      	b.n	800092a <CAN0_1_IRQHandler>

0800092c <CAN0_1_IRQHandler_Veneer>:
 800092c:	48be      	ldr	r0, [pc, #760]	; (8000c28 <AllowPLLInitByStartup+0x13e>)
 800092e:	b500      	push	{lr}
 8000930:	b081      	sub	sp, #4
 8000932:	4780      	blx	r0
 8000934:	b001      	add	sp, #4
 8000936:	bd00      	pop	{pc}

08000938 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000938:	e7fe      	b.n	8000938 <CAN0_2_IRQHandler>

0800093a <CAN0_2_IRQHandler_Veneer>:
 800093a:	48bc      	ldr	r0, [pc, #752]	; (8000c2c <AllowPLLInitByStartup+0x142>)
 800093c:	b500      	push	{lr}
 800093e:	b081      	sub	sp, #4
 8000940:	4780      	blx	r0
 8000942:	b001      	add	sp, #4
 8000944:	bd00      	pop	{pc}

08000946 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000946:	e7fe      	b.n	8000946 <CAN0_3_IRQHandler>

08000948 <CAN0_3_IRQHandler_Veneer>:
 8000948:	48b9      	ldr	r0, [pc, #740]	; (8000c30 <AllowPLLInitByStartup+0x146>)
 800094a:	b500      	push	{lr}
 800094c:	b081      	sub	sp, #4
 800094e:	4780      	blx	r0
 8000950:	b001      	add	sp, #4
 8000952:	bd00      	pop	{pc}

08000954 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000954:	e7fe      	b.n	8000954 <CAN0_4_IRQHandler>

08000956 <CAN0_4_IRQHandler_Veneer>:
 8000956:	48b7      	ldr	r0, [pc, #732]	; (8000c34 <AllowPLLInitByStartup+0x14a>)
 8000958:	b500      	push	{lr}
 800095a:	b081      	sub	sp, #4
 800095c:	4780      	blx	r0
 800095e:	b001      	add	sp, #4
 8000960:	bd00      	pop	{pc}

08000962 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000962:	e7fe      	b.n	8000962 <CAN0_5_IRQHandler>

08000964 <CAN0_5_IRQHandler_Veneer>:
 8000964:	48b4      	ldr	r0, [pc, #720]	; (8000c38 <AllowPLLInitByStartup+0x14e>)
 8000966:	b500      	push	{lr}
 8000968:	b081      	sub	sp, #4
 800096a:	4780      	blx	r0
 800096c:	b001      	add	sp, #4
 800096e:	bd00      	pop	{pc}

08000970 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000970:	e7fe      	b.n	8000970 <CAN0_6_IRQHandler>

08000972 <CAN0_6_IRQHandler_Veneer>:
 8000972:	48b2      	ldr	r0, [pc, #712]	; (8000c3c <AllowPLLInitByStartup+0x152>)
 8000974:	b500      	push	{lr}
 8000976:	b081      	sub	sp, #4
 8000978:	4780      	blx	r0
 800097a:	b001      	add	sp, #4
 800097c:	bd00      	pop	{pc}

0800097e <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 800097e:	e7fe      	b.n	800097e <CAN0_7_IRQHandler>

08000980 <CAN0_7_IRQHandler_Veneer>:
 8000980:	48af      	ldr	r0, [pc, #700]	; (8000c40 <AllowPLLInitByStartup+0x156>)
 8000982:	b500      	push	{lr}
 8000984:	b081      	sub	sp, #4
 8000986:	4780      	blx	r0
 8000988:	b001      	add	sp, #4
 800098a:	bd00      	pop	{pc}

0800098c <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 800098c:	e7fe      	b.n	800098c <USIC0_0_IRQHandler>

0800098e <USIC0_0_IRQHandler_Veneer>:
 800098e:	48ad      	ldr	r0, [pc, #692]	; (8000c44 <AllowPLLInitByStartup+0x15a>)
 8000990:	b500      	push	{lr}
 8000992:	b081      	sub	sp, #4
 8000994:	4780      	blx	r0
 8000996:	b001      	add	sp, #4
 8000998:	bd00      	pop	{pc}

0800099a <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 800099a:	e7fe      	b.n	800099a <USIC0_1_IRQHandler>

0800099c <USIC0_1_IRQHandler_Veneer>:
 800099c:	48aa      	ldr	r0, [pc, #680]	; (8000c48 <AllowPLLInitByStartup+0x15e>)
 800099e:	b500      	push	{lr}
 80009a0:	b081      	sub	sp, #4
 80009a2:	4780      	blx	r0
 80009a4:	b001      	add	sp, #4
 80009a6:	bd00      	pop	{pc}

080009a8 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80009a8:	e7fe      	b.n	80009a8 <USIC0_2_IRQHandler>

080009aa <USIC0_2_IRQHandler_Veneer>:
 80009aa:	48a8      	ldr	r0, [pc, #672]	; (8000c4c <AllowPLLInitByStartup+0x162>)
 80009ac:	b500      	push	{lr}
 80009ae:	b081      	sub	sp, #4
 80009b0:	4780      	blx	r0
 80009b2:	b001      	add	sp, #4
 80009b4:	bd00      	pop	{pc}

080009b6 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80009b6:	e7fe      	b.n	80009b6 <USIC0_3_IRQHandler>

080009b8 <USIC0_3_IRQHandler_Veneer>:
 80009b8:	48a5      	ldr	r0, [pc, #660]	; (8000c50 <AllowPLLInitByStartup+0x166>)
 80009ba:	b500      	push	{lr}
 80009bc:	b081      	sub	sp, #4
 80009be:	4780      	blx	r0
 80009c0:	b001      	add	sp, #4
 80009c2:	bd00      	pop	{pc}

080009c4 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80009c4:	e7fe      	b.n	80009c4 <USIC0_4_IRQHandler>

080009c6 <USIC0_4_IRQHandler_Veneer>:
 80009c6:	48a3      	ldr	r0, [pc, #652]	; (8000c54 <AllowPLLInitByStartup+0x16a>)
 80009c8:	b500      	push	{lr}
 80009ca:	b081      	sub	sp, #4
 80009cc:	4780      	blx	r0
 80009ce:	b001      	add	sp, #4
 80009d0:	bd00      	pop	{pc}

080009d2 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 80009d2:	e7fe      	b.n	80009d2 <USIC0_5_IRQHandler>

080009d4 <USIC0_5_IRQHandler_Veneer>:
 80009d4:	48a0      	ldr	r0, [pc, #640]	; (8000c58 <AllowPLLInitByStartup+0x16e>)
 80009d6:	b500      	push	{lr}
 80009d8:	b081      	sub	sp, #4
 80009da:	4780      	blx	r0
 80009dc:	b001      	add	sp, #4
 80009de:	bd00      	pop	{pc}

080009e0 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 80009e0:	e7fe      	b.n	80009e0 <USIC1_0_IRQHandler>

080009e2 <USIC1_0_IRQHandler_Veneer>:
 80009e2:	489e      	ldr	r0, [pc, #632]	; (8000c5c <AllowPLLInitByStartup+0x172>)
 80009e4:	b500      	push	{lr}
 80009e6:	b081      	sub	sp, #4
 80009e8:	4780      	blx	r0
 80009ea:	b001      	add	sp, #4
 80009ec:	bd00      	pop	{pc}

080009ee <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 80009ee:	e7fe      	b.n	80009ee <USIC1_1_IRQHandler>

080009f0 <USIC1_1_IRQHandler_Veneer>:
 80009f0:	489b      	ldr	r0, [pc, #620]	; (8000c60 <AllowPLLInitByStartup+0x176>)
 80009f2:	b500      	push	{lr}
 80009f4:	b081      	sub	sp, #4
 80009f6:	4780      	blx	r0
 80009f8:	b001      	add	sp, #4
 80009fa:	bd00      	pop	{pc}

080009fc <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 80009fc:	e7fe      	b.n	80009fc <USIC1_2_IRQHandler>

080009fe <USIC1_2_IRQHandler_Veneer>:
 80009fe:	4899      	ldr	r0, [pc, #612]	; (8000c64 <AllowPLLInitByStartup+0x17a>)
 8000a00:	b500      	push	{lr}
 8000a02:	b081      	sub	sp, #4
 8000a04:	4780      	blx	r0
 8000a06:	b001      	add	sp, #4
 8000a08:	bd00      	pop	{pc}

08000a0a <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000a0a:	e7fe      	b.n	8000a0a <USIC1_3_IRQHandler>

08000a0c <USIC1_3_IRQHandler_Veneer>:
 8000a0c:	4896      	ldr	r0, [pc, #600]	; (8000c68 <AllowPLLInitByStartup+0x17e>)
 8000a0e:	b500      	push	{lr}
 8000a10:	b081      	sub	sp, #4
 8000a12:	4780      	blx	r0
 8000a14:	b001      	add	sp, #4
 8000a16:	bd00      	pop	{pc}

08000a18 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000a18:	e7fe      	b.n	8000a18 <USIC1_4_IRQHandler>

08000a1a <USIC1_4_IRQHandler_Veneer>:
 8000a1a:	4894      	ldr	r0, [pc, #592]	; (8000c6c <AllowPLLInitByStartup+0x182>)
 8000a1c:	b500      	push	{lr}
 8000a1e:	b081      	sub	sp, #4
 8000a20:	4780      	blx	r0
 8000a22:	b001      	add	sp, #4
 8000a24:	bd00      	pop	{pc}

08000a26 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000a26:	e7fe      	b.n	8000a26 <USIC1_5_IRQHandler>

08000a28 <USIC1_5_IRQHandler_Veneer>:
 8000a28:	4891      	ldr	r0, [pc, #580]	; (8000c70 <AllowPLLInitByStartup+0x186>)
 8000a2a:	b500      	push	{lr}
 8000a2c:	b081      	sub	sp, #4
 8000a2e:	4780      	blx	r0
 8000a30:	b001      	add	sp, #4
 8000a32:	bd00      	pop	{pc}

08000a34 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000a34:	e7fe      	b.n	8000a34 <USIC2_0_IRQHandler>

08000a36 <USIC2_0_IRQHandler_Veneer>:
 8000a36:	488f      	ldr	r0, [pc, #572]	; (8000c74 <AllowPLLInitByStartup+0x18a>)
 8000a38:	b500      	push	{lr}
 8000a3a:	b081      	sub	sp, #4
 8000a3c:	4780      	blx	r0
 8000a3e:	b001      	add	sp, #4
 8000a40:	bd00      	pop	{pc}

08000a42 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000a42:	e7fe      	b.n	8000a42 <USIC2_1_IRQHandler>

08000a44 <USIC2_1_IRQHandler_Veneer>:
 8000a44:	488c      	ldr	r0, [pc, #560]	; (8000c78 <AllowPLLInitByStartup+0x18e>)
 8000a46:	b500      	push	{lr}
 8000a48:	b081      	sub	sp, #4
 8000a4a:	4780      	blx	r0
 8000a4c:	b001      	add	sp, #4
 8000a4e:	bd00      	pop	{pc}

08000a50 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000a50:	e7fe      	b.n	8000a50 <USIC2_2_IRQHandler>

08000a52 <USIC2_2_IRQHandler_Veneer>:
 8000a52:	488a      	ldr	r0, [pc, #552]	; (8000c7c <AllowPLLInitByStartup+0x192>)
 8000a54:	b500      	push	{lr}
 8000a56:	b081      	sub	sp, #4
 8000a58:	4780      	blx	r0
 8000a5a:	b001      	add	sp, #4
 8000a5c:	bd00      	pop	{pc}

08000a5e <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000a5e:	e7fe      	b.n	8000a5e <USIC2_3_IRQHandler>

08000a60 <USIC2_3_IRQHandler_Veneer>:
 8000a60:	4887      	ldr	r0, [pc, #540]	; (8000c80 <AllowPLLInitByStartup+0x196>)
 8000a62:	b500      	push	{lr}
 8000a64:	b081      	sub	sp, #4
 8000a66:	4780      	blx	r0
 8000a68:	b001      	add	sp, #4
 8000a6a:	bd00      	pop	{pc}

08000a6c <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000a6c:	e7fe      	b.n	8000a6c <USIC2_4_IRQHandler>

08000a6e <USIC2_4_IRQHandler_Veneer>:
 8000a6e:	4885      	ldr	r0, [pc, #532]	; (8000c84 <AllowPLLInitByStartup+0x19a>)
 8000a70:	b500      	push	{lr}
 8000a72:	b081      	sub	sp, #4
 8000a74:	4780      	blx	r0
 8000a76:	b001      	add	sp, #4
 8000a78:	bd00      	pop	{pc}

08000a7a <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000a7a:	e7fe      	b.n	8000a7a <USIC2_5_IRQHandler>

08000a7c <USIC2_5_IRQHandler_Veneer>:
 8000a7c:	4882      	ldr	r0, [pc, #520]	; (8000c88 <AllowPLLInitByStartup+0x19e>)
 8000a7e:	b500      	push	{lr}
 8000a80:	b081      	sub	sp, #4
 8000a82:	4780      	blx	r0
 8000a84:	b001      	add	sp, #4
 8000a86:	bd00      	pop	{pc}

08000a88 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000a88:	e7fe      	b.n	8000a88 <LEDTS0_0_IRQHandler>

08000a8a <LEDTS0_0_IRQHandler_Veneer>:
 8000a8a:	4880      	ldr	r0, [pc, #512]	; (8000c8c <AllowPLLInitByStartup+0x1a2>)
 8000a8c:	b500      	push	{lr}
 8000a8e:	b081      	sub	sp, #4
 8000a90:	4780      	blx	r0
 8000a92:	b001      	add	sp, #4
 8000a94:	bd00      	pop	{pc}

08000a96 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000a96:	e7fe      	b.n	8000a96 <FCE0_0_IRQHandler>

08000a98 <FCE0_0_IRQHandler_Veneer>:
 8000a98:	487d      	ldr	r0, [pc, #500]	; (8000c90 <AllowPLLInitByStartup+0x1a6>)
 8000a9a:	b500      	push	{lr}
 8000a9c:	b081      	sub	sp, #4
 8000a9e:	4780      	blx	r0
 8000aa0:	b001      	add	sp, #4
 8000aa2:	bd00      	pop	{pc}

08000aa4 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000aa4:	e7fe      	b.n	8000aa4 <GPDMA0_0_IRQHandler>

08000aa6 <GPDMA0_0_IRQHandler_Veneer>:
 8000aa6:	487b      	ldr	r0, [pc, #492]	; (8000c94 <AllowPLLInitByStartup+0x1aa>)
 8000aa8:	b500      	push	{lr}
 8000aaa:	b081      	sub	sp, #4
 8000aac:	4780      	blx	r0
 8000aae:	b001      	add	sp, #4
 8000ab0:	bd00      	pop	{pc}

08000ab2 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ab2:	e7fe      	b.n	8000ab2 <SDMMC0_0_IRQHandler>

08000ab4 <SDMMC0_0_IRQHandler_Veneer>:
 8000ab4:	4878      	ldr	r0, [pc, #480]	; (8000c98 <AllowPLLInitByStartup+0x1ae>)
 8000ab6:	b500      	push	{lr}
 8000ab8:	b081      	sub	sp, #4
 8000aba:	4780      	blx	r0
 8000abc:	b001      	add	sp, #4
 8000abe:	bd00      	pop	{pc}

08000ac0 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ac0:	e7fe      	b.n	8000ac0 <USB0_0_IRQHandler>

08000ac2 <USB0_0_IRQHandler_Veneer>:
 8000ac2:	4876      	ldr	r0, [pc, #472]	; (8000c9c <AllowPLLInitByStartup+0x1b2>)
 8000ac4:	b500      	push	{lr}
 8000ac6:	b081      	sub	sp, #4
 8000ac8:	4780      	blx	r0
 8000aca:	b001      	add	sp, #4
 8000acc:	bd00      	pop	{pc}

08000ace <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000ace:	e7fe      	b.n	8000ace <ETH0_0_IRQHandler>

08000ad0 <ETH0_0_IRQHandler_Veneer>:
 8000ad0:	4873      	ldr	r0, [pc, #460]	; (8000ca0 <AllowPLLInitByStartup+0x1b6>)
 8000ad2:	b500      	push	{lr}
 8000ad4:	b081      	sub	sp, #4
 8000ad6:	4780      	blx	r0
 8000ad8:	b001      	add	sp, #4
 8000ada:	bd00      	pop	{pc}

08000adc <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000adc:	e7fe      	b.n	8000adc <GPDMA1_0_IRQHandler>

08000ade <GPDMA1_0_IRQHandler_Veneer>:
 8000ade:	4871      	ldr	r0, [pc, #452]	; (8000ca4 <AllowPLLInitByStartup+0x1ba>)
 8000ae0:	b500      	push	{lr}
 8000ae2:	b081      	sub	sp, #4
 8000ae4:	4780      	blx	r0
 8000ae6:	b001      	add	sp, #4
 8000ae8:	bd00      	pop	{pc}

08000aea <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000aea:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000aee:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000af0:	0800047d 	.word	0x0800047d
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000af4:	0800048d 	.word	0x0800048d
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000af8:	0800049d 	.word	0x0800049d
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000afc:	080004ad 	.word	0x080004ad
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000b00:	080004bd 	.word	0x080004bd
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000b04:	080004cd 	.word	0x080004cd
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000b08:	080004dd 	.word	0x080004dd
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000b0c:	080004ed 	.word	0x080004ed
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000b10:	080004fd 	.word	0x080004fd
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000b14:	0800050d 	.word	0x0800050d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000b18:	0800051d 	.word	0x0800051d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000b1c:	0800052d 	.word	0x0800052d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000b20:	0800053d 	.word	0x0800053d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000b24:	0800054d 	.word	0x0800054d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000b28:	0800055d 	.word	0x0800055d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000b2c:	0800056d 	.word	0x0800056d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000b30:	0800057d 	.word	0x0800057d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000b34:	0800058d 	.word	0x0800058d
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000b38:	0800059d 	.word	0x0800059d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000b3c:	080005ad 	.word	0x080005ad
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000b40:	080005bd 	.word	0x080005bd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000b44:	080005cd 	.word	0x080005cd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000b48:	080005dd 	.word	0x080005dd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000b4c:	080005ed 	.word	0x080005ed
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000b50:	080005fd 	.word	0x080005fd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000b54:	0800060d 	.word	0x0800060d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000b58:	0800061d 	.word	0x0800061d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000b5c:	0800062d 	.word	0x0800062d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000b60:	0800063d 	.word	0x0800063d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000b64:	0800064d 	.word	0x0800064d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000b68:	0800065d 	.word	0x0800065d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000b6c:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000b70:	0800067d 	.word	0x0800067d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000b74:	0800068d 	.word	0x0800068d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000b78:	0800069d 	.word	0x0800069d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000b7c:	080006ad 	.word	0x080006ad
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000b80:	080006bd 	.word	0x080006bd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000b84:	080006cd 	.word	0x080006cd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000b88:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000b8c:	080006ed 	.word	0x080006ed
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000b90:	080006fd 	.word	0x080006fd
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000b94:	0800070d 	.word	0x0800070d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000b98:	0800071d 	.word	0x0800071d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000b9c:	0800072d 	.word	0x0800072d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000ba0:	0800073d 	.word	0x0800073d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000ba4:	0800074d 	.word	0x0800074d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000ba8:	0800075d 	.word	0x0800075d
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000bac:	0800076d 	.word	0x0800076d
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000bb0:	0800077d 	.word	0x0800077d
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000bb4:	0800078d 	.word	0x0800078d
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000bb8:	0800079d 	.word	0x0800079d
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000bbc:	080007ad 	.word	0x080007ad
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000bc0:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000bc4:	080007cd 	.word	0x080007cd
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000bc8:	080007db 	.word	0x080007db
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000bcc:	080007e9 	.word	0x080007e9
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000bd0:	080007f7 	.word	0x080007f7
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000bd4:	08000805 	.word	0x08000805
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000bd8:	08000813 	.word	0x08000813
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000bdc:	08000821 	.word	0x08000821
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000be0:	0800082f 	.word	0x0800082f
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000be4:	0800083d 	.word	0x0800083d
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000be8:	0800084b 	.word	0x0800084b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000bec:	08000859 	.word	0x08000859
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000bf0:	08000867 	.word	0x08000867
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000bf4:	08000875 	.word	0x08000875
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000bf8:	08000883 	.word	0x08000883
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000bfc:	08000891 	.word	0x08000891
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000c00:	0800089f 	.word	0x0800089f
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000c04:	080008ad 	.word	0x080008ad
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000c08:	080008bb 	.word	0x080008bb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000c0c:	080008c9 	.word	0x080008c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000c10:	080008d7 	.word	0x080008d7
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000c14:	080008e5 	.word	0x080008e5
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000c18:	080008f3 	.word	0x080008f3
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000c1c:	08000901 	.word	0x08000901
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000c20:	0800090f 	.word	0x0800090f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000c24:	0800091d 	.word	0x0800091d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000c28:	0800092b 	.word	0x0800092b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000c2c:	08000939 	.word	0x08000939
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000c30:	08000947 	.word	0x08000947
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000c34:	08000955 	.word	0x08000955
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000c38:	08000963 	.word	0x08000963
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000c3c:	08000971 	.word	0x08000971
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000c40:	0800097f 	.word	0x0800097f
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000c44:	0800098d 	.word	0x0800098d
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000c48:	0800099b 	.word	0x0800099b
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000c4c:	080009a9 	.word	0x080009a9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000c50:	080009b7 	.word	0x080009b7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000c54:	080009c5 	.word	0x080009c5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000c58:	080009d3 	.word	0x080009d3
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000c5c:	080009e1 	.word	0x080009e1
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000c60:	080009ef 	.word	0x080009ef
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000c64:	080009fd 	.word	0x080009fd
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000c68:	08000a0b 	.word	0x08000a0b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000c6c:	08000a19 	.word	0x08000a19
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000c70:	08000a27 	.word	0x08000a27
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000c74:	08000a35 	.word	0x08000a35
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000c78:	08000a43 	.word	0x08000a43
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000c7c:	08000a51 	.word	0x08000a51
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000c80:	08000a5f 	.word	0x08000a5f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000c84:	08000a6d 	.word	0x08000a6d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000c88:	08000a7b 	.word	0x08000a7b
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000c8c:	08000a89 	.word	0x08000a89
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000c90:	08000a97 	.word	0x08000a97
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000c94:	08000aa5 	.word	0x08000aa5
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000c98:	08000ab3 	.word	0x08000ab3
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000c9c:	08000ac1 	.word	0x08000ac1
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000ca0:	08000acf 	.word	0x08000acf
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000ca4:	08000add 	.word	0x08000add

08000ca8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000cae:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000cb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000cb6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000cba:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000cbe:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000cc2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000cc6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000cca:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000cce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000cd2:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000cd6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000cda:	6952      	ldr	r2, [r2, #20]
 8000cdc:	f022 0208 	bic.w	r2, r2, #8
 8000ce0:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ce6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000cee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000cf2:	6852      	ldr	r2, [r2, #4]
 8000cf4:	f022 0201 	bic.w	r2, r2, #1
 8000cf8:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000cfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cfe:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000d02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d06:	f103 0314 	add.w	r3, r3, #20
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f023 030f 	bic.w	r3, r3, #15
 8000d14:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f043 0303 	orr.w	r3, r3, #3
 8000d1c:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000d1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d22:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d2c:	f103 0314 	add.w	r3, r3, #20
 8000d30:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000d32:	f000 f8ab 	bl	8000e8c <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000d36:	f000 f805 	bl	8000d44 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000d3a:	f107 0708 	add.w	r7, r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop

08000d44 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000d4a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d58:	f040 8089 	bne.w	8000e6e <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000d5c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f003 0304 	and.w	r3, r3, #4
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	f000 8088 	beq.w	8000e80 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000d70:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d74:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000d7e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000d82:	f103 0301 	add.w	r3, r3, #1
 8000d86:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000d88:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d8c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000d96:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000d9a:	f103 0301 	add.w	r3, r3, #1
 8000d9e:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000da0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000da4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000dae:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000db2:	f103 0301 	add.w	r3, r3, #1
 8000db6:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000db8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d028      	beq.n	8000e1c <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000dca:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000dce:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8000dd8:	68ba      	ldr	r2, [r7, #8]
 8000dda:	fb02 f303 	mul.w	r3, r2, r3
 8000dde:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000de0:	683a      	ldr	r2, [r7, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8000de8:	f640 2318 	movw	r3, #2584	; 0xa18
 8000dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000df0:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000df2:	f640 2318 	movw	r3, #2584	; 0xa18
 8000df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	f103 0301 	add.w	r3, r3, #1
 8000e0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e10:	f640 2318 	movw	r3, #2584	; 0xa18
 8000e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e031      	b.n	8000e80 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000e1c:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000e20:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	fb02 f303 	mul.w	r3, r2, r3
 8000e30:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000e32:	683a      	ldr	r2, [r7, #0]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e3a:	f640 2318 	movw	r3, #2584	; 0xa18
 8000e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e42:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000e44:	f640 2318 	movw	r3, #2584	; 0xa18
 8000e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e52:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	f103 0301 	add.w	r3, r3, #1
 8000e5e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e62:	f640 2318 	movw	r3, #2584	; 0xa18
 8000e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	e008      	b.n	8000e80 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000e6e:	f640 2318 	movw	r3, #2584	; 0xa18
 8000e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e76:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000e7a:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000e7e:	601a      	str	r2, [r3, #0]
}


}
 8000e80:	f107 0714 	add.w	r7, r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop

08000e8c <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000e92:	f7ff fe2a 	bl	8000aea <AllowPLLInitByStartup>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f000 8255 	beq.w	8001348 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000e9e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ea2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	f04f 0302 	mov.w	r3, #2
 8000eac:	f2c0 0301 	movt	r3, #1
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d00d      	beq.n	8000ed2 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000eb6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ebe:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ec2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ec6:	6852      	ldr	r2, [r2, #4]
 8000ec8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000ecc:	f022 0202 	bic.w	r2, r2, #2
 8000ed0:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000ed2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000ed6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d072      	beq.n	8000fca <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000ee4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000ee8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eec:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000ef0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ef4:	6852      	ldr	r2, [r2, #4]
 8000ef6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000efa:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000efc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000f00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f04:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000f08:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f0c:	6852      	ldr	r2, [r2, #4]
 8000f0e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f12:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000f14:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f18:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f1c:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f20:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f24:	68d2      	ldr	r2, [r2, #12]
 8000f26:	f022 0201 	bic.w	r2, r2, #1
 8000f2a:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000f2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f34:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f38:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f3c:	6852      	ldr	r2, [r2, #4]
 8000f3e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000f42:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f44:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f48:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f4c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f50:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f54:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f56:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f64:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f68:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f6c:	f04f 0205 	mov.w	r2, #5
 8000f70:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000f72:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000f80:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000f84:	d008      	beq.n	8000f98 <SystemClockSetup+0x10c>
 8000f86:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f8e:	689a      	ldr	r2, [r3, #8]
 8000f90:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d8ec      	bhi.n	8000f72 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f98:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f9c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fa0:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000fa4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000fa8:	6812      	ldr	r2, [r2, #0]
 8000faa:	f022 0201 	bic.w	r2, r2, #1
 8000fae:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000fb0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000fbe:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000fc2:	d002      	beq.n	8000fca <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000fc4:	f04f 0300 	mov.w	r3, #0
 8000fc8:	e1c0      	b.n	800134c <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000fca:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 0304 	and.w	r3, r3, #4
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f040 81b5 	bne.w	8001348 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000fde:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fe2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d00b      	beq.n	8001008 <SystemClockSetup+0x17c>
 8000ff0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000ff4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ff8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000ffc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001000:	68d2      	ldr	r2, [r2, #12]
 8001002:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001006:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001008:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800100c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001010:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	f649 7381 	movw	r3, #40833	; 0x9f81
 8001018:	f2c1 635e 	movt	r3, #5726	; 0x165e
 800101c:	fba3 1302 	umull	r1, r3, r3, r2
 8001020:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8001024:	f103 33ff 	add.w	r3, r3, #4294967295
 8001028:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800102a:	f244 7310 	movw	r3, #18192	; 0x4710
 800102e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001032:	f244 7210 	movw	r2, #18192	; 0x4710
 8001036:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800103a:	6852      	ldr	r2, [r2, #4]
 800103c:	f042 0201 	orr.w	r2, r2, #1
 8001040:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8001042:	f244 7310 	movw	r3, #18192	; 0x4710
 8001046:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800104a:	f244 7210 	movw	r2, #18192	; 0x4710
 800104e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001052:	6852      	ldr	r2, [r2, #4]
 8001054:	f042 0210 	orr.w	r2, r2, #16
 8001058:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800105a:	f244 7210 	movw	r2, #18192	; 0x4710
 800105e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001068:	f644 7301 	movw	r3, #20225	; 0x4f01
 800106c:	f2c0 1300 	movt	r3, #256	; 0x100
 8001070:	430b      	orrs	r3, r1
 8001072:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001074:	f244 7310 	movw	r3, #18192	; 0x4710
 8001078:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800107c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001080:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001084:	6852      	ldr	r2, [r2, #4]
 8001086:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800108a:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 800108c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001090:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001094:	f244 7210 	movw	r2, #18192	; 0x4710
 8001098:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800109c:	6852      	ldr	r2, [r2, #4]
 800109e:	f022 0210 	bic.w	r2, r2, #16
 80010a2:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80010a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80010a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010ac:	f244 7210 	movw	r2, #18192	; 0x4710
 80010b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010b4:	6852      	ldr	r2, [r2, #4]
 80010b6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80010ba:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80010bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010c4:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80010c8:	f2c0 024c 	movt	r2, #76	; 0x4c
 80010cc:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80010ce:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010dc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010e4:	f04f 0205 	mov.w	r2, #5
 80010e8:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80010ea:	bf00      	nop
 80010ec:	f244 7310 	movw	r3, #18192	; 0x4710
 80010f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d108      	bne.n	8001110 <SystemClockSetup+0x284>
 80010fe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001102:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	f240 13f3 	movw	r3, #499	; 0x1f3
 800110c:	429a      	cmp	r2, r3
 800110e:	d8ed      	bhi.n	80010ec <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001110:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001114:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001118:	f24e 0210 	movw	r2, #57360	; 0xe010
 800111c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001120:	6812      	ldr	r2, [r2, #0]
 8001122:	f022 0201 	bic.w	r2, r2, #1
 8001126:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8001128:	f244 7310 	movw	r3, #18192	; 0x4710
 800112c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	2b00      	cmp	r3, #0
 8001138:	d04e      	beq.n	80011d8 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800113a:	f244 7310 	movw	r3, #18192	; 0x4710
 800113e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001142:	f244 7210 	movw	r2, #18192	; 0x4710
 8001146:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800114a:	6852      	ldr	r2, [r2, #4]
 800114c:	f022 0201 	bic.w	r2, r2, #1
 8001150:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8001152:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001156:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8001160:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001164:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800116e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001172:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 800117c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001180:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001184:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8001188:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800118c:	68d2      	ldr	r2, [r2, #12]
 800118e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001192:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001194:	f244 7310 	movw	r3, #18192	; 0x4710
 8001198:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800119c:	f244 7210 	movw	r2, #18192	; 0x4710
 80011a0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011a4:	6852      	ldr	r2, [r2, #4]
 80011a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80011aa:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80011ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011b4:	f240 5245 	movw	r2, #1349	; 0x545
 80011b8:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80011ba:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011be:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011c8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011d0:	f04f 0205 	mov.w	r2, #5
 80011d4:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80011d6:	e002      	b.n	80011de <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	e0b6      	b.n	800134c <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80011de:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	2b63      	cmp	r3, #99	; 0x63
 80011ea:	d8f8      	bhi.n	80011de <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80011ec:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011f4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80011f8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80011fc:	6812      	ldr	r2, [r2, #0]
 80011fe:	f022 0201 	bic.w	r2, r2, #1
 8001202:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001204:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001208:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800120c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001214:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001218:	f2c0 131e 	movt	r3, #286	; 0x11e
 800121c:	fba3 1302 	umull	r1, r3, r3, r2
 8001220:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001224:	f103 33ff 	add.w	r3, r3, #4294967295
 8001228:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800122a:	f244 7210 	movw	r2, #18192	; 0x4710
 800122e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001238:	f644 7301 	movw	r3, #20225	; 0x4f01
 800123c:	f2c0 1300 	movt	r3, #256	; 0x100
 8001240:	430b      	orrs	r3, r1
 8001242:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001244:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001248:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800124c:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001250:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001252:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001256:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001260:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001264:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001268:	f04f 0205 	mov.w	r2, #5
 800126c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800126e:	bf00      	nop
 8001270:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001274:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	2b63      	cmp	r3, #99	; 0x63
 800127c:	d8f8      	bhi.n	8001270 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800127e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001282:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001286:	f24e 0210 	movw	r2, #57360	; 0xe010
 800128a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800128e:	6812      	ldr	r2, [r2, #0]
 8001290:	f022 0201 	bic.w	r2, r2, #1
 8001294:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001296:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800129a:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800129e:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80012a6:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80012aa:	f2c0 03be 	movt	r3, #190	; 0xbe
 80012ae:	fba3 1302 	umull	r1, r3, r3, r2
 80012b2:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80012b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80012ba:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80012bc:	f244 7210 	movw	r2, #18192	; 0x4710
 80012c0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80012ca:	f644 7301 	movw	r3, #20225	; 0x4f01
 80012ce:	f2c0 1300 	movt	r3, #256	; 0x100
 80012d2:	430b      	orrs	r3, r1
 80012d4:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80012d6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012da:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012de:	f241 3223 	movw	r2, #4899	; 0x1323
 80012e2:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80012e4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012fa:	f04f 0205 	mov.w	r2, #5
 80012fe:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001300:	bf00      	nop
 8001302:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001306:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	2b63      	cmp	r3, #99	; 0x63
 800130e:	d8f8      	bhi.n	8001302 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001310:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001314:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001318:	f24e 0210 	movw	r2, #57360	; 0xe010
 800131c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001320:	6812      	ldr	r2, [r2, #0]
 8001322:	f022 0201 	bic.w	r2, r2, #1
 8001326:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001328:	f244 7310 	movw	r3, #18192	; 0x4710
 800132c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001330:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001334:	f2c0 1203 	movt	r2, #259	; 0x103
 8001338:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800133a:	f244 1360 	movw	r3, #16736	; 0x4160
 800133e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001342:	f04f 0205 	mov.w	r2, #5
 8001346:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001348:	f04f 0301 	mov.w	r3, #1

}
 800134c:	4618      	mov	r0, r3
 800134e:	f107 0708 	add.w	r7, r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop

08001358 <arm_copy_f32>:

void arm_copy_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 8001358:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800135c:	ea5f 0a92 	movs.w	sl, r2, lsr #2
 8001360:	d050      	beq.n	8001404 <arm_copy_f32+0xac>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 8001362:	f8d0 8000 	ldr.w	r8, [r0]
    in2 = *pSrc++;
 8001366:	f8d0 c004 	ldr.w	ip, [r0, #4]
    in3 = *pSrc++;
 800136a:	6886      	ldr	r6, [r0, #8]
    in4 = *pSrc++;
 800136c:	68c5      	ldr	r5, [r0, #12]

    *pDst++ = in1;
 800136e:	f8c1 8000 	str.w	r8, [r1]
 8001372:	f10a 33ff 	add.w	r3, sl, #4294967295
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001376:	461f      	mov	r7, r3
 8001378:	f003 0901 	and.w	r9, r3, #1
 * @return none.    
 *    
 */


void arm_copy_f32(
 800137c:	f100 0410 	add.w	r4, r0, #16
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
 8001380:	f8c1 c004 	str.w	ip, [r1, #4]
    *pDst++ = in3;
 8001384:	608e      	str	r6, [r1, #8]
    *pDst++ = in4;
 8001386:	60cd      	str	r5, [r1, #12]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8001388:	f101 0310 	add.w	r3, r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800138c:	2f00      	cmp	r7, #0
 800138e:	d035      	beq.n	80013fc <arm_copy_f32+0xa4>
 8001390:	f1b9 0f00 	cmp.w	r9, #0
 8001394:	d00f      	beq.n	80013b6 <arm_copy_f32+0x5e>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 8001396:	f8d4 8000 	ldr.w	r8, [r4]
    in2 = *pSrc++;
 800139a:	f8d4 c004 	ldr.w	ip, [r4, #4]
    in3 = *pSrc++;
 800139e:	68a6      	ldr	r6, [r4, #8]
    in4 = *pSrc++;
 80013a0:	68e5      	ldr	r5, [r4, #12]

    *pDst++ = in1;
 80013a2:	f8c3 8000 	str.w	r8, [r3]
    *pDst++ = in2;
 80013a6:	f8c3 c004 	str.w	ip, [r3, #4]
    *pDst++ = in3;
 80013aa:	609e      	str	r6, [r3, #8]
    *pDst++ = in4;
 80013ac:	60dd      	str	r5, [r3, #12]
 * @return none.    
 *    
 */


void arm_copy_f32(
 80013ae:	3410      	adds	r4, #16
 80013b0:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80013b2:	3f01      	subs	r7, #1
 80013b4:	d022      	beq.n	80013fc <arm_copy_f32+0xa4>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
 80013b6:	68a6      	ldr	r6, [r4, #8]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 80013b8:	f8d4 8000 	ldr.w	r8, [r4]
    in2 = *pSrc++;
 80013bc:	f8d4 9004 	ldr.w	r9, [r4, #4]
    in3 = *pSrc++;
    in4 = *pSrc++;
 80013c0:	68e5      	ldr	r5, [r4, #12]

    *pDst++ = in1;
    *pDst++ = in2;
    *pDst++ = in3;
 80013c2:	609e      	str	r6, [r3, #8]
 * @return none.    
 *    
 */


void arm_copy_f32(
 80013c4:	f104 0610 	add.w	r6, r4, #16
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
    *pDst++ = in3;
    *pDst++ = in4;
 80013c8:	60dd      	str	r5, [r3, #12]
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
 80013ca:	f8c3 8000 	str.w	r8, [r3]
    *pDst++ = in2;
 80013ce:	f8c3 9004 	str.w	r9, [r3, #4]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 80013d2:	6924      	ldr	r4, [r4, #16]
    in2 = *pSrc++;
 80013d4:	f8d6 9004 	ldr.w	r9, [r6, #4]
    in3 = *pSrc++;
 80013d8:	f8d6 8008 	ldr.w	r8, [r6, #8]
    in4 = *pSrc++;
 80013dc:	f8d6 c00c 	ldr.w	ip, [r6, #12]

    *pDst++ = in1;
 80013e0:	611c      	str	r4, [r3, #16]
 * @return none.    
 *    
 */


void arm_copy_f32(
 80013e2:	f103 0510 	add.w	r5, r3, #16
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
 80013e6:	f8c3 9014 	str.w	r9, [r3, #20]
    *pDst++ = in3;
 80013ea:	f8c3 8018 	str.w	r8, [r3, #24]
    *pDst++ = in4;
 80013ee:	f8c3 c01c 	str.w	ip, [r3, #28]
 * @return none.    
 *    
 */


void arm_copy_f32(
 80013f2:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80013f4:	3f02      	subs	r7, #2
 * @return none.    
 *    
 */


void arm_copy_f32(
 80013f6:	f106 0410 	add.w	r4, r6, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80013fa:	d1dc      	bne.n	80013b6 <arm_copy_f32+0x5e>
 * @return none.    
 *    
 */


void arm_copy_f32(
 80013fc:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
 8001400:	4450      	add	r0, sl
 8001402:	4451      	add	r1, sl
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001404:	f012 0203 	ands.w	r2, r2, #3
 8001408:	d018      	beq.n	800143c <arm_copy_f32+0xe4>
 800140a:	3a01      	subs	r2, #1
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 800140c:	6804      	ldr	r4, [r0, #0]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800140e:	4613      	mov	r3, r2
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001410:	f841 4b04 	str.w	r4, [r1], #4
 8001414:	f002 0201 	and.w	r2, r2, #1
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001418:	b183      	cbz	r3, 800143c <arm_copy_f32+0xe4>
 800141a:	b12a      	cbz	r2, 8001428 <arm_copy_f32+0xd0>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 800141c:	f850 2f04 	ldr.w	r2, [r0, #4]!
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001420:	3b01      	subs	r3, #1
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001422:	f841 2b04 	str.w	r2, [r1], #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001426:	d009      	beq.n	800143c <arm_copy_f32+0xe4>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8001428:	6844      	ldr	r4, [r0, #4]
 800142a:	460a      	mov	r2, r1
 800142c:	f842 4b04 	str.w	r4, [r2], #4
 8001430:	6884      	ldr	r4, [r0, #8]
 8001432:	3008      	adds	r0, #8
 8001434:	604c      	str	r4, [r1, #4]
 8001436:	1d11      	adds	r1, r2, #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001438:	3b02      	subs	r3, #2
 800143a:	d1f5      	bne.n	8001428 <arm_copy_f32+0xd0>
    *pDst++ = *pSrc++;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 800143c:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop

08001444 <arm_fill_f32>:

void arm_fill_f32(
  float32_t value,
  float32_t * pDst,
  uint32_t blockSize)
{
 8001444:	b470      	push	{r4, r5, r6}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001446:	0896      	lsrs	r6, r2, #2
 8001448:	d021      	beq.n	800148e <arm_fill_f32+0x4a>
 800144a:	1e73      	subs	r3, r6, #1
 800144c:	461d      	mov	r5, r3
 800144e:	f003 0401 	and.w	r4, r3, #1
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 8001452:	6008      	str	r0, [r1, #0]
    *pDst++ = in2;
 8001454:	6048      	str	r0, [r1, #4]
    *pDst++ = in3;
 8001456:	6088      	str	r0, [r1, #8]
    *pDst++ = in4;
 8001458:	60c8      	str	r0, [r1, #12]
 * @return none.    
 *    
 */


void arm_fill_f32(
 800145a:	f101 0310 	add.w	r3, r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800145e:	b1a5      	cbz	r5, 800148a <arm_fill_f32+0x46>
 8001460:	b134      	cbz	r4, 8001470 <arm_fill_f32+0x2c>
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 8001462:	6018      	str	r0, [r3, #0]
    *pDst++ = in2;
 8001464:	6058      	str	r0, [r3, #4]
    *pDst++ = in3;
 8001466:	6098      	str	r0, [r3, #8]
    *pDst++ = in4;
 8001468:	60d8      	str	r0, [r3, #12]
 * @return none.    
 *    
 */


void arm_fill_f32(
 800146a:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800146c:	3d01      	subs	r5, #1
 800146e:	d00c      	beq.n	800148a <arm_fill_f32+0x46>
 * @return none.    
 *    
 */


void arm_fill_f32(
 8001470:	f103 0410 	add.w	r4, r3, #16
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 8001474:	6018      	str	r0, [r3, #0]
    *pDst++ = in2;
 8001476:	6058      	str	r0, [r3, #4]
    *pDst++ = in3;
 8001478:	6098      	str	r0, [r3, #8]
    *pDst++ = in4;
 800147a:	60d8      	str	r0, [r3, #12]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 800147c:	6118      	str	r0, [r3, #16]
    *pDst++ = in2;
 800147e:	6158      	str	r0, [r3, #20]
    *pDst++ = in3;
 8001480:	6198      	str	r0, [r3, #24]
    *pDst++ = in4;
 8001482:	61d8      	str	r0, [r3, #28]
 * @return none.    
 *    
 */


void arm_fill_f32(
 8001484:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001486:	3d02      	subs	r5, #2
 8001488:	d1f2      	bne.n	8001470 <arm_fill_f32+0x2c>
 800148a:	eb01 1106 	add.w	r1, r1, r6, lsl #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 800148e:	f012 0203 	ands.w	r2, r2, #3
 8001492:	d012      	beq.n	80014ba <arm_fill_f32+0x76>
 8001494:	3a01      	subs	r2, #1
 8001496:	4613      	mov	r3, r2
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
 8001498:	f841 0b04 	str.w	r0, [r1], #4
 800149c:	f002 0201 	and.w	r2, r2, #1
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80014a0:	b15b      	cbz	r3, 80014ba <arm_fill_f32+0x76>
 80014a2:	b11a      	cbz	r2, 80014ac <arm_fill_f32+0x68>
 80014a4:	3b01      	subs	r3, #1
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
 80014a6:	f841 0b04 	str.w	r0, [r1], #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80014aa:	d006      	beq.n	80014ba <arm_fill_f32+0x76>
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
 80014ac:	460a      	mov	r2, r1
 80014ae:	f842 0b04 	str.w	r0, [r2], #4
 80014b2:	6048      	str	r0, [r1, #4]
 80014b4:	1d11      	adds	r1, r2, #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80014b6:	3b02      	subs	r3, #2
 80014b8:	d1f8      	bne.n	80014ac <arm_fill_f32+0x68>
    *pDst++ = value;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 80014ba:	bc70      	pop	{r4, r5, r6}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop

080014c0 <arm_dot_prod_f32>:
void arm_dot_prod_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  uint32_t blockSize,
  float32_t * result)
{
 80014c0:	b4f0      	push	{r4, r5, r6, r7}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80014c2:	0897      	lsrs	r7, r2, #2
 80014c4:	eddf 7a54 	vldr	s15, [pc, #336]	; 8001618 <arm_dot_prod_f32+0x158>
 80014c8:	d077      	beq.n	80015ba <arm_dot_prod_f32+0xfa>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
 80014ca:	edd0 6a00 	vldr	s13, [r0]
 80014ce:	ed91 7a00 	vldr	s14, [r1]
 80014d2:	ee46 7a87 	vmla.f32	s15, s13, s14
    sum += (*pSrcA++) * (*pSrcB++);
 80014d6:	ed90 0a01 	vldr	s0, [r0, #4]
 80014da:	edd1 0a01 	vldr	s1, [r1, #4]
 80014de:	ee40 7a20 	vmla.f32	s15, s0, s1
    sum += (*pSrcA++) * (*pSrcB++);
 80014e2:	ed90 1a02 	vldr	s2, [r0, #8]
 80014e6:	edd1 1a02 	vldr	s3, [r1, #8]
 80014ea:	ee41 7a21 	vmla.f32	s15, s2, s3
 80014ee:	1e7c      	subs	r4, r7, #1
    sum += (*pSrcA++) * (*pSrcB++);
 80014f0:	ed90 2a03 	vldr	s4, [r0, #12]
 80014f4:	edd1 2a03 	vldr	s5, [r1, #12]
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80014f8:	4626      	mov	r6, r4
 80014fa:	f004 0c01 	and.w	ip, r4, #1
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
 80014fe:	ee42 7a22 	vmla.f32	s15, s4, s5
 * @param[out]      *result output result returned here    
 * @return none.    
 */


void arm_dot_prod_f32(
 8001502:	f100 0510 	add.w	r5, r0, #16
 8001506:	f101 0410 	add.w	r4, r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800150a:	2e00      	cmp	r6, #0
 800150c:	d052      	beq.n	80015b4 <arm_dot_prod_f32+0xf4>
 800150e:	f1bc 0f00 	cmp.w	ip, #0
 8001512:	d01b      	beq.n	800154c <arm_dot_prod_f32+0x8c>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
 8001514:	ed95 3a00 	vldr	s6, [r5]
 8001518:	edd4 3a00 	vldr	s7, [r4]
 800151c:	ee43 7a23 	vmla.f32	s15, s6, s7
    sum += (*pSrcA++) * (*pSrcB++);
 8001520:	ed95 4a01 	vldr	s8, [r5, #4]
 8001524:	edd4 4a01 	vldr	s9, [r4, #4]
 8001528:	ee44 7a24 	vmla.f32	s15, s8, s9
    sum += (*pSrcA++) * (*pSrcB++);
 800152c:	ed95 5a02 	vldr	s10, [r5, #8]
 8001530:	edd4 5a02 	vldr	s11, [r4, #8]
 8001534:	ee45 7a25 	vmla.f32	s15, s10, s11
    sum += (*pSrcA++) * (*pSrcB++);
 8001538:	ed95 6a03 	vldr	s12, [r5, #12]
 800153c:	edd4 6a03 	vldr	s13, [r4, #12]
 * @param[out]      *result output result returned here    
 * @return none.    
 */


void arm_dot_prod_f32(
 8001540:	3510      	adds	r5, #16
 8001542:	3410      	adds	r4, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001544:	3e01      	subs	r6, #1
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
 8001546:	ee46 7a26 	vmla.f32	s15, s12, s13
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800154a:	d033      	beq.n	80015b4 <arm_dot_prod_f32+0xf4>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
 800154c:	ed95 0a00 	vldr	s0, [r5]
 8001550:	ed94 7a00 	vldr	s14, [r4]
 8001554:	ee40 7a07 	vmla.f32	s15, s0, s14
    sum += (*pSrcA++) * (*pSrcB++);
 8001558:	edd5 0a01 	vldr	s1, [r5, #4]
 800155c:	ed94 1a01 	vldr	s2, [r4, #4]
 8001560:	ee40 7a81 	vmla.f32	s15, s1, s2
    sum += (*pSrcA++) * (*pSrcB++);
 8001564:	edd5 1a02 	vldr	s3, [r5, #8]
 8001568:	ed94 2a02 	vldr	s4, [r4, #8]
 800156c:	ee41 7a82 	vmla.f32	s15, s3, s4
    sum += (*pSrcA++) * (*pSrcB++);
 8001570:	edd5 2a03 	vldr	s5, [r5, #12]
 8001574:	ed94 3a03 	vldr	s6, [r4, #12]
 8001578:	ee42 7a83 	vmla.f32	s15, s5, s6
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
 800157c:	edd5 3a04 	vldr	s7, [r5, #16]
 8001580:	ed94 4a04 	vldr	s8, [r4, #16]
 8001584:	ee43 7a84 	vmla.f32	s15, s7, s8
    sum += (*pSrcA++) * (*pSrcB++);
 8001588:	edd5 4a05 	vldr	s9, [r5, #20]
 800158c:	ed94 5a05 	vldr	s10, [r4, #20]
 8001590:	ee44 7a85 	vmla.f32	s15, s9, s10
    sum += (*pSrcA++) * (*pSrcB++);
 8001594:	edd5 5a06 	vldr	s11, [r5, #24]
 8001598:	ed94 6a06 	vldr	s12, [r4, #24]
 800159c:	ee45 7a86 	vmla.f32	s15, s11, s12
    sum += (*pSrcA++) * (*pSrcB++);
 80015a0:	edd5 6a07 	vldr	s13, [r5, #28]
 80015a4:	ed94 0a07 	vldr	s0, [r4, #28]
 * @param[out]      *result output result returned here    
 * @return none.    
 */


void arm_dot_prod_f32(
 80015a8:	3520      	adds	r5, #32
 80015aa:	3420      	adds	r4, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80015ac:	3e02      	subs	r6, #2
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
    sum += (*pSrcA++) * (*pSrcB++);
 80015ae:	ee46 7a80 	vmla.f32	s15, s13, s0
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80015b2:	d1cb      	bne.n	800154c <arm_dot_prod_f32+0x8c>
 * @param[out]      *result output result returned here    
 * @return none.    
 */


void arm_dot_prod_f32(
 80015b4:	013f      	lsls	r7, r7, #4
 80015b6:	19c0      	adds	r0, r0, r7
 80015b8:	19c9      	adds	r1, r1, r7
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80015ba:	f012 0203 	ands.w	r2, r2, #3
 80015be:	d026      	beq.n	800160e <arm_dot_prod_f32+0x14e>
 80015c0:	1e54      	subs	r4, r2, #1
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
 80015c2:	edd0 0a00 	vldr	s1, [r0]
 80015c6:	ecb1 7a01 	vldmia	r1!, {s14}
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80015ca:	4622      	mov	r2, r4
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
 80015cc:	ee40 7a87 	vmla.f32	s15, s1, s14
 80015d0:	f004 0401 	and.w	r4, r4, #1
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80015d4:	b1da      	cbz	r2, 800160e <arm_dot_prod_f32+0x14e>
 80015d6:	b14c      	cbz	r4, 80015ec <arm_dot_prod_f32+0x12c>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
 80015d8:	3004      	adds	r0, #4
 80015da:	ed90 1a00 	vldr	s2, [r0]
 80015de:	ecf1 1a01 	vldmia	r1!, {s3}
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80015e2:	3a01      	subs	r2, #1
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
 80015e4:	4604      	mov	r4, r0
 80015e6:	ee41 7a21 	vmla.f32	s15, s2, s3
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 80015ea:	d010      	beq.n	800160e <arm_dot_prod_f32+0x14e>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
 80015ec:	460c      	mov	r4, r1
 80015ee:	ed90 2a01 	vldr	s4, [r0, #4]
 80015f2:	ecf4 2a01 	vldmia	r4!, {s5}
 80015f6:	ee42 7a22 	vmla.f32	s15, s4, s5
 80015fa:	ed91 3a01 	vldr	s6, [r1, #4]
 80015fe:	edd0 3a02 	vldr	s7, [r0, #8]
 8001602:	1d21      	adds	r1, r4, #4
 8001604:	3008      	adds	r0, #8
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 8001606:	3a02      	subs	r2, #2
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
 8001608:	ee43 7a83 	vmla.f32	s15, s7, s6
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 800160c:	d1ee      	bne.n	80015ec <arm_dot_prod_f32+0x12c>

    /* Decrement the loop counter */
    blkCnt--;
  }
  /* Store the result back in the destination buffer */
  *result = sum;
 800160e:	edc3 7a00 	vstr	s15, [r3]
}
 8001612:	bcf0      	pop	{r4, r5, r6, r7}
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	00000000 	.word	0x00000000

0800161c <arm_mult_f32>:
void arm_mult_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize)
{
 800161c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  /* loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001620:	ea5f 0893 	movs.w	r8, r3, lsr #2
 8001624:	f000 80a5 	beq.w	8001772 <arm_mult_f32+0x156>
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001628:	edd1 7a00 	vldr	s15, [r1]
 800162c:	ed90 7a00 	vldr	s14, [r0]
 8001630:	ee27 0a27 	vmul.f32	s0, s14, s15

    /* read sample from sourceA */
    inA3 = *(pSrcA + 2);
 8001634:	edd0 5a02 	vldr	s11, [r0, #8]
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);
 8001638:	edd1 0a02 	vldr	s1, [r1, #8]

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 800163c:	ed90 5a01 	vldr	s10, [r0, #4]
 8001640:	edd1 6a01 	vldr	s13, [r1, #4]

    /* read sample from sourceA */
    inA4 = *(pSrcA + 3);
 8001644:	ed90 6a03 	vldr	s12, [r0, #12]

    /* store result to destination buffer */
    *pDst = out1;
 8001648:	ed82 0a00 	vstr	s0, [r2]

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);
 800164c:	ed91 1a03 	vldr	s2, [r1, #12]
 8001650:	f108 35ff 	add.w	r5, r8, #4294967295
    inA3 = *(pSrcA + 2);
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 8001654:	ee65 1a26 	vmul.f32	s3, s10, s13

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;
 8001658:	ee25 2aa0 	vmul.f32	s4, s11, s1

    /* store result to destination buffer */
    *(pDst + 1) = out2;

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
 800165c:	ee66 2a01 	vmul.f32	s5, s12, s2
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001660:	4606      	mov	r6, r0
  /* loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001662:	46ac      	mov	ip, r5
 8001664:	f005 0701 	and.w	r7, r5, #1
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001668:	3610      	adds	r6, #16

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;

    /* store result to destination buffer */
    *(pDst + 1) = out2;
 800166a:	edc2 1a01 	vstr	s3, [r2, #4]

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
    /* store result to destination buffer */
    *(pDst + 2) = out3;
 800166e:	ed82 2a02 	vstr	s4, [r2, #8]
    /* store result to destination buffer */
    *(pDst + 3) = out4;
 8001672:	edc2 2a03 	vstr	s5, [r2, #12]


    /* update pointers to process next samples */
    pSrcA += 4u;
    pSrcB += 4u;
 8001676:	f101 0510 	add.w	r5, r1, #16
    pDst += 4u;
 800167a:	f102 0410 	add.w	r4, r2, #16
  /* loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800167e:	f1bc 0f00 	cmp.w	ip, #0
 8001682:	d071      	beq.n	8001768 <arm_mult_f32+0x14c>
 8001684:	b337      	cbz	r7, 80016d4 <arm_mult_f32+0xb8>
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001686:	46b1      	mov	r9, r6
 8001688:	edd5 4a00 	vldr	s9, [r5]
 800168c:	edd9 7a00 	vldr	s15, [r9]
 8001690:	ee27 0aa4 	vmul.f32	s0, s15, s9

    /* read sample from sourceA */
    inA3 = *(pSrcA + 2);
 8001694:	ed96 3a02 	vldr	s6, [r6, #8]
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 8001698:	edd6 3a01 	vldr	s7, [r6, #4]

    /* read sample from sourceA */
    inA4 = *(pSrcA + 3);
 800169c:	ed96 4a03 	vldr	s8, [r6, #12]
    out1 = inA1 * inB1;

    /* read sample from sourceA */
    inA3 = *(pSrcA + 2);
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);
 80016a0:	ed95 7a02 	vldr	s14, [r5, #8]

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 80016a4:	edd5 5a01 	vldr	s11, [r5, #4]

    /* read sample from sourceA */
    inA4 = *(pSrcA + 3);

    /* store result to destination buffer */
    *pDst = out1;
 80016a8:	ed84 0a00 	vstr	s0, [r4]

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);
 80016ac:	edd5 0a03 	vldr	s1, [r5, #12]
    inA3 = *(pSrcA + 2);
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 80016b0:	ee23 5aa5 	vmul.f32	s10, s7, s11

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;
 80016b4:	ee63 6a07 	vmul.f32	s13, s6, s14

    /* store result to destination buffer */
    *(pDst + 1) = out2;

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
 80016b8:	ee24 6a20 	vmul.f32	s12, s8, s1
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 80016bc:	3610      	adds	r6, #16

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;

    /* store result to destination buffer */
    *(pDst + 1) = out2;
 80016be:	ed84 5a01 	vstr	s10, [r4, #4]

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
    /* store result to destination buffer */
    *(pDst + 2) = out3;
 80016c2:	edc4 6a02 	vstr	s13, [r4, #8]
    /* store result to destination buffer */
    *(pDst + 3) = out4;
 80016c6:	ed84 6a03 	vstr	s12, [r4, #12]


    /* update pointers to process next samples */
    pSrcA += 4u;
    pSrcB += 4u;
 80016ca:	3510      	adds	r5, #16
    pDst += 4u;
 80016cc:	3410      	adds	r4, #16
  /* loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80016ce:	f1bc 0c01 	subs.w	ip, ip, #1
 80016d2:	d049      	beq.n	8001768 <arm_mult_f32+0x14c>
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 80016d4:	ed95 1a00 	vldr	s2, [r5]
 80016d8:	edd6 1a00 	vldr	s3, [r6]
 80016dc:	ee21 2a81 	vmul.f32	s4, s3, s2

    /* read sample from sourceA */
    inA3 = *(pSrcA + 2);
 80016e0:	edd6 2a02 	vldr	s5, [r6, #8]
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);
 80016e4:	ed95 3a02 	vldr	s6, [r5, #8]

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 80016e8:	edd6 3a01 	vldr	s7, [r6, #4]
 80016ec:	ed95 4a01 	vldr	s8, [r5, #4]

    /* read sample from sourceA */
    inA4 = *(pSrcA + 3);
 80016f0:	edd6 4a03 	vldr	s9, [r6, #12]

    /* store result to destination buffer */
    *pDst = out1;
 80016f4:	ed84 2a00 	vstr	s4, [r4]

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);
 80016f8:	edd5 7a03 	vldr	s15, [r5, #12]
    inA3 = *(pSrcA + 2);
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 80016fc:	ee23 0a84 	vmul.f32	s0, s7, s8

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;
 8001700:	ee22 7a83 	vmul.f32	s14, s5, s6

    /* store result to destination buffer */
    *(pDst + 1) = out2;

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
 8001704:	ee64 5aa7 	vmul.f32	s11, s9, s15

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;

    /* store result to destination buffer */
    *(pDst + 1) = out2;
 8001708:	ed84 0a01 	vstr	s0, [r4, #4]

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
    /* store result to destination buffer */
    *(pDst + 2) = out3;
 800170c:	ed84 7a02 	vstr	s14, [r4, #8]
    /* store result to destination buffer */
    *(pDst + 3) = out4;
 8001710:	edc4 5a03 	vstr	s11, [r4, #12]
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001714:	edd6 0a04 	vldr	s1, [r6, #16]
 8001718:	ed95 5a04 	vldr	s10, [r5, #16]
 800171c:	ee20 1a85 	vmul.f32	s2, s1, s10

    /* read sample from sourceA */
    inA3 = *(pSrcA + 2);
 8001720:	edd6 1a06 	vldr	s3, [r6, #24]
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);
 8001724:	ed95 2a06 	vldr	s4, [r5, #24]

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 8001728:	edd6 2a05 	vldr	s5, [r6, #20]
 800172c:	edd5 6a05 	vldr	s13, [r5, #20]

    /* read sample from sourceA */
    inA4 = *(pSrcA + 3);
 8001730:	ed96 6a07 	vldr	s12, [r6, #28]

    /* store result to destination buffer */
    *pDst = out1;
 8001734:	ed84 1a04 	vstr	s2, [r4, #16]

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);
 8001738:	ed95 3a07 	vldr	s6, [r5, #28]
    inA3 = *(pSrcA + 2);
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 800173c:	ee62 3aa6 	vmul.f32	s7, s5, s13

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;
 8001740:	ee21 4a82 	vmul.f32	s8, s3, s4

    /* store result to destination buffer */
    *(pDst + 1) = out2;

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
 8001744:	ee66 4a03 	vmul.f32	s9, s12, s6
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001748:	4637      	mov	r7, r6

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;

    /* store result to destination buffer */
    *(pDst + 1) = out2;
 800174a:	edc4 3a05 	vstr	s7, [r4, #20]

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
    /* store result to destination buffer */
    *(pDst + 2) = out3;
 800174e:	ed84 4a06 	vstr	s8, [r4, #24]
    /* store result to destination buffer */
    *(pDst + 3) = out4;
 8001752:	edc4 4a07 	vstr	s9, [r4, #28]
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001756:	3710      	adds	r7, #16
    *(pDst + 3) = out4;


    /* update pointers to process next samples */
    pSrcA += 4u;
    pSrcB += 4u;
 8001758:	3520      	adds	r5, #32
    pDst += 4u;
 800175a:	3420      	adds	r4, #32
  /* loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800175c:	f1bc 0c02 	subs.w	ip, ip, #2
    inA2 = *(pSrcA + 1);
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8001760:	46b1      	mov	r9, r6
    /* store result to destination buffer */
    *(pDst + 3) = out4;


    /* update pointers to process next samples */
    pSrcA += 4u;
 8001762:	f106 0620 	add.w	r6, r6, #32
  /* loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001766:	d1b5      	bne.n	80016d4 <arm_mult_f32+0xb8>
 * @param[out]      *pDst points to the output vector        
 * @param[in]       blockSize number of samples in each vector        
 * @return none.        
 */

void arm_mult_f32(
 8001768:	ea4f 1408 	mov.w	r4, r8, lsl #4
 800176c:	1900      	adds	r0, r0, r4
 800176e:	1909      	adds	r1, r1, r4
 8001770:	1912      	adds	r2, r2, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001772:	f013 0303 	ands.w	r3, r3, #3
 8001776:	d031      	beq.n	80017dc <arm_mult_f32+0x1c0>
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 8001778:	ed90 0a00 	vldr	s0, [r0]
 800177c:	edd1 7a00 	vldr	s15, [r1]
 8001780:	1e5c      	subs	r4, r3, #1
 8001782:	ee20 7a27 	vmul.f32	s14, s0, s15
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001786:	4623      	mov	r3, r4
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 8001788:	eca2 7a01 	vstmia	r2!, {s14}
 800178c:	f004 0401 	and.w	r4, r4, #1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001790:	b323      	cbz	r3, 80017dc <arm_mult_f32+0x1c0>
 8001792:	b16c      	cbz	r4, 80017b0 <arm_mult_f32+0x194>
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 8001794:	3004      	adds	r0, #4
 8001796:	3104      	adds	r1, #4
 8001798:	edd0 5a00 	vldr	s11, [r0]
 800179c:	edd1 0a00 	vldr	s1, [r1]
 80017a0:	ee25 5aa0 	vmul.f32	s10, s11, s1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80017a4:	3b01      	subs	r3, #1
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 80017a6:	4604      	mov	r4, r0
 80017a8:	460f      	mov	r7, r1
 80017aa:	eca2 5a01 	vstmia	r2!, {s10}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80017ae:	d015      	beq.n	80017dc <arm_mult_f32+0x1c0>
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 80017b0:	ed90 1a01 	vldr	s2, [r0, #4]
 80017b4:	edd1 1a01 	vldr	s3, [r1, #4]
 80017b8:	ee21 2a21 	vmul.f32	s4, s2, s3
 80017bc:	4614      	mov	r4, r2
 80017be:	eca4 2a01 	vstmia	r4!, {s4}
 80017c2:	edd0 2a02 	vldr	s5, [r0, #8]
 80017c6:	edd1 6a02 	vldr	s13, [r1, #8]
 80017ca:	ee22 6aa6 	vmul.f32	s12, s5, s13
 80017ce:	3008      	adds	r0, #8
 80017d0:	ed82 6a01 	vstr	s12, [r2, #4]
 80017d4:	3108      	adds	r1, #8
 80017d6:	1d22      	adds	r2, r4, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80017d8:	3b02      	subs	r3, #2
 80017da:	d1e9      	bne.n	80017b0 <arm_mult_f32+0x194>
    *pDst++ = (*pSrcA++) * (*pSrcB++);

    /* Decrement the blockSize loop counter */
    blkCnt--;
  }
}
 80017dc:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop

080017e4 <arm_sub_f32>:
void arm_sub_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize)
{
 80017e4:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80017e8:	ea5f 0a93 	movs.w	sl, r3, lsr #2
 80017ec:	f000 80a8 	beq.w	8001940 <arm_sub_f32+0x15c>
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 80017f0:	edd0 4a01 	vldr	s9, [r0, #4]
    inB2 = *(pSrcB + 1);
 80017f4:	edd1 6a01 	vldr	s13, [r1, #4]
    inA3 = *(pSrcA + 2);
 80017f8:	ed90 5a02 	vldr	s10, [r0, #8]
    inB3 = *(pSrcB + 2);
 80017fc:	ed91 7a02 	vldr	s14, [r1, #8]
    inA4 = *(pSrcA + 3);
 8001800:	edd0 5a03 	vldr	s11, [r0, #12]
    inB4 = *(pSrcB + 3);
 8001804:	edd1 7a03 	vldr	s15, [r1, #12]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8001808:	ed90 4a00 	vldr	s8, [r0]
 800180c:	ed91 6a00 	vldr	s12, [r1]
 8001810:	f10a 34ff 	add.w	r4, sl, #4294967295
 8001814:	ee34 0a46 	vsub.f32	s0, s8, s12
    *(pDst + 1) = inA2 - inB2;
 8001818:	ee74 0ae6 	vsub.f32	s1, s9, s13
    *(pDst + 2) = inA3 - inB3;
 800181c:	ee35 1a47 	vsub.f32	s2, s10, s14
    *(pDst + 3) = inA4 - inB4;
 8001820:	ee75 1ae7 	vsub.f32	s3, s11, s15
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8001824:	4606      	mov	r6, r0
 8001826:	460d      	mov	r5, r1
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001828:	46a1      	mov	r9, r4
 800182a:	f004 0701 	and.w	r7, r4, #1
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 800182e:	3610      	adds	r6, #16
 8001830:	3510      	adds	r5, #16
 8001832:	ed82 0a00 	vstr	s0, [r2]
    *(pDst + 1) = inA2 - inB2;
 8001836:	edc2 0a01 	vstr	s1, [r2, #4]
    *(pDst + 2) = inA3 - inB3;
 800183a:	ed82 1a02 	vstr	s2, [r2, #8]
    *(pDst + 3) = inA4 - inB4;
 800183e:	edc2 1a03 	vstr	s3, [r2, #12]


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8001842:	f102 0410 	add.w	r4, r2, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001846:	f1b9 0f00 	cmp.w	r9, #0
 800184a:	d074      	beq.n	8001936 <arm_sub_f32+0x152>
 800184c:	b33f      	cbz	r7, 800189e <arm_sub_f32+0xba>
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 800184e:	46b0      	mov	r8, r6
 8001850:	462f      	mov	r7, r5
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 8001852:	ed96 2a01 	vldr	s4, [r6, #4]
    inB2 = *(pSrcB + 1);
 8001856:	edd5 2a01 	vldr	s5, [r5, #4]
    inA3 = *(pSrcA + 2);
 800185a:	ed96 3a02 	vldr	s6, [r6, #8]
    inB3 = *(pSrcB + 2);
 800185e:	edd5 3a02 	vldr	s7, [r5, #8]
    inA4 = *(pSrcA + 3);
 8001862:	ed96 5a03 	vldr	s10, [r6, #12]
    inB4 = *(pSrcB + 3);
 8001866:	edd5 5a03 	vldr	s11, [r5, #12]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 800186a:	edd8 4a00 	vldr	s9, [r8]
 800186e:	ed97 7a00 	vldr	s14, [r7]
    *(pDst + 1) = inA2 - inB2;
 8001872:	ee72 6a62 	vsub.f32	s13, s4, s5
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8001876:	ee34 4ac7 	vsub.f32	s8, s9, s14
    *(pDst + 1) = inA2 - inB2;
    *(pDst + 2) = inA3 - inB3;
 800187a:	ee33 6a63 	vsub.f32	s12, s6, s7
    *(pDst + 3) = inA4 - inB4;
 800187e:	ee75 7a65 	vsub.f32	s15, s10, s11
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8001882:	3610      	adds	r6, #16
 8001884:	3510      	adds	r5, #16
 8001886:	ed84 4a00 	vstr	s8, [r4]
    *(pDst + 1) = inA2 - inB2;
 800188a:	edc4 6a01 	vstr	s13, [r4, #4]
    *(pDst + 2) = inA3 - inB3;
 800188e:	ed84 6a02 	vstr	s12, [r4, #8]
    *(pDst + 3) = inA4 - inB4;
 8001892:	edc4 7a03 	vstr	s15, [r4, #12]


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8001896:	3410      	adds	r4, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001898:	f1b9 0901 	subs.w	r9, r9, #1
 800189c:	d04b      	beq.n	8001936 <arm_sub_f32+0x152>
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 800189e:	ed96 0a00 	vldr	s0, [r6]
 80018a2:	edd5 0a00 	vldr	s1, [r5]
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 80018a6:	ed96 1a01 	vldr	s2, [r6, #4]
    inB2 = *(pSrcB + 1);
 80018aa:	edd5 1a01 	vldr	s3, [r5, #4]
    inA3 = *(pSrcA + 2);
 80018ae:	ed96 2a02 	vldr	s4, [r6, #8]
    inB3 = *(pSrcB + 2);
 80018b2:	edd5 2a02 	vldr	s5, [r5, #8]
    inA4 = *(pSrcA + 3);
 80018b6:	ed96 3a03 	vldr	s6, [r6, #12]
    inB4 = *(pSrcB + 3);
 80018ba:	edd5 3a03 	vldr	s7, [r5, #12]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 80018be:	ee30 5a60 	vsub.f32	s10, s0, s1
    *(pDst + 1) = inA2 - inB2;
 80018c2:	ee71 5a61 	vsub.f32	s11, s2, s3
    *(pDst + 2) = inA3 - inB3;
 80018c6:	ee72 4a62 	vsub.f32	s9, s4, s5
    *(pDst + 3) = inA4 - inB4;
 80018ca:	ee33 7a63 	vsub.f32	s14, s6, s7
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 80018ce:	ed84 5a00 	vstr	s10, [r4]
    *(pDst + 1) = inA2 - inB2;
 80018d2:	edc4 5a01 	vstr	s11, [r4, #4]
    *(pDst + 2) = inA3 - inB3;
 80018d6:	edc4 4a02 	vstr	s9, [r4, #8]
    *(pDst + 3) = inA4 - inB4;
 80018da:	ed84 7a03 	vstr	s14, [r4, #12]
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 80018de:	ed96 4a04 	vldr	s8, [r6, #16]
 80018e2:	ed95 6a04 	vldr	s12, [r5, #16]
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    /* Read 4 input samples from sourceA and sourceB */
    inA1 = *pSrcA;
    inB1 = *pSrcB;
    inA2 = *(pSrcA + 1);
 80018e6:	ed96 0a05 	vldr	s0, [r6, #20]
    inB2 = *(pSrcB + 1);
 80018ea:	edd5 6a05 	vldr	s13, [r5, #20]
    inA3 = *(pSrcA + 2);
 80018ee:	edd6 0a06 	vldr	s1, [r6, #24]
    inB3 = *(pSrcB + 2);
 80018f2:	ed95 1a06 	vldr	s2, [r5, #24]
    inA4 = *(pSrcA + 3);
 80018f6:	edd6 1a07 	vldr	s3, [r6, #28]
    inB4 = *(pSrcB + 3);
 80018fa:	edd5 7a07 	vldr	s15, [r5, #28]

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 80018fe:	ee34 2a46 	vsub.f32	s4, s8, s12
    *(pDst + 1) = inA2 - inB2;
 8001902:	ee70 2a66 	vsub.f32	s5, s0, s13
    *(pDst + 2) = inA3 - inB3;
 8001906:	ee30 3ac1 	vsub.f32	s6, s1, s2
    *(pDst + 3) = inA4 - inB4;
 800190a:	ee71 3ae7 	vsub.f32	s7, s3, s15
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 800190e:	462f      	mov	r7, r5


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8001910:	f104 0810 	add.w	r8, r4, #16
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8001914:	ed84 2a04 	vstr	s4, [r4, #16]
    *(pDst + 1) = inA2 - inB2;
 8001918:	edc4 2a05 	vstr	s5, [r4, #20]
    *(pDst + 2) = inA3 - inB3;
 800191c:	ed84 3a06 	vstr	s6, [r4, #24]
    *(pDst + 3) = inA4 - inB4;
 8001920:	edc4 3a07 	vstr	s7, [r4, #28]
    inA4 = *(pSrcA + 3);
    inB4 = *(pSrcB + 3);

    /* dst = srcA - srcB */
    /* subtract and store the result */
    *pDst = inA1 - inB1;
 8001924:	3710      	adds	r7, #16


    /* Update pointers to process next sampels */
    pSrcA += 4u;
    pSrcB += 4u;
    pDst += 4u;
 8001926:	3420      	adds	r4, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001928:	f1b9 0902 	subs.w	r9, r9, #2
    *(pDst + 2) = inA3 - inB3;
    *(pDst + 3) = inA4 - inB4;


    /* Update pointers to process next sampels */
    pSrcA += 4u;
 800192c:	f106 0620 	add.w	r6, r6, #32
    pSrcB += 4u;
 8001930:	f105 0520 	add.w	r5, r5, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001934:	d1b3      	bne.n	800189e <arm_sub_f32+0xba>
 * @param[out]      *pDst points to the output vector        
 * @param[in]       blockSize number of samples in each vector        
 * @return none.        
 */

void arm_sub_f32(
 8001936:	ea4f 140a 	mov.w	r4, sl, lsl #4
 800193a:	1900      	adds	r0, r0, r4
 800193c:	1909      	adds	r1, r1, r4
 800193e:	1912      	adds	r2, r2, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001940:	f013 0303 	ands.w	r3, r3, #3
 8001944:	d031      	beq.n	80019aa <arm_sub_f32+0x1c6>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8001946:	ed90 5a00 	vldr	s10, [r0]
 800194a:	edd1 5a00 	vldr	s11, [r1]
 800194e:	1e5c      	subs	r4, r3, #1
 8001950:	ee75 4a65 	vsub.f32	s9, s10, s11
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001954:	4623      	mov	r3, r4
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8001956:	ece2 4a01 	vstmia	r2!, {s9}
 800195a:	f004 0401 	and.w	r4, r4, #1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800195e:	b323      	cbz	r3, 80019aa <arm_sub_f32+0x1c6>
 8001960:	b16c      	cbz	r4, 800197e <arm_sub_f32+0x19a>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8001962:	3004      	adds	r0, #4
 8001964:	3104      	adds	r1, #4
 8001966:	ed90 7a00 	vldr	s14, [r0]
 800196a:	ed91 4a00 	vldr	s8, [r1]
 800196e:	ee37 6a44 	vsub.f32	s12, s14, s8
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001972:	3b01      	subs	r3, #1
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 8001974:	4604      	mov	r4, r0
 8001976:	460f      	mov	r7, r1
 8001978:	eca2 6a01 	vstmia	r2!, {s12}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800197c:	d015      	beq.n	80019aa <arm_sub_f32+0x1c6>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 800197e:	ed90 0a01 	vldr	s0, [r0, #4]
 8001982:	edd1 6a01 	vldr	s13, [r1, #4]
 8001986:	ee70 0a66 	vsub.f32	s1, s0, s13
 800198a:	4614      	mov	r4, r2
 800198c:	ece4 0a01 	vstmia	r4!, {s1}
 8001990:	ed90 1a02 	vldr	s2, [r0, #8]
 8001994:	edd1 1a02 	vldr	s3, [r1, #8]
 8001998:	ee71 7a61 	vsub.f32	s15, s2, s3
 800199c:	3008      	adds	r0, #8
 800199e:	edc2 7a01 	vstr	s15, [r2, #4]
 80019a2:	3108      	adds	r1, #8
 80019a4:	1d22      	adds	r2, r4, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80019a6:	3b02      	subs	r3, #2
 80019a8:	d1e9      	bne.n	800197e <arm_sub_f32+0x19a>
    *pDst++ = (*pSrcA++) - (*pSrcB++);

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 80019aa:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80019ae:	4770      	bx	lr

080019b0 <__aeabi_drsub>:
 80019b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80019b4:	e002      	b.n	80019bc <__adddf3>
 80019b6:	bf00      	nop

080019b8 <__aeabi_dsub>:
 80019b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080019bc <__adddf3>:
 80019bc:	b530      	push	{r4, r5, lr}
 80019be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80019c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80019c6:	ea94 0f05 	teq	r4, r5
 80019ca:	bf08      	it	eq
 80019cc:	ea90 0f02 	teqeq	r0, r2
 80019d0:	bf1f      	itttt	ne
 80019d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80019d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80019da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80019de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80019e2:	f000 80e2 	beq.w	8001baa <__adddf3+0x1ee>
 80019e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80019ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80019ee:	bfb8      	it	lt
 80019f0:	426d      	neglt	r5, r5
 80019f2:	dd0c      	ble.n	8001a0e <__adddf3+0x52>
 80019f4:	442c      	add	r4, r5
 80019f6:	ea80 0202 	eor.w	r2, r0, r2
 80019fa:	ea81 0303 	eor.w	r3, r1, r3
 80019fe:	ea82 0000 	eor.w	r0, r2, r0
 8001a02:	ea83 0101 	eor.w	r1, r3, r1
 8001a06:	ea80 0202 	eor.w	r2, r0, r2
 8001a0a:	ea81 0303 	eor.w	r3, r1, r3
 8001a0e:	2d36      	cmp	r5, #54	; 0x36
 8001a10:	bf88      	it	hi
 8001a12:	bd30      	pophi	{r4, r5, pc}
 8001a14:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8001a18:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8001a1c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8001a20:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8001a24:	d002      	beq.n	8001a2c <__adddf3+0x70>
 8001a26:	4240      	negs	r0, r0
 8001a28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001a2c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8001a30:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001a34:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8001a38:	d002      	beq.n	8001a40 <__adddf3+0x84>
 8001a3a:	4252      	negs	r2, r2
 8001a3c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001a40:	ea94 0f05 	teq	r4, r5
 8001a44:	f000 80a7 	beq.w	8001b96 <__adddf3+0x1da>
 8001a48:	f1a4 0401 	sub.w	r4, r4, #1
 8001a4c:	f1d5 0e20 	rsbs	lr, r5, #32
 8001a50:	db0d      	blt.n	8001a6e <__adddf3+0xb2>
 8001a52:	fa02 fc0e 	lsl.w	ip, r2, lr
 8001a56:	fa22 f205 	lsr.w	r2, r2, r5
 8001a5a:	1880      	adds	r0, r0, r2
 8001a5c:	f141 0100 	adc.w	r1, r1, #0
 8001a60:	fa03 f20e 	lsl.w	r2, r3, lr
 8001a64:	1880      	adds	r0, r0, r2
 8001a66:	fa43 f305 	asr.w	r3, r3, r5
 8001a6a:	4159      	adcs	r1, r3
 8001a6c:	e00e      	b.n	8001a8c <__adddf3+0xd0>
 8001a6e:	f1a5 0520 	sub.w	r5, r5, #32
 8001a72:	f10e 0e20 	add.w	lr, lr, #32
 8001a76:	2a01      	cmp	r2, #1
 8001a78:	fa03 fc0e 	lsl.w	ip, r3, lr
 8001a7c:	bf28      	it	cs
 8001a7e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8001a82:	fa43 f305 	asr.w	r3, r3, r5
 8001a86:	18c0      	adds	r0, r0, r3
 8001a88:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8001a8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8001a90:	d507      	bpl.n	8001aa2 <__adddf3+0xe6>
 8001a92:	f04f 0e00 	mov.w	lr, #0
 8001a96:	f1dc 0c00 	rsbs	ip, ip, #0
 8001a9a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8001a9e:	eb6e 0101 	sbc.w	r1, lr, r1
 8001aa2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8001aa6:	d31b      	bcc.n	8001ae0 <__adddf3+0x124>
 8001aa8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8001aac:	d30c      	bcc.n	8001ac8 <__adddf3+0x10c>
 8001aae:	0849      	lsrs	r1, r1, #1
 8001ab0:	ea5f 0030 	movs.w	r0, r0, rrx
 8001ab4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8001ab8:	f104 0401 	add.w	r4, r4, #1
 8001abc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001ac0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8001ac4:	f080 809a 	bcs.w	8001bfc <__adddf3+0x240>
 8001ac8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8001acc:	bf08      	it	eq
 8001ace:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001ad2:	f150 0000 	adcs.w	r0, r0, #0
 8001ad6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8001ada:	ea41 0105 	orr.w	r1, r1, r5
 8001ade:	bd30      	pop	{r4, r5, pc}
 8001ae0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8001ae4:	4140      	adcs	r0, r0
 8001ae6:	eb41 0101 	adc.w	r1, r1, r1
 8001aea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001aee:	f1a4 0401 	sub.w	r4, r4, #1
 8001af2:	d1e9      	bne.n	8001ac8 <__adddf3+0x10c>
 8001af4:	f091 0f00 	teq	r1, #0
 8001af8:	bf04      	itt	eq
 8001afa:	4601      	moveq	r1, r0
 8001afc:	2000      	moveq	r0, #0
 8001afe:	fab1 f381 	clz	r3, r1
 8001b02:	bf08      	it	eq
 8001b04:	3320      	addeq	r3, #32
 8001b06:	f1a3 030b 	sub.w	r3, r3, #11
 8001b0a:	f1b3 0220 	subs.w	r2, r3, #32
 8001b0e:	da0c      	bge.n	8001b2a <__adddf3+0x16e>
 8001b10:	320c      	adds	r2, #12
 8001b12:	dd08      	ble.n	8001b26 <__adddf3+0x16a>
 8001b14:	f102 0c14 	add.w	ip, r2, #20
 8001b18:	f1c2 020c 	rsb	r2, r2, #12
 8001b1c:	fa01 f00c 	lsl.w	r0, r1, ip
 8001b20:	fa21 f102 	lsr.w	r1, r1, r2
 8001b24:	e00c      	b.n	8001b40 <__adddf3+0x184>
 8001b26:	f102 0214 	add.w	r2, r2, #20
 8001b2a:	bfd8      	it	le
 8001b2c:	f1c2 0c20 	rsble	ip, r2, #32
 8001b30:	fa01 f102 	lsl.w	r1, r1, r2
 8001b34:	fa20 fc0c 	lsr.w	ip, r0, ip
 8001b38:	bfdc      	itt	le
 8001b3a:	ea41 010c 	orrle.w	r1, r1, ip
 8001b3e:	4090      	lslle	r0, r2
 8001b40:	1ae4      	subs	r4, r4, r3
 8001b42:	bfa2      	ittt	ge
 8001b44:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8001b48:	4329      	orrge	r1, r5
 8001b4a:	bd30      	popge	{r4, r5, pc}
 8001b4c:	ea6f 0404 	mvn.w	r4, r4
 8001b50:	3c1f      	subs	r4, #31
 8001b52:	da1c      	bge.n	8001b8e <__adddf3+0x1d2>
 8001b54:	340c      	adds	r4, #12
 8001b56:	dc0e      	bgt.n	8001b76 <__adddf3+0x1ba>
 8001b58:	f104 0414 	add.w	r4, r4, #20
 8001b5c:	f1c4 0220 	rsb	r2, r4, #32
 8001b60:	fa20 f004 	lsr.w	r0, r0, r4
 8001b64:	fa01 f302 	lsl.w	r3, r1, r2
 8001b68:	ea40 0003 	orr.w	r0, r0, r3
 8001b6c:	fa21 f304 	lsr.w	r3, r1, r4
 8001b70:	ea45 0103 	orr.w	r1, r5, r3
 8001b74:	bd30      	pop	{r4, r5, pc}
 8001b76:	f1c4 040c 	rsb	r4, r4, #12
 8001b7a:	f1c4 0220 	rsb	r2, r4, #32
 8001b7e:	fa20 f002 	lsr.w	r0, r0, r2
 8001b82:	fa01 f304 	lsl.w	r3, r1, r4
 8001b86:	ea40 0003 	orr.w	r0, r0, r3
 8001b8a:	4629      	mov	r1, r5
 8001b8c:	bd30      	pop	{r4, r5, pc}
 8001b8e:	fa21 f004 	lsr.w	r0, r1, r4
 8001b92:	4629      	mov	r1, r5
 8001b94:	bd30      	pop	{r4, r5, pc}
 8001b96:	f094 0f00 	teq	r4, #0
 8001b9a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8001b9e:	bf06      	itte	eq
 8001ba0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8001ba4:	3401      	addeq	r4, #1
 8001ba6:	3d01      	subne	r5, #1
 8001ba8:	e74e      	b.n	8001a48 <__adddf3+0x8c>
 8001baa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8001bae:	bf18      	it	ne
 8001bb0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001bb4:	d029      	beq.n	8001c0a <__adddf3+0x24e>
 8001bb6:	ea94 0f05 	teq	r4, r5
 8001bba:	bf08      	it	eq
 8001bbc:	ea90 0f02 	teqeq	r0, r2
 8001bc0:	d005      	beq.n	8001bce <__adddf3+0x212>
 8001bc2:	ea54 0c00 	orrs.w	ip, r4, r0
 8001bc6:	bf04      	itt	eq
 8001bc8:	4619      	moveq	r1, r3
 8001bca:	4610      	moveq	r0, r2
 8001bcc:	bd30      	pop	{r4, r5, pc}
 8001bce:	ea91 0f03 	teq	r1, r3
 8001bd2:	bf1e      	ittt	ne
 8001bd4:	2100      	movne	r1, #0
 8001bd6:	2000      	movne	r0, #0
 8001bd8:	bd30      	popne	{r4, r5, pc}
 8001bda:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8001bde:	d105      	bne.n	8001bec <__adddf3+0x230>
 8001be0:	0040      	lsls	r0, r0, #1
 8001be2:	4149      	adcs	r1, r1
 8001be4:	bf28      	it	cs
 8001be6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8001bea:	bd30      	pop	{r4, r5, pc}
 8001bec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8001bf0:	bf3c      	itt	cc
 8001bf2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8001bf6:	bd30      	popcc	{r4, r5, pc}
 8001bf8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8001bfc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8001c00:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001c04:	f04f 0000 	mov.w	r0, #0
 8001c08:	bd30      	pop	{r4, r5, pc}
 8001c0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8001c0e:	bf1a      	itte	ne
 8001c10:	4619      	movne	r1, r3
 8001c12:	4610      	movne	r0, r2
 8001c14:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8001c18:	bf1c      	itt	ne
 8001c1a:	460b      	movne	r3, r1
 8001c1c:	4602      	movne	r2, r0
 8001c1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001c22:	bf06      	itte	eq
 8001c24:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8001c28:	ea91 0f03 	teqeq	r1, r3
 8001c2c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8001c30:	bd30      	pop	{r4, r5, pc}
 8001c32:	bf00      	nop

08001c34 <__aeabi_ui2d>:
 8001c34:	f090 0f00 	teq	r0, #0
 8001c38:	bf04      	itt	eq
 8001c3a:	2100      	moveq	r1, #0
 8001c3c:	4770      	bxeq	lr
 8001c3e:	b530      	push	{r4, r5, lr}
 8001c40:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001c44:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8001c48:	f04f 0500 	mov.w	r5, #0
 8001c4c:	f04f 0100 	mov.w	r1, #0
 8001c50:	e750      	b.n	8001af4 <__adddf3+0x138>
 8001c52:	bf00      	nop

08001c54 <__aeabi_i2d>:
 8001c54:	f090 0f00 	teq	r0, #0
 8001c58:	bf04      	itt	eq
 8001c5a:	2100      	moveq	r1, #0
 8001c5c:	4770      	bxeq	lr
 8001c5e:	b530      	push	{r4, r5, lr}
 8001c60:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001c64:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8001c68:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8001c6c:	bf48      	it	mi
 8001c6e:	4240      	negmi	r0, r0
 8001c70:	f04f 0100 	mov.w	r1, #0
 8001c74:	e73e      	b.n	8001af4 <__adddf3+0x138>
 8001c76:	bf00      	nop

08001c78 <__aeabi_f2d>:
 8001c78:	0042      	lsls	r2, r0, #1
 8001c7a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8001c7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8001c82:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8001c86:	bf1f      	itttt	ne
 8001c88:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8001c8c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8001c90:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8001c94:	4770      	bxne	lr
 8001c96:	f092 0f00 	teq	r2, #0
 8001c9a:	bf14      	ite	ne
 8001c9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8001ca0:	4770      	bxeq	lr
 8001ca2:	b530      	push	{r4, r5, lr}
 8001ca4:	f44f 7460 	mov.w	r4, #896	; 0x380
 8001ca8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8001cac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8001cb0:	e720      	b.n	8001af4 <__adddf3+0x138>
 8001cb2:	bf00      	nop

08001cb4 <__aeabi_ul2d>:
 8001cb4:	ea50 0201 	orrs.w	r2, r0, r1
 8001cb8:	bf08      	it	eq
 8001cba:	4770      	bxeq	lr
 8001cbc:	b530      	push	{r4, r5, lr}
 8001cbe:	f04f 0500 	mov.w	r5, #0
 8001cc2:	e00a      	b.n	8001cda <__aeabi_l2d+0x16>

08001cc4 <__aeabi_l2d>:
 8001cc4:	ea50 0201 	orrs.w	r2, r0, r1
 8001cc8:	bf08      	it	eq
 8001cca:	4770      	bxeq	lr
 8001ccc:	b530      	push	{r4, r5, lr}
 8001cce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8001cd2:	d502      	bpl.n	8001cda <__aeabi_l2d+0x16>
 8001cd4:	4240      	negs	r0, r0
 8001cd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001cda:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001cde:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8001ce2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8001ce6:	f43f aedc 	beq.w	8001aa2 <__adddf3+0xe6>
 8001cea:	f04f 0203 	mov.w	r2, #3
 8001cee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001cf2:	bf18      	it	ne
 8001cf4:	3203      	addne	r2, #3
 8001cf6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001cfa:	bf18      	it	ne
 8001cfc:	3203      	addne	r2, #3
 8001cfe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8001d02:	f1c2 0320 	rsb	r3, r2, #32
 8001d06:	fa00 fc03 	lsl.w	ip, r0, r3
 8001d0a:	fa20 f002 	lsr.w	r0, r0, r2
 8001d0e:	fa01 fe03 	lsl.w	lr, r1, r3
 8001d12:	ea40 000e 	orr.w	r0, r0, lr
 8001d16:	fa21 f102 	lsr.w	r1, r1, r2
 8001d1a:	4414      	add	r4, r2
 8001d1c:	e6c1      	b.n	8001aa2 <__adddf3+0xe6>
 8001d1e:	bf00      	nop

08001d20 <__aeabi_dmul>:
 8001d20:	b570      	push	{r4, r5, r6, lr}
 8001d22:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001d26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8001d2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001d2e:	bf1d      	ittte	ne
 8001d30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8001d34:	ea94 0f0c 	teqne	r4, ip
 8001d38:	ea95 0f0c 	teqne	r5, ip
 8001d3c:	f000 f8de 	bleq	8001efc <__aeabi_dmul+0x1dc>
 8001d40:	442c      	add	r4, r5
 8001d42:	ea81 0603 	eor.w	r6, r1, r3
 8001d46:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001d4a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8001d4e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8001d52:	bf18      	it	ne
 8001d54:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8001d58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001d5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d60:	d038      	beq.n	8001dd4 <__aeabi_dmul+0xb4>
 8001d62:	fba0 ce02 	umull	ip, lr, r0, r2
 8001d66:	f04f 0500 	mov.w	r5, #0
 8001d6a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8001d6e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8001d72:	fbe0 e503 	umlal	lr, r5, r0, r3
 8001d76:	f04f 0600 	mov.w	r6, #0
 8001d7a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8001d7e:	f09c 0f00 	teq	ip, #0
 8001d82:	bf18      	it	ne
 8001d84:	f04e 0e01 	orrne.w	lr, lr, #1
 8001d88:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8001d8c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8001d90:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8001d94:	d204      	bcs.n	8001da0 <__aeabi_dmul+0x80>
 8001d96:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8001d9a:	416d      	adcs	r5, r5
 8001d9c:	eb46 0606 	adc.w	r6, r6, r6
 8001da0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8001da4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8001da8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8001dac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8001db0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8001db4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8001db8:	bf88      	it	hi
 8001dba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8001dbe:	d81e      	bhi.n	8001dfe <__aeabi_dmul+0xde>
 8001dc0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8001dc4:	bf08      	it	eq
 8001dc6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001dca:	f150 0000 	adcs.w	r0, r0, #0
 8001dce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8001dd2:	bd70      	pop	{r4, r5, r6, pc}
 8001dd4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8001dd8:	ea46 0101 	orr.w	r1, r6, r1
 8001ddc:	ea40 0002 	orr.w	r0, r0, r2
 8001de0:	ea81 0103 	eor.w	r1, r1, r3
 8001de4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8001de8:	bfc2      	ittt	gt
 8001dea:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001dee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001df2:	bd70      	popgt	{r4, r5, r6, pc}
 8001df4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001df8:	f04f 0e00 	mov.w	lr, #0
 8001dfc:	3c01      	subs	r4, #1
 8001dfe:	f300 80ab 	bgt.w	8001f58 <__aeabi_dmul+0x238>
 8001e02:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8001e06:	bfde      	ittt	le
 8001e08:	2000      	movle	r0, #0
 8001e0a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8001e0e:	bd70      	pople	{r4, r5, r6, pc}
 8001e10:	f1c4 0400 	rsb	r4, r4, #0
 8001e14:	3c20      	subs	r4, #32
 8001e16:	da35      	bge.n	8001e84 <__aeabi_dmul+0x164>
 8001e18:	340c      	adds	r4, #12
 8001e1a:	dc1b      	bgt.n	8001e54 <__aeabi_dmul+0x134>
 8001e1c:	f104 0414 	add.w	r4, r4, #20
 8001e20:	f1c4 0520 	rsb	r5, r4, #32
 8001e24:	fa00 f305 	lsl.w	r3, r0, r5
 8001e28:	fa20 f004 	lsr.w	r0, r0, r4
 8001e2c:	fa01 f205 	lsl.w	r2, r1, r5
 8001e30:	ea40 0002 	orr.w	r0, r0, r2
 8001e34:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8001e38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8001e3c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001e40:	fa21 f604 	lsr.w	r6, r1, r4
 8001e44:	eb42 0106 	adc.w	r1, r2, r6
 8001e48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001e4c:	bf08      	it	eq
 8001e4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001e52:	bd70      	pop	{r4, r5, r6, pc}
 8001e54:	f1c4 040c 	rsb	r4, r4, #12
 8001e58:	f1c4 0520 	rsb	r5, r4, #32
 8001e5c:	fa00 f304 	lsl.w	r3, r0, r4
 8001e60:	fa20 f005 	lsr.w	r0, r0, r5
 8001e64:	fa01 f204 	lsl.w	r2, r1, r4
 8001e68:	ea40 0002 	orr.w	r0, r0, r2
 8001e6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001e70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001e74:	f141 0100 	adc.w	r1, r1, #0
 8001e78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001e7c:	bf08      	it	eq
 8001e7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001e82:	bd70      	pop	{r4, r5, r6, pc}
 8001e84:	f1c4 0520 	rsb	r5, r4, #32
 8001e88:	fa00 f205 	lsl.w	r2, r0, r5
 8001e8c:	ea4e 0e02 	orr.w	lr, lr, r2
 8001e90:	fa20 f304 	lsr.w	r3, r0, r4
 8001e94:	fa01 f205 	lsl.w	r2, r1, r5
 8001e98:	ea43 0302 	orr.w	r3, r3, r2
 8001e9c:	fa21 f004 	lsr.w	r0, r1, r4
 8001ea0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001ea4:	fa21 f204 	lsr.w	r2, r1, r4
 8001ea8:	ea20 0002 	bic.w	r0, r0, r2
 8001eac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8001eb0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001eb4:	bf08      	it	eq
 8001eb6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001eba:	bd70      	pop	{r4, r5, r6, pc}
 8001ebc:	f094 0f00 	teq	r4, #0
 8001ec0:	d10f      	bne.n	8001ee2 <__aeabi_dmul+0x1c2>
 8001ec2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8001ec6:	0040      	lsls	r0, r0, #1
 8001ec8:	eb41 0101 	adc.w	r1, r1, r1
 8001ecc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001ed0:	bf08      	it	eq
 8001ed2:	3c01      	subeq	r4, #1
 8001ed4:	d0f7      	beq.n	8001ec6 <__aeabi_dmul+0x1a6>
 8001ed6:	ea41 0106 	orr.w	r1, r1, r6
 8001eda:	f095 0f00 	teq	r5, #0
 8001ede:	bf18      	it	ne
 8001ee0:	4770      	bxne	lr
 8001ee2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8001ee6:	0052      	lsls	r2, r2, #1
 8001ee8:	eb43 0303 	adc.w	r3, r3, r3
 8001eec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001ef0:	bf08      	it	eq
 8001ef2:	3d01      	subeq	r5, #1
 8001ef4:	d0f7      	beq.n	8001ee6 <__aeabi_dmul+0x1c6>
 8001ef6:	ea43 0306 	orr.w	r3, r3, r6
 8001efa:	4770      	bx	lr
 8001efc:	ea94 0f0c 	teq	r4, ip
 8001f00:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8001f04:	bf18      	it	ne
 8001f06:	ea95 0f0c 	teqne	r5, ip
 8001f0a:	d00c      	beq.n	8001f26 <__aeabi_dmul+0x206>
 8001f0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001f10:	bf18      	it	ne
 8001f12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001f16:	d1d1      	bne.n	8001ebc <__aeabi_dmul+0x19c>
 8001f18:	ea81 0103 	eor.w	r1, r1, r3
 8001f1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001f20:	f04f 0000 	mov.w	r0, #0
 8001f24:	bd70      	pop	{r4, r5, r6, pc}
 8001f26:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001f2a:	bf06      	itte	eq
 8001f2c:	4610      	moveq	r0, r2
 8001f2e:	4619      	moveq	r1, r3
 8001f30:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001f34:	d019      	beq.n	8001f6a <__aeabi_dmul+0x24a>
 8001f36:	ea94 0f0c 	teq	r4, ip
 8001f3a:	d102      	bne.n	8001f42 <__aeabi_dmul+0x222>
 8001f3c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8001f40:	d113      	bne.n	8001f6a <__aeabi_dmul+0x24a>
 8001f42:	ea95 0f0c 	teq	r5, ip
 8001f46:	d105      	bne.n	8001f54 <__aeabi_dmul+0x234>
 8001f48:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001f4c:	bf1c      	itt	ne
 8001f4e:	4610      	movne	r0, r2
 8001f50:	4619      	movne	r1, r3
 8001f52:	d10a      	bne.n	8001f6a <__aeabi_dmul+0x24a>
 8001f54:	ea81 0103 	eor.w	r1, r1, r3
 8001f58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001f5c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8001f60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001f64:	f04f 0000 	mov.w	r0, #0
 8001f68:	bd70      	pop	{r4, r5, r6, pc}
 8001f6a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8001f6e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8001f72:	bd70      	pop	{r4, r5, r6, pc}

08001f74 <__aeabi_ddiv>:
 8001f74:	b570      	push	{r4, r5, r6, lr}
 8001f76:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001f7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8001f7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001f82:	bf1d      	ittte	ne
 8001f84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8001f88:	ea94 0f0c 	teqne	r4, ip
 8001f8c:	ea95 0f0c 	teqne	r5, ip
 8001f90:	f000 f8a7 	bleq	80020e2 <__aeabi_ddiv+0x16e>
 8001f94:	eba4 0405 	sub.w	r4, r4, r5
 8001f98:	ea81 0e03 	eor.w	lr, r1, r3
 8001f9c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001fa0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8001fa4:	f000 8088 	beq.w	80020b8 <__aeabi_ddiv+0x144>
 8001fa8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001fac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8001fb0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8001fb4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001fb8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001fbc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001fc0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8001fc4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001fc8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8001fcc:	429d      	cmp	r5, r3
 8001fce:	bf08      	it	eq
 8001fd0:	4296      	cmpeq	r6, r2
 8001fd2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8001fd6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8001fda:	d202      	bcs.n	8001fe2 <__aeabi_ddiv+0x6e>
 8001fdc:	085b      	lsrs	r3, r3, #1
 8001fde:	ea4f 0232 	mov.w	r2, r2, rrx
 8001fe2:	1ab6      	subs	r6, r6, r2
 8001fe4:	eb65 0503 	sbc.w	r5, r5, r3
 8001fe8:	085b      	lsrs	r3, r3, #1
 8001fea:	ea4f 0232 	mov.w	r2, r2, rrx
 8001fee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001ff2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8001ff6:	ebb6 0e02 	subs.w	lr, r6, r2
 8001ffa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001ffe:	bf22      	ittt	cs
 8002000:	1ab6      	subcs	r6, r6, r2
 8002002:	4675      	movcs	r5, lr
 8002004:	ea40 000c 	orrcs.w	r0, r0, ip
 8002008:	085b      	lsrs	r3, r3, #1
 800200a:	ea4f 0232 	mov.w	r2, r2, rrx
 800200e:	ebb6 0e02 	subs.w	lr, r6, r2
 8002012:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002016:	bf22      	ittt	cs
 8002018:	1ab6      	subcs	r6, r6, r2
 800201a:	4675      	movcs	r5, lr
 800201c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002020:	085b      	lsrs	r3, r3, #1
 8002022:	ea4f 0232 	mov.w	r2, r2, rrx
 8002026:	ebb6 0e02 	subs.w	lr, r6, r2
 800202a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800202e:	bf22      	ittt	cs
 8002030:	1ab6      	subcs	r6, r6, r2
 8002032:	4675      	movcs	r5, lr
 8002034:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	ea4f 0232 	mov.w	r2, r2, rrx
 800203e:	ebb6 0e02 	subs.w	lr, r6, r2
 8002042:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002046:	bf22      	ittt	cs
 8002048:	1ab6      	subcs	r6, r6, r2
 800204a:	4675      	movcs	r5, lr
 800204c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8002050:	ea55 0e06 	orrs.w	lr, r5, r6
 8002054:	d018      	beq.n	8002088 <__aeabi_ddiv+0x114>
 8002056:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800205a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800205e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8002062:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002066:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800206a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800206e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8002072:	d1c0      	bne.n	8001ff6 <__aeabi_ddiv+0x82>
 8002074:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002078:	d10b      	bne.n	8002092 <__aeabi_ddiv+0x11e>
 800207a:	ea41 0100 	orr.w	r1, r1, r0
 800207e:	f04f 0000 	mov.w	r0, #0
 8002082:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8002086:	e7b6      	b.n	8001ff6 <__aeabi_ddiv+0x82>
 8002088:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800208c:	bf04      	itt	eq
 800208e:	4301      	orreq	r1, r0
 8002090:	2000      	moveq	r0, #0
 8002092:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8002096:	bf88      	it	hi
 8002098:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800209c:	f63f aeaf 	bhi.w	8001dfe <__aeabi_dmul+0xde>
 80020a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80020a4:	bf04      	itt	eq
 80020a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80020aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80020ae:	f150 0000 	adcs.w	r0, r0, #0
 80020b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80020b6:	bd70      	pop	{r4, r5, r6, pc}
 80020b8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80020bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80020c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80020c4:	bfc2      	ittt	gt
 80020c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80020ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80020ce:	bd70      	popgt	{r4, r5, r6, pc}
 80020d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80020d4:	f04f 0e00 	mov.w	lr, #0
 80020d8:	3c01      	subs	r4, #1
 80020da:	e690      	b.n	8001dfe <__aeabi_dmul+0xde>
 80020dc:	ea45 0e06 	orr.w	lr, r5, r6
 80020e0:	e68d      	b.n	8001dfe <__aeabi_dmul+0xde>
 80020e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80020e6:	ea94 0f0c 	teq	r4, ip
 80020ea:	bf08      	it	eq
 80020ec:	ea95 0f0c 	teqeq	r5, ip
 80020f0:	f43f af3b 	beq.w	8001f6a <__aeabi_dmul+0x24a>
 80020f4:	ea94 0f0c 	teq	r4, ip
 80020f8:	d10a      	bne.n	8002110 <__aeabi_ddiv+0x19c>
 80020fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80020fe:	f47f af34 	bne.w	8001f6a <__aeabi_dmul+0x24a>
 8002102:	ea95 0f0c 	teq	r5, ip
 8002106:	f47f af25 	bne.w	8001f54 <__aeabi_dmul+0x234>
 800210a:	4610      	mov	r0, r2
 800210c:	4619      	mov	r1, r3
 800210e:	e72c      	b.n	8001f6a <__aeabi_dmul+0x24a>
 8002110:	ea95 0f0c 	teq	r5, ip
 8002114:	d106      	bne.n	8002124 <__aeabi_ddiv+0x1b0>
 8002116:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800211a:	f43f aefd 	beq.w	8001f18 <__aeabi_dmul+0x1f8>
 800211e:	4610      	mov	r0, r2
 8002120:	4619      	mov	r1, r3
 8002122:	e722      	b.n	8001f6a <__aeabi_dmul+0x24a>
 8002124:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002128:	bf18      	it	ne
 800212a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800212e:	f47f aec5 	bne.w	8001ebc <__aeabi_dmul+0x19c>
 8002132:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8002136:	f47f af0d 	bne.w	8001f54 <__aeabi_dmul+0x234>
 800213a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800213e:	f47f aeeb 	bne.w	8001f18 <__aeabi_dmul+0x1f8>
 8002142:	e712      	b.n	8001f6a <__aeabi_dmul+0x24a>

08002144 <__aeabi_d2f>:
 8002144:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8002148:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800214c:	bf24      	itt	cs
 800214e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8002152:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8002156:	d90d      	bls.n	8002174 <__aeabi_d2f+0x30>
 8002158:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800215c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8002160:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8002164:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8002168:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800216c:	bf08      	it	eq
 800216e:	f020 0001 	biceq.w	r0, r0, #1
 8002172:	4770      	bx	lr
 8002174:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8002178:	d121      	bne.n	80021be <__aeabi_d2f+0x7a>
 800217a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800217e:	bfbc      	itt	lt
 8002180:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8002184:	4770      	bxlt	lr
 8002186:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800218a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800218e:	f1c2 0218 	rsb	r2, r2, #24
 8002192:	f1c2 0c20 	rsb	ip, r2, #32
 8002196:	fa10 f30c 	lsls.w	r3, r0, ip
 800219a:	fa20 f002 	lsr.w	r0, r0, r2
 800219e:	bf18      	it	ne
 80021a0:	f040 0001 	orrne.w	r0, r0, #1
 80021a4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80021a8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80021ac:	fa03 fc0c 	lsl.w	ip, r3, ip
 80021b0:	ea40 000c 	orr.w	r0, r0, ip
 80021b4:	fa23 f302 	lsr.w	r3, r3, r2
 80021b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80021bc:	e7cc      	b.n	8002158 <__aeabi_d2f+0x14>
 80021be:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80021c2:	d107      	bne.n	80021d4 <__aeabi_d2f+0x90>
 80021c4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80021c8:	bf1e      	ittt	ne
 80021ca:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80021ce:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80021d2:	4770      	bxne	lr
 80021d4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80021d8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80021dc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop

080021e4 <__libc_init_array>:
 80021e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021e6:	4f20      	ldr	r7, [pc, #128]	; (8002268 <__libc_init_array+0x84>)
 80021e8:	4c20      	ldr	r4, [pc, #128]	; (800226c <__libc_init_array+0x88>)
 80021ea:	1b38      	subs	r0, r7, r4
 80021ec:	1087      	asrs	r7, r0, #2
 80021ee:	d017      	beq.n	8002220 <__libc_init_array+0x3c>
 80021f0:	1e7a      	subs	r2, r7, #1
 80021f2:	6823      	ldr	r3, [r4, #0]
 80021f4:	2501      	movs	r5, #1
 80021f6:	f002 0601 	and.w	r6, r2, #1
 80021fa:	4798      	blx	r3
 80021fc:	42af      	cmp	r7, r5
 80021fe:	d00f      	beq.n	8002220 <__libc_init_array+0x3c>
 8002200:	b12e      	cbz	r6, 800220e <__libc_init_array+0x2a>
 8002202:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8002206:	2502      	movs	r5, #2
 8002208:	4788      	blx	r1
 800220a:	42af      	cmp	r7, r5
 800220c:	d008      	beq.n	8002220 <__libc_init_array+0x3c>
 800220e:	6860      	ldr	r0, [r4, #4]
 8002210:	4780      	blx	r0
 8002212:	3502      	adds	r5, #2
 8002214:	68a2      	ldr	r2, [r4, #8]
 8002216:	1d26      	adds	r6, r4, #4
 8002218:	4790      	blx	r2
 800221a:	3408      	adds	r4, #8
 800221c:	42af      	cmp	r7, r5
 800221e:	d1f6      	bne.n	800220e <__libc_init_array+0x2a>
 8002220:	4f13      	ldr	r7, [pc, #76]	; (8002270 <__libc_init_array+0x8c>)
 8002222:	4c14      	ldr	r4, [pc, #80]	; (8002274 <__libc_init_array+0x90>)
 8002224:	f000 f928 	bl	8002478 <_init>
 8002228:	1b3b      	subs	r3, r7, r4
 800222a:	109f      	asrs	r7, r3, #2
 800222c:	d018      	beq.n	8002260 <__libc_init_array+0x7c>
 800222e:	1e7d      	subs	r5, r7, #1
 8002230:	6821      	ldr	r1, [r4, #0]
 8002232:	f005 0601 	and.w	r6, r5, #1
 8002236:	2501      	movs	r5, #1
 8002238:	4788      	blx	r1
 800223a:	42af      	cmp	r7, r5
 800223c:	d011      	beq.n	8002262 <__libc_init_array+0x7e>
 800223e:	b12e      	cbz	r6, 800224c <__libc_init_array+0x68>
 8002240:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8002244:	2502      	movs	r5, #2
 8002246:	4780      	blx	r0
 8002248:	42af      	cmp	r7, r5
 800224a:	d00b      	beq.n	8002264 <__libc_init_array+0x80>
 800224c:	6862      	ldr	r2, [r4, #4]
 800224e:	4790      	blx	r2
 8002250:	3502      	adds	r5, #2
 8002252:	68a3      	ldr	r3, [r4, #8]
 8002254:	1d26      	adds	r6, r4, #4
 8002256:	4798      	blx	r3
 8002258:	3408      	adds	r4, #8
 800225a:	42af      	cmp	r7, r5
 800225c:	d1f6      	bne.n	800224c <__libc_init_array+0x68>
 800225e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002266:	bf00      	nop
 8002268:	0800249c 	.word	0x0800249c
 800226c:	0800249c 	.word	0x0800249c
 8002270:	0800249c 	.word	0x0800249c
 8002274:	0800249c 	.word	0x0800249c

08002278 <_open>:
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	607a      	str	r2, [r7, #4]
 8002284:	f04f 33ff 	mov.w	r3, #4294967295
 8002288:	4618      	mov	r0, r3
 800228a:	f107 0714 	add.w	r7, r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr

08002294 <_lseek>:
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
 80022a4:	4618      	mov	r0, r3
 80022a6:	f107 0714 	add.w	r7, r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <_read>:
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	4618      	mov	r0, r3
 80022c2:	f107 0714 	add.w	r7, r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bc80      	pop	{r7}
 80022ca:	4770      	bx	lr

080022cc <_write>:
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
 80022d8:	f04f 33ff 	mov.w	r3, #4294967295
 80022dc:	4618      	mov	r0, r3
 80022de:	f107 0714 	add.w	r7, r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr

080022e8 <_close>:
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	f04f 33ff 	mov.w	r3, #4294967295
 80022f0:	4618      	mov	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr

080022f8 <_fstat>:
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d002      	beq.n	800230e <_fstat+0x16>
 8002308:	f04f 33ff 	mov.w	r3, #4294967295
 800230c:	e001      	b.n	8002312 <_fstat+0x1a>
 800230e:	f06f 0301 	mvn.w	r3, #1
 8002312:	4618      	mov	r0, r3
 8002314:	f107 070c 	add.w	r7, r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop

08002320 <_link>:
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	429a      	cmp	r2, r3
 8002330:	d102      	bne.n	8002338 <_link+0x18>
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
 8002336:	e001      	b.n	800233c <_link+0x1c>
 8002338:	f06f 0301 	mvn.w	r3, #1
 800233c:	4618      	mov	r0, r3
 800233e:	f107 070c 	add.w	r7, r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr

08002348 <_unlink>:
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	f04f 33ff 	mov.w	r3, #4294967295
 8002354:	4618      	mov	r0, r3
 8002356:	f107 070c 	add.w	r7, r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <_sbrk>:
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	f24f 53e0 	movw	r3, #62944	; 0xf5e0
 800236c:	f2c0 0300 	movt	r3, #0
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	f640 0304 	movw	r3, #2052	; 0x804
 8002376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d114      	bne.n	80023aa <_sbrk+0x4a>
 8002380:	f640 0304 	movw	r3, #2052	; 0x804
 8002384:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002388:	f640 2220 	movw	r2, #2592	; 0xa20
 800238c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	f640 0304 	movw	r3, #2052	; 0x804
 8002396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	18d2      	adds	r2, r2, r3
 80023a0:	f640 0308 	movw	r3, #2056	; 0x808
 80023a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	f640 0304 	movw	r3, #2052	; 0x804
 80023ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	f640 0304 	movw	r3, #2052	; 0x804
 80023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	461a      	mov	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	18d3      	adds	r3, r2, r3
 80023c6:	f103 0307 	add.w	r3, r3, #7
 80023ca:	f023 0307 	bic.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	f640 0308 	movw	r3, #2056	; 0x808
 80023d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d302      	bcc.n	80023e6 <_sbrk+0x86>
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	e006      	b.n	80023f4 <_sbrk+0x94>
 80023e6:	f640 0304 	movw	r3, #2052	; 0x804
 80023ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ee:	68fa      	ldr	r2, [r7, #12]
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f107 071c 	add.w	r7, r7, #28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr

08002400 <_times>:
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	f04f 33ff 	mov.w	r3, #4294967295
 800240c:	4618      	mov	r0, r3
 800240e:	f107 070c 	add.w	r7, r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr

08002418 <_wait>:
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	f04f 33ff 	mov.w	r3, #4294967295
 8002424:	4618      	mov	r0, r3
 8002426:	f107 070c 	add.w	r7, r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <_kill>:
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
 800243a:	f04f 33ff 	mov.w	r3, #4294967295
 800243e:	4618      	mov	r0, r3
 8002440:	f107 070c 	add.w	r7, r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop

0800244c <_fork>:
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
 8002450:	f04f 33ff 	mov.w	r3, #4294967295
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <_getpid>:
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
 8002460:	f04f 33ff 	mov.w	r3, #4294967295
 8002464:	4618      	mov	r0, r3
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr

0800246c <_exit>:
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	e7fe      	b.n	8002474 <_exit+0x8>
 8002476:	bf00      	nop

08002478 <_init>:
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop

08002484 <_isatty>:
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	f04f 33ff 	mov.w	r3, #4294967295
 8002490:	4618      	mov	r0, r3
 8002492:	f107 070c 	add.w	r7, r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
