# EDGE Artix-7 FPGA Mini Projects

This repository contains a collection of mini projects implemented on the
EDGE Artix-7 FPGA development board using Verilog HDL. These projects were
developed to understand FPGA fundamentals, digital design concepts, and
hardware interfacing using Xilinx Vivado.

---

## üß† Objectives
- Learn FPGA programming using Verilog HDL
- Understand basic digital design and timing concepts
- Interface external hardware components with FPGA
- Gain hands-on experience with counters, LEDs, and motor control

---

## üõ†Ô∏è Hardware Used
- EDGE Artix-7 FPGA Development Board
- LEDs (on-board)
- DC Motor
- Servo Motor
- Motor Driver Module
- External Power Supply (if required)

---

## üíª Software & Tools
- Xilinx Vivado Design Suite
- Verilog HDL
- EDGE Artix-7 Constraint (XDC) File

---

## üìÇ Mini Projects Included

### 1Ô∏è‚É£ LED ON and OFF
- Simple Verilog program to turn an LED ON and OFF
- Helps understand FPGA I/O pin configuration and constraints

### 2Ô∏è‚É£ LED Blinking
- LED blinks at a fixed time interval using a clock divider
- Introduces timing control and counters

### 3Ô∏è‚É£ LED Jumping (Running LED)
- LEDs turn ON sequentially in a running pattern
- Demonstrates shift registers and sequential logic

### 4Ô∏è‚É£ DC Motor Interfacing with FPGA
- Control of DC motor rotation using FPGA output pins
- Direction control through motor driver
- Demonstrates real-time hardware interfacing

### 5Ô∏è‚É£ Servo Motor Interfacing with FPGA
- Servo motor controlled using PWM signals generated by FPGA
- Demonstrates pulse width modulation and timing accuracy

### 6Ô∏è‚É£ Normal Binary Counter
- Up counter implemented using Verilog
- Output displayed using LEDs
- Helps understand flip-flops and sequential circuits

### 7Ô∏è‚É£ BCD Counter
- Binary Coded Decimal (BCD) counter implementation
- Counts from 0 to 9 and resets
- Demonstrates decimal counting logic

---

## üìÅ Repository Structure
