 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:12:08 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                           954
Number of cells:                          691
Number of combinational cells:            496
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                         35
Number of references:                      17

Combinational area:               1449.891515
Buf/Inv area:                       57.436546
Noncombinational area:            1288.510122
Macro/Black Box area:                0.000000
Net Interconnect area:             815.897327

Total cell area:                  2738.401638
Total area:                       3554.298965
1
