<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep  1 20:54:45 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>544</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>510</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>64.465(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>21.525</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.477</td>
</tr>
<tr>
<td>2</td>
<td>21.633</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.369</td>
</tr>
<tr>
<td>3</td>
<td>21.674</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.328</td>
</tr>
<tr>
<td>4</td>
<td>21.679</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.323</td>
</tr>
<tr>
<td>5</td>
<td>21.762</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.240</td>
</tr>
<tr>
<td>6</td>
<td>21.776</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.226</td>
</tr>
<tr>
<td>7</td>
<td>21.781</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.222</td>
</tr>
<tr>
<td>8</td>
<td>21.790</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.212</td>
</tr>
<tr>
<td>9</td>
<td>21.804</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.198</td>
</tr>
<tr>
<td>10</td>
<td>21.807</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.195</td>
</tr>
<tr>
<td>11</td>
<td>21.813</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.189</td>
</tr>
<tr>
<td>12</td>
<td>21.841</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.161</td>
</tr>
<tr>
<td>13</td>
<td>21.852</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.151</td>
</tr>
<tr>
<td>14</td>
<td>21.854</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.148</td>
</tr>
<tr>
<td>15</td>
<td>21.861</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.141</td>
</tr>
<tr>
<td>16</td>
<td>21.890</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.112</td>
</tr>
<tr>
<td>17</td>
<td>21.955</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>BUS/UART/input_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.047</td>
</tr>
<tr>
<td>18</td>
<td>21.964</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.038</td>
</tr>
<tr>
<td>19</td>
<td>21.964</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_4_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.038</td>
</tr>
<tr>
<td>20</td>
<td>21.964</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_6_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.038</td>
</tr>
<tr>
<td>21</td>
<td>21.964</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_7_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.038</td>
</tr>
<tr>
<td>22</td>
<td>21.968</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.034</td>
</tr>
<tr>
<td>23</td>
<td>21.968</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.034</td>
</tr>
<tr>
<td>24</td>
<td>21.976</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.026</td>
</tr>
<tr>
<td>25</td>
<td>21.983</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.019</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.336</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>CPU/IF/pc_0_s1/Q</td>
<td>CPU/IF/pc_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>CPU/IF/pc_2_s1/Q</td>
<td>CPU/IF/pc_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>13</td>
<td>0.428</td>
<td>CPU/IF/pc_4_s1/Q</td>
<td>CPU/IF/pc_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>14</td>
<td>0.447</td>
<td>CPU/Reg/last_rd_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>15</td>
<td>0.449</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>16</td>
<td>0.455</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>17</td>
<td>0.462</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>18</td>
<td>0.463</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>19</td>
<td>0.463</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>20</td>
<td>0.464</td>
<td>CPU/Reg/last_rd_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>21</td>
<td>0.465</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>22</td>
<td>0.475</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>23</td>
<td>0.475</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.485</td>
</tr>
<tr>
<td>24</td>
<td>0.483</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>25</td>
<td>0.483</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.778</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I0</td>
</tr>
<tr>
<td>17.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>17.717</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>18.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>19.266</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>CPU/Reg/ID_RS_3_s/I2</td>
</tr>
<tr>
<td>19.836</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_3_s/F</td>
</tr>
<tr>
<td>19.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>CPU/ID_EX/EX_RS_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>CPU/ID_EX/EX_RS_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.033, 51.901%; route: 7.212, 46.600%; tC2Q: 0.232, 1.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.786</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>BUS/Timer/mem_data_4_s/I3</td>
</tr>
<tr>
<td>17.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s/F</td>
</tr>
<tr>
<td>17.954</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[3][B]</td>
<td>CPU/WB/EX_WB_data_4_s0/I1</td>
</tr>
<tr>
<td>18.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s0/F</td>
</tr>
<tr>
<td>19.180</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/Reg/ID_RS_4_s/I2</td>
</tr>
<tr>
<td>19.729</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_4_s/F</td>
</tr>
<tr>
<td>19.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/ID_EX/EX_RS_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/ID_EX/EX_RS_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.050, 52.375%; route: 7.088, 46.115%; tC2Q: 0.232, 1.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>CPU/WB/EX_WB_data_1_s2/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s2/F</td>
</tr>
<tr>
<td>17.578</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td>CPU/WB/EX_WB_data_1_s0/I1</td>
</tr>
<tr>
<td>17.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s0/F</td>
</tr>
<tr>
<td>19.117</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>CPU/Reg/ID_RS_1_s/I2</td>
</tr>
<tr>
<td>19.687</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_1_s/F</td>
</tr>
<tr>
<td>19.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.969, 51.989%; route: 7.127, 46.498%; tC2Q: 0.232, 1.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>BUS/Timer/mem_data_8_s/I0</td>
</tr>
<tr>
<td>17.282</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_8_s/F</td>
</tr>
<tr>
<td>18.048</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>CPU/WB/EX_WB_data_8_s0/I1</td>
</tr>
<tr>
<td>18.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_8_s0/F</td>
</tr>
<tr>
<td>19.682</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.545, 49.238%; route: 7.546, 49.248%; tC2Q: 0.232, 1.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>17.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>17.865</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[0][B]</td>
<td>CPU/WB/EX_WB_data_12_s0/I1</td>
</tr>
<tr>
<td>18.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_12_s0/F</td>
</tr>
<tr>
<td>19.030</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>CPU/Reg/ID_RD_12_s/I2</td>
</tr>
<tr>
<td>19.600</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_12_s/F</td>
</tr>
<tr>
<td>19.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>CPU/ID_EX/EX_RD_12_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>CPU/ID_EX/EX_RD_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.887, 51.750%; route: 7.121, 46.728%; tC2Q: 0.232, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[1][B]</td>
<td>BUS/Timer/mem_data_9_s/I0</td>
</tr>
<tr>
<td>17.282</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_9_s/F</td>
</tr>
<tr>
<td>17.700</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47[0][B]</td>
<td>CPU/WB/EX_WB_data_9_s0/I1</td>
</tr>
<tr>
<td>18.217</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C47[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_9_s0/F</td>
</tr>
<tr>
<td>19.015</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>CPU/Reg/ID_RS_9_s/I2</td>
</tr>
<tr>
<td>19.585</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_9_s/F</td>
</tr>
<tr>
<td>19.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.115, 53.296%; route: 6.879, 45.180%; tC2Q: 0.232, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>BUS/Timer/mem_data_8_s/I0</td>
</tr>
<tr>
<td>17.282</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_8_s/F</td>
</tr>
<tr>
<td>18.048</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>CPU/WB/EX_WB_data_8_s0/I1</td>
</tr>
<tr>
<td>18.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_8_s0/F</td>
</tr>
<tr>
<td>19.581</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.545, 49.566%; route: 7.445, 48.910%; tC2Q: 0.232, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][A]</td>
<td>BUS/Timer/mem_data_10_s/I0</td>
</tr>
<tr>
<td>17.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_10_s/F</td>
</tr>
<tr>
<td>17.966</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[3][B]</td>
<td>CPU/WB/EX_WB_data_10_s0/I1</td>
</tr>
<tr>
<td>18.337</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C47[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s0/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>CPU/Reg/ID_RS_10_s/I2</td>
</tr>
<tr>
<td>19.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_10_s/F</td>
</tr>
<tr>
<td>19.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_10_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.887, 51.846%; route: 7.093, 46.628%; tC2Q: 0.232, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>BUS/Timer/mem_data_8_s/I0</td>
</tr>
<tr>
<td>17.282</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_8_s/F</td>
</tr>
<tr>
<td>18.048</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>CPU/WB/EX_WB_data_8_s0/I1</td>
</tr>
<tr>
<td>18.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_8_s0/F</td>
</tr>
<tr>
<td>19.096</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>CPU/Reg/ID_RS_8_s/I2</td>
</tr>
<tr>
<td>19.558</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_8_s/F</td>
</tr>
<tr>
<td>19.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.007, 52.682%; route: 6.960, 45.791%; tC2Q: 0.232, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.806</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[3][B]</td>
<td>BUS/Timer/mem_data_6_s/I3</td>
</tr>
<tr>
<td>17.259</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C49[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_6_s/F</td>
</tr>
<tr>
<td>18.195</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[3][B]</td>
<td>CPU/WB/EX_WB_data_6_s0/I1</td>
</tr>
<tr>
<td>18.566</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C47[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_6_s0/F</td>
</tr>
<tr>
<td>19.093</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>CPU/Reg/ID_RS_6_s/I2</td>
</tr>
<tr>
<td>19.555</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_6_s/F</td>
</tr>
<tr>
<td>19.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>CPU/ID_EX/EX_RS_6_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C48[1][B]</td>
<td>CPU/ID_EX/EX_RS_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.861, 51.731%; route: 7.103, 46.742%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>BUS/Timer/mem_data_11_s/I0</td>
</tr>
<tr>
<td>17.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_11_s/F</td>
</tr>
<tr>
<td>17.865</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][A]</td>
<td>CPU/WB/EX_WB_data_11_s0/I1</td>
</tr>
<tr>
<td>18.318</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_11_s0/F</td>
</tr>
<tr>
<td>19.177</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>CPU/Reg/ID_RS_11_s/I2</td>
</tr>
<tr>
<td>19.548</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_11_s/F</td>
</tr>
<tr>
<td>19.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>CPU/ID_EX/EX_RS_11_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[1][A]</td>
<td>CPU/ID_EX/EX_RS_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.770, 51.155%; route: 7.187, 47.318%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.801</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[2][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>17.172</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C49[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>17.969</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>CPU/WB/EX_WB_data_5_s0/I1</td>
</tr>
<tr>
<td>18.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C48[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_5_s0/F</td>
</tr>
<tr>
<td>18.951</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td>CPU/Reg/ID_RD_5_s/I2</td>
</tr>
<tr>
<td>19.521</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_5_s/F</td>
</tr>
<tr>
<td>19.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[1][B]</td>
<td>CPU/ID_EX/EX_RD_5_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C48[1][B]</td>
<td>CPU/ID_EX/EX_RD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.071, 53.233%; route: 6.859, 45.237%; tC2Q: 0.232, 1.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.778</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>CPU/WB/EX_WB_data_3_s2/I0</td>
</tr>
<tr>
<td>17.295</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s2/F</td>
</tr>
<tr>
<td>17.717</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td>CPU/WB/EX_WB_data_3_s0/I1</td>
</tr>
<tr>
<td>18.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_3_s0/F</td>
</tr>
<tr>
<td>18.940</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>CPU/Reg/ID_RD_3_s/I2</td>
</tr>
<tr>
<td>19.510</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s/F</td>
</tr>
<tr>
<td>19.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.033, 53.020%; route: 6.886, 45.449%; tC2Q: 0.232, 1.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.786</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>BUS/Timer/mem_data_4_s/I3</td>
</tr>
<tr>
<td>17.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s/F</td>
</tr>
<tr>
<td>17.954</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[3][B]</td>
<td>CPU/WB/EX_WB_data_4_s0/I1</td>
</tr>
<tr>
<td>18.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s0/F</td>
</tr>
<tr>
<td>18.937</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>CPU/Reg/ID_RD_4_s/I2</td>
</tr>
<tr>
<td>19.507</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_4_s/F</td>
</tr>
<tr>
<td>19.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C48[2][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.071, 53.281%; route: 6.845, 45.188%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td>BUS/Timer/mem_data_15_s/I0</td>
</tr>
<tr>
<td>17.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>17.966</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I1</td>
</tr>
<tr>
<td>18.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>18.951</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td>CPU/Reg/ID_RS_15_s/I2</td>
</tr>
<tr>
<td>19.500</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_15_s/F</td>
</tr>
<tr>
<td>19.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td>CPU/ID_EX/EX_RS_15_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C48[0][B]</td>
<td>CPU/ID_EX/EX_RS_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.050, 53.165%; route: 6.859, 45.303%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>17.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>17.865</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[0][B]</td>
<td>CPU/WB/EX_WB_data_12_s0/I1</td>
</tr>
<tr>
<td>18.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_12_s0/F</td>
</tr>
<tr>
<td>19.101</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td>CPU/Reg/ID_RS_12_s/I2</td>
</tr>
<tr>
<td>19.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_12_s/F</td>
</tr>
<tr>
<td>19.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td>CPU/ID_EX/EX_RS_12_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C49[0][B]</td>
<td>CPU/ID_EX/EX_RS_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.688, 50.871%; route: 7.192, 47.594%; tC2Q: 0.232, 1.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>17.072</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[2][B]</td>
<td>BUS/Timer/mem_data_3_s3/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s3/F</td>
</tr>
<tr>
<td>17.704</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][A]</td>
<td>BUS/Timer/mem_data_0_s/I1</td>
</tr>
<tr>
<td>18.221</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>19.407</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C50[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[1][B]</td>
<td>BUS/UART/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C50[1][B]</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.463, 49.595%; route: 7.353, 48.863%; tC2Q: 0.232, 1.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>BUS/inst_mem/rom16_inst_396/AD[3]</td>
</tr>
<tr>
<td>9.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_396/DO</td>
</tr>
<tr>
<td>11.347</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>BUS/inst_mem/mux_inst_768/I0</td>
</tr>
<tr>
<td>11.902</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_768/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td>BUS/inst_mem/mux_inst_794/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_794/O</td>
</tr>
<tr>
<td>13.350</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_807/I0</td>
</tr>
<tr>
<td>13.905</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_807/O</td>
</tr>
<tr>
<td>14.075</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>BUS/inst_mem/mux_inst_813/I1</td>
</tr>
<tr>
<td>14.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_813/O</td>
</tr>
<tr>
<td>14.533</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>BUS/inst_mem/mux_inst_816/I1</td>
</tr>
<tr>
<td>14.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_816/O</td>
</tr>
<tr>
<td>14.908</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I0</td>
</tr>
<tr>
<td>15.463</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>16.770</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td>CPU/IF/pc_14_s13/I2</td>
</tr>
<tr>
<td>17.319</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s13/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td>CPU/IF/pc_14_s7/I2</td>
</tr>
<tr>
<td>17.875</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s7/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C50[1][A]</td>
<td>CPU/IF/pc_14_s3/I3</td>
</tr>
<tr>
<td>18.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R26C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>19.397</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 34.559%; route: 9.609, 63.898%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>BUS/inst_mem/rom16_inst_396/AD[3]</td>
</tr>
<tr>
<td>9.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_396/DO</td>
</tr>
<tr>
<td>11.347</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>BUS/inst_mem/mux_inst_768/I0</td>
</tr>
<tr>
<td>11.902</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_768/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td>BUS/inst_mem/mux_inst_794/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_794/O</td>
</tr>
<tr>
<td>13.350</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_807/I0</td>
</tr>
<tr>
<td>13.905</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_807/O</td>
</tr>
<tr>
<td>14.075</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>BUS/inst_mem/mux_inst_813/I1</td>
</tr>
<tr>
<td>14.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_813/O</td>
</tr>
<tr>
<td>14.533</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>BUS/inst_mem/mux_inst_816/I1</td>
</tr>
<tr>
<td>14.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_816/O</td>
</tr>
<tr>
<td>14.908</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I0</td>
</tr>
<tr>
<td>15.463</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>16.770</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td>CPU/IF/pc_14_s13/I2</td>
</tr>
<tr>
<td>17.319</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s13/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td>CPU/IF/pc_14_s7/I2</td>
</tr>
<tr>
<td>17.875</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s7/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C50[1][A]</td>
<td>CPU/IF/pc_14_s3/I3</td>
</tr>
<tr>
<td>18.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R26C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>19.397</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 34.559%; route: 9.609, 63.898%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>BUS/inst_mem/rom16_inst_396/AD[3]</td>
</tr>
<tr>
<td>9.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_396/DO</td>
</tr>
<tr>
<td>11.347</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>BUS/inst_mem/mux_inst_768/I0</td>
</tr>
<tr>
<td>11.902</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_768/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td>BUS/inst_mem/mux_inst_794/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_794/O</td>
</tr>
<tr>
<td>13.350</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_807/I0</td>
</tr>
<tr>
<td>13.905</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_807/O</td>
</tr>
<tr>
<td>14.075</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>BUS/inst_mem/mux_inst_813/I1</td>
</tr>
<tr>
<td>14.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_813/O</td>
</tr>
<tr>
<td>14.533</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>BUS/inst_mem/mux_inst_816/I1</td>
</tr>
<tr>
<td>14.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_816/O</td>
</tr>
<tr>
<td>14.908</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I0</td>
</tr>
<tr>
<td>15.463</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>16.770</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td>CPU/IF/pc_14_s13/I2</td>
</tr>
<tr>
<td>17.319</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s13/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td>CPU/IF/pc_14_s7/I2</td>
</tr>
<tr>
<td>17.875</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s7/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C50[1][A]</td>
<td>CPU/IF/pc_14_s3/I3</td>
</tr>
<tr>
<td>18.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R26C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>19.397</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td>CPU/IF/pc_6_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C47[2][A]</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 34.559%; route: 9.609, 63.898%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>BUS/inst_mem/rom16_inst_396/AD[3]</td>
</tr>
<tr>
<td>9.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_396/DO</td>
</tr>
<tr>
<td>11.347</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>BUS/inst_mem/mux_inst_768/I0</td>
</tr>
<tr>
<td>11.902</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_768/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td>BUS/inst_mem/mux_inst_794/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_794/O</td>
</tr>
<tr>
<td>13.350</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_807/I0</td>
</tr>
<tr>
<td>13.905</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_807/O</td>
</tr>
<tr>
<td>14.075</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>BUS/inst_mem/mux_inst_813/I1</td>
</tr>
<tr>
<td>14.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_813/O</td>
</tr>
<tr>
<td>14.533</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>BUS/inst_mem/mux_inst_816/I1</td>
</tr>
<tr>
<td>14.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_816/O</td>
</tr>
<tr>
<td>14.908</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I0</td>
</tr>
<tr>
<td>15.463</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>16.770</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td>CPU/IF/pc_14_s13/I2</td>
</tr>
<tr>
<td>17.319</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s13/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td>CPU/IF/pc_14_s7/I2</td>
</tr>
<tr>
<td>17.875</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s7/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C50[1][A]</td>
<td>CPU/IF/pc_14_s3/I3</td>
</tr>
<tr>
<td>18.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R26C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>19.397</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][B]</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C47[2][B]</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 34.559%; route: 9.609, 63.898%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>BUS/inst_mem/rom16_inst_396/AD[3]</td>
</tr>
<tr>
<td>9.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_396/DO</td>
</tr>
<tr>
<td>11.347</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>BUS/inst_mem/mux_inst_768/I0</td>
</tr>
<tr>
<td>11.902</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_768/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td>BUS/inst_mem/mux_inst_794/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_794/O</td>
</tr>
<tr>
<td>13.350</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_807/I0</td>
</tr>
<tr>
<td>13.905</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_807/O</td>
</tr>
<tr>
<td>14.075</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>BUS/inst_mem/mux_inst_813/I1</td>
</tr>
<tr>
<td>14.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_813/O</td>
</tr>
<tr>
<td>14.533</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>BUS/inst_mem/mux_inst_816/I1</td>
</tr>
<tr>
<td>14.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_816/O</td>
</tr>
<tr>
<td>14.908</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I0</td>
</tr>
<tr>
<td>15.463</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>16.770</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td>CPU/IF/pc_14_s13/I2</td>
</tr>
<tr>
<td>17.319</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s13/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td>CPU/IF/pc_14_s7/I2</td>
</tr>
<tr>
<td>17.875</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s7/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C50[1][A]</td>
<td>CPU/IF/pc_14_s3/I3</td>
</tr>
<tr>
<td>18.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R26C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>19.394</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 34.567%; route: 9.605, 63.890%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>8.896</td>
<td>4.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>BUS/inst_mem/rom16_inst_396/AD[3]</td>
</tr>
<tr>
<td>9.413</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_396/DO</td>
</tr>
<tr>
<td>11.347</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>BUS/inst_mem/mux_inst_768/I0</td>
</tr>
<tr>
<td>11.902</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_768/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td>BUS/inst_mem/mux_inst_794/I0</td>
</tr>
<tr>
<td>13.103</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_794/O</td>
</tr>
<tr>
<td>13.350</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_807/I0</td>
</tr>
<tr>
<td>13.905</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_807/O</td>
</tr>
<tr>
<td>14.075</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>BUS/inst_mem/mux_inst_813/I1</td>
</tr>
<tr>
<td>14.528</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_813/O</td>
</tr>
<tr>
<td>14.533</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>BUS/inst_mem/mux_inst_816/I1</td>
</tr>
<tr>
<td>14.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_816/O</td>
</tr>
<tr>
<td>14.908</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I0</td>
</tr>
<tr>
<td>15.463</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>16.770</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td>CPU/IF/pc_14_s13/I2</td>
</tr>
<tr>
<td>17.319</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s13/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td>CPU/IF/pc_14_s7/I2</td>
</tr>
<tr>
<td>17.875</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s7/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C50[1][A]</td>
<td>CPU/IF/pc_14_s3/I3</td>
</tr>
<tr>
<td>18.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R26C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>19.394</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[2][B]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[2][B]</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 34.567%; route: 9.605, 63.890%; tC2Q: 0.232, 1.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.786</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>BUS/Timer/mem_data_13_s/I0</td>
</tr>
<tr>
<td>17.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_13_s/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>CPU/WB/EX_WB_data_13_s0/I1</td>
</tr>
<tr>
<td>18.321</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s0/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>CPU/Reg/ID_RD_13_s/I2</td>
</tr>
<tr>
<td>19.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_13_s/F</td>
</tr>
<tr>
<td>19.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>CPU/ID_EX/EX_RD_13_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>CPU/ID_EX/EX_RD_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.688, 51.165%; route: 7.106, 47.291%; tC2Q: 0.232, 1.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R25C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.625</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.548</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.361</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>7.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.163</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>8.733</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>8.911</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>CPU/EX/ALU/Bin_10_s3/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s3/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>9.929</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/COUT</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C48[2][B]</td>
<td>CPU/EX/ALU/addOut_11_s/CIN</td>
</tr>
<tr>
<td>10.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_11_s/COUT</td>
</tr>
<tr>
<td>10.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/CIN</td>
</tr>
<tr>
<td>10.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>10.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>10.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/COUT</td>
</tr>
<tr>
<td>10.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][A]</td>
<td>CPU/EX/ALU/addOut_14_s/CIN</td>
</tr>
<tr>
<td>10.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_14_s/COUT</td>
</tr>
<tr>
<td>10.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>CPU/EX/ALU/addOut_15_s/CIN</td>
</tr>
<tr>
<td>11.324</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_15_s/SUM</td>
</tr>
<tr>
<td>11.980</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>CPU/WB/EX_WB_data_15_s7/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/WB/EX_WB_data_15_s3/I0</td>
</tr>
<tr>
<td>13.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s3/F</td>
</tr>
<tr>
<td>13.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[1][A]</td>
<td>CPU/WB/EX_WB_data_15_s1/I2</td>
</tr>
<tr>
<td>13.747</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s1/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>BUS/RAM/input_call_s4/I0</td>
</tr>
<tr>
<td>15.074</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s4/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>BUS/RAM/input_call_s2/I3</td>
</tr>
<tr>
<td>16.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>CPU/WB/EX_WB_data_1_s2/I0</td>
</tr>
<tr>
<td>17.011</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s2/F</td>
</tr>
<tr>
<td>17.578</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td>CPU/WB/EX_WB_data_1_s0/I1</td>
</tr>
<tr>
<td>17.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s0/F</td>
</tr>
<tr>
<td>18.808</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>CPU/Reg/ID_RD_1_s/I2</td>
</tr>
<tr>
<td>19.378</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s/F</td>
</tr>
<tr>
<td>19.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.969, 53.058%; route: 6.818, 45.397%; tC2Q: 0.232, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.249</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 41.881%; tC2Q: 0.201, 58.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C49[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/n83_s8/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n83_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/n79_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n79_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/n137_s1/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n137_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/n77_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n77_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/n103_s1/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n103_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/n100_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n100_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1029</td>
<td>R26C46[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>CPU/IF/n42_s0/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n42_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C46[0][A]</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[0][A]</td>
<td>CPU/IF/pc_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1027</td>
<td>R26C48[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_2_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[0][A]</td>
<td>CPU/IF/n40_s0/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n40_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[0][A]</td>
<td>CPU/IF/pc_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C48[0][A]</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/n114_s1/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n114_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R33C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/n104_s10/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n104_s10/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/n98_s1/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n98_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R26C47[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/n38_s0/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n38_s0/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>CPU/Reg/last_rd_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_1_s0/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.362</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.970%; tC2Q: 0.202, 44.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.577%; tC2Q: 0.202, 43.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.375</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.319%; tC2Q: 0.202, 42.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C47[2][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.319%; tC2Q: 0.202, 42.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>CPU/Reg/last_rd_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_1_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.369%; tC2Q: 0.202, 42.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.378</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.434%; tC2Q: 0.202, 42.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.391%; tC2Q: 0.202, 41.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.389</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.283, 58.391%; tC2Q: 0.202, 41.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/n76_s1/I2</td>
</tr>
<tr>
<td>3.398</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n76_s1/F</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>BUS/UART/u_uart_send/n135_s1/I1</td>
</tr>
<tr>
<td>3.398</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n135_s1/F</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1029</td>
<td>inst_addr[0]</td>
<td>23.960</td>
<td>2.073</td>
</tr>
<tr>
<td>1028</td>
<td>inst_addr[1]</td>
<td>23.979</td>
<td>2.580</td>
</tr>
<tr>
<td>1027</td>
<td>inst_addr[2]</td>
<td>23.209</td>
<td>2.982</td>
</tr>
<tr>
<td>1026</td>
<td>inst_addr[3]</td>
<td>21.964</td>
<td>5.061</td>
</tr>
<tr>
<td>516</td>
<td>inst_addr[4]</td>
<td>26.602</td>
<td>1.563</td>
</tr>
<tr>
<td>259</td>
<td>inst_addr[5]</td>
<td>26.036</td>
<td>3.098</td>
</tr>
<tr>
<td>181</td>
<td>clk_d</td>
<td>21.525</td>
<td>2.274</td>
</tr>
<tr>
<td>130</td>
<td>inst_addr[6]</td>
<td>28.260</td>
<td>2.220</td>
</tr>
<tr>
<td>67</td>
<td>inst_addr[7]</td>
<td>29.044</td>
<td>2.354</td>
</tr>
<tr>
<td>64</td>
<td>EX_ALUop_Z[0]</td>
<td>22.410</td>
<td>0.994</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C48</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C47</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C46</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C48</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C47</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C48</td>
<td>80.56%</td>
</tr>
<tr>
<td>R34C49</td>
<td>80.56%</td>
</tr>
<tr>
<td>R31C51</td>
<td>73.61%</td>
</tr>
<tr>
<td>R13C49</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C49</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
