ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"r3_1_l4xx_pwm_curr_fdbk.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.LL_ADC_REG_SetSequencerLength,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	LL_ADC_REG_SetSequencerLength:
  26              	.LFB157:
  27              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @file    stm32l4xx_ll_adc.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * in the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ******************************************************************************
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #ifndef STM32L4xx_LL_ADC_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define STM32L4xx_LL_ADC_H
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #ifdef __cplusplus
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** extern "C" {
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #include "stm32l4xx.h"
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @addtogroup STM32L4xx_LL_Driver
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 2


  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2) || defined (ADC3)
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - sequencer register offset                                                */
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET                 (0x00000000UL)
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET                 (0x00000100UL)
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET                 (0x00000200UL)
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET                 (0x00000300UL)
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET \
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_SQR1_SQ1" position
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (12UL) /* Equivalent to bitfield "ADC_SQR1_SQ2" position
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (18UL) /* Equivalent to bitfield "ADC_SQR1_SQ3" position
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (24UL) /* Equivalent to bitfield "ADC_SQR1_SQ4" position
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  ( 0UL) /* Equivalent to bitfield "ADC_SQR2_SQ5" position
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_SQR2_SQ6" position
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (12UL) /* Equivalent to bitfield "ADC_SQR2_SQ7" position
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (18UL) /* Equivalent to bitfield "ADC_SQR2_SQ8" position
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (24UL) /* Equivalent to bitfield "ADC_SQR2_SQ9" position
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_SQR3_SQ10" positio
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_SQR3_SQ11" positio
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (12UL) /* Equivalent to bitfield "ADC_SQR3_SQ12" positio
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (18UL) /* Equivalent to bitfield "ADC_SQR3_SQ13" positio
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (24UL) /* Equivalent to bitfield "ADC_SQR3_SQ14" positio
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_SQR4_SQ15" positio
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_SQR4_SQ16" positio
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - data register offset                                                     */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 3


  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET                 (0x00000000UL)
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET                 (0x00000100UL)
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET                 (0x00000200UL)
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET                 (0x00000300UL)
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET \
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  ( 8UL) /* Equivalent to bitfield "ADC_JSQR_JSQ1" positio
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (14UL) /* Equivalent to bitfield "ADC_JSQR_JSQ2" positio
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (20UL) /* Equivalent to bitfield "ADC_JSQR_JSQ3" positio
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (26UL) /* Equivalent to bitfield "ADC_JSQR_JSQ4" positio
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - regular trigger source                                                   */
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - regular trigger edge                                                     */
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT      (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (d
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  compatibility with some ADC on oth
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  having this setting set by HW defa
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK           (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U * 
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK             (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 0
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 1
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 2
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 3
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_CFGR_EXTSEL" posit
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (10UL) /* Equivalent to bitfield "ADC_CFGR_EXTEN" positi
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - injected trigger source                                                  */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - injected trigger edge                                                    */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 4


 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                   compatibility with some ADC on ot
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                   having this setting set by HW def
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK           (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL)  << (4U 
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK             (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U * 
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  ( 2UL) /* Equivalent to bitfield "ADC_JSQR_JEXTSEL" posi
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   ( 6UL) /* Equivalent to bitfield "ADC_JSQR_JEXTEN" posit
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL)              /* Equivalent to bitfield "ADC_CHAN
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    position in register            
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MA
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_ID_INTERNAL_CH_MASK)
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   >> [Position of bitfield "ADC_CHANNEL_NUMBER_MASK" in register]) */
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) /* Marker of internal channel for other A
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                              of different ADC internal channels map
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                              number on different ADC instances */
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                (0x00000000UL)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 5


 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                (0x02000000UL)
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SMPRX_REGOFFSET_POS            (25UL)           /* Position of bits ADC_SMPRx_REGOFFSET
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                in ADC_CHANNEL_SMPRX_REGOFFSET_MASK 
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           /* Equivalent to bitfield "ADC_CHANNEL_
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                position in register */
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* channels literals definition.                                              */
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER               (0x00000000UL)
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER               (ADC_CFGR_AWD1CH_0)
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER               (ADC_CFGR_AWD1CH_1)
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER               (ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER               (ADC_CFGR_AWD1CH_2)
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0)
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1)
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER               (ADC_CFGR_AWD1CH_3)
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER               (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_0)
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1)
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2)
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | \
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4)
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* channels literals definition.                                              */
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* channels literals definition.                                              */
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Value shifted are equivalent to bitfield "ADC_SMPRx_SMPy" position         */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 6


 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* in register.                                                               */
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOF
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* the relevant bits for:                                                     */
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* B
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to perform of shift when single mode is selected, shift 
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channels bits range. */
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL) /* Selection of 1 bit to discriminate di
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mask of bit */
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)         /* Selection of 1 bit to discriminate di
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            position of bit */
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bi
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_SINGLEDIFF_CALIB_F_BIT_D to perform a shift of 4 ran
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 series)).         */
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   selection on groups.                                                     */
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 7


 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | 
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_POS          (20UL)                      /* Position of bits ADC_AWD_
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                           in ADC_AWD_CRX_REGOFFSET_
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)      /* Position of bits ADC
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                in ADC_AWD_TRX_REGOF
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   /* Selection of 1 bit t
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                threshold high: mask
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           /* Selection of 1 bit t
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                threshold high: posi
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                position to perform 
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC offset instance configuration */
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 (0x00000000UL)
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 (0x00000001UL)
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 (0x00000002UL)
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 (0x00000003UL)
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET \
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET)
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* ADC registers bits positions */
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS         ( 3UL) /* Equivalent to bitfield "ADC_CFGR_RES" position
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (22UL) /* Equivalent to bitfield "ADC_CFGR_AWD1SGL" posi
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS      (23UL) /* Equivalent to bitfield "ADC_CFGR_AWD1EN" posit
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (24UL) /* Equivalent to bitfield "ADC_CFGR_JAWD1EN" posi
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS          (16UL) /* Equivalent to bitfield "ADC_TR1_HT1" position 
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* ADC registers bits groups */
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADEN | ADC_CR_ADDIS \
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CR_JADSTART | ADC_CR_JADSTP \
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CR_ADSTART | ADC_CR_ADSTP)            /* ADC regi
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            HW property "rs": Software can read as well as set this 
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Writing '0' has no effect on the bit value. */
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* ADC internal channels related definitions */
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage referen
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            parameter VREFINT_CAL: VrefInt ADC raw data acquired at 
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 8


 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define VREFINT_CAL_VREF                   ( 3000UL)                    /* Analog voltage reference
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with which VrefInt has been calibrated in production
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-10 mV) (unit: mV). */
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Temperature sensor */
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF75A8UL)) /* Address of parameter TS_
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            temperature sensor ADC raw data acquired at temperature 
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF75CAUL)) /* Address of parameter TS_
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            temperature sensor ADC raw data acquired at temperature 
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            TEMPSENSOR_CAL2_TEMP (tolerance: +-5 DegC), Vref+ = 3.0 
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30L)           /* Temperature at which tem
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (110L)                       /* Temperature at which tem
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (130L)                       /* Temperature at which tem
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG          (3000UL)                     /* Analog voltage reference
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with which temperature sensor has been calibrated in pro
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance +-10 mV) (unit: mV). */
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a register from a register basis from which an offset
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is applied.
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Pointer to register address
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 9


 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and multimode
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sharing the same ADC common instance):
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         disabled.
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note On this STM32 series, if ADC group injected is u
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    constraints between ADC clock and AHB clock must
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    Refer to reference manual.
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetCommonClock(). */
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              (for devices with several ADC instances).
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetMultimode(). */
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiDMATransfer(). */
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiTwoSamplingDelay(). */
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of ADC group injected depends on STM32 series).
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC state:
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance must be disabled.
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 10


 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         refer to description of each function for setting
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         conditioned to ADC state.
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t Resolution;                  /*!< Set ADC resolution.
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_RESOLU
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetResolution(). */
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_DATA_A
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetDataAlignment(). */
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t LowPowerMode;                /*!< Set ADC low power mode.
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_LP_MOD
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetLowPowerMode(). */
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (functions with prefix "REG").
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC state:
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance must be disabled.
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         refer to description of each function for setting
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         conditioned to ADC state.
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              from external peripheral (timer event, external interr
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note On this STM32 series, setting trigger source to 
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    set trigger polarity to rising edge(default sett
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    with some ADC on other STM32 series having this 
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    default value).
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    @ref LL_ADC_REG_SetTriggerEdge().
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetTriggerSource(). */
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 11


 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerLength(). */
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              and scan conversions interrupted every selected number
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                     enabled (scan length of 2 ranks or more).
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerDiscont(). */
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are performed in single mode (one conversi
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              continuous mode (after the first trigger, following co
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              successively automatically).
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    and discontinuous mode.
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetContinuousMode(). */
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              by DMA, and DMA requests mode.
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetDMATransfer(). */
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              data preserved or overwritten.
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetOverrun(). */
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (functions with prefix "INJ").
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC state:
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance must be disabled.
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         refer to description of each function for setting
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         conditioned to ADC state.
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 12


 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: inte
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              or from external peripheral (timer event, external int
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note On this STM32 series, setting trigger source to 
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    set trigger polarity to rising edge (default set
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    compatibility with some ADC on other STM32 serie
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    setting set by HW default value).
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    @ref LL_ADC_INJ_SetTriggerEdge().
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetTriggerSource(). */
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetSequencerLength(). */
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: s
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              and scan conversions interrupted every selected number
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note This parameter has an effect only if group injec
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    enabled (scan length of 2 ranks or more).
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetSequencerDiscont(). */
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              regular.
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Note: This parameter must be set to set to independent
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    trigger source is set to an external trigger.
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetTrigAuto(). */
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end o
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion */
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end o
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversions */
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overr
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end o
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       /*!< ADC flag ADC group injected end 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 13


 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversion */
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       /*!< ADC flag ADC group injected end 
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversions */
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      /*!< ADC flag ADC group injected cont
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overflow */
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 *
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 *
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 *
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master in
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave ins
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master gr
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave gro
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master gr
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave gro
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master gr
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overrun */
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave gro
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overrun */
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master gr
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sampling phase */
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave gro
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sampling phase */
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master gr
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave gro
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master gr
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave gro
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  /*!< ADC flag ADC multimode master gr
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    contexts queue overflow */
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  /*!< ADC flag ADC multimode slave gro
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    contexts queue overflow */
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master an
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC master */
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave ana
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC slave */
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master an
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC master */
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave ana
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC slave */
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master an
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC master */
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave ana
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC slave */
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 14


 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance re
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regul
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversion */
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regul
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversions */
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regul
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regul
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    phase */
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     /*!< ADC interruption ADC group injec
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversion */
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     /*!< ADC interruption ADC group injec
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversions */
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    /*!< ADC interruption ADC group injec
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overflow */
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watc
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watc
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watc
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* DMA transfer.                                                              */
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA        (0x00000000UL)      /* ADC group regular conversion data
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (corresponding to register DR) to be used with ADC confi
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mode. Without DMA transfer, register accessed by LL func
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            @ref LL_ADC_REG_ReadConversionData32() and other
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            functions @ref LL_ADC_REG_ReadConversionDatax() */
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI  (0x00000001UL)      /* ADC group regular conversion data
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (corresponding to register CDR) to be used with ADC conf
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (available on STM32 devices with several ADC instances).
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Without DMA transfer, register accessed by LL function
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            @ref LL_ADC_REG_ReadMultiConversionData32() */
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                    /*!< ADC synchrono
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            AHB clock without prescaler */
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1)                    /*!< ADC synchrono
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            AHB clock with prescaler division by 2 */
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0) /*!< ADC synchrono
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            AHB clock with prescaler division by 4 */
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                      /*!< ADC asynchronou
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 15


 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                   /*!< ADC asynchronou
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 2 */
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1)                   /*!< ADC asynchronou
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 4 */
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 6 */
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2)                   /*!< ADC asynchronou
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 8 */
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 10 */
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1) /*!< ADC asynchronou
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 12 */
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 \
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_PRESC_0)                  /*!< ADC asynchrono
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 16  */
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                   /*!< ADC asynchronou
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 32 */
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 64 */
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) /*!< ADC asynchronou
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 128 */
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 \
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_PRESC_0)                  /*!< ADC asynchrono
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 256 */
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)       /*!< ADC measurement paths all disa
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)     /*!< ADC measurement path to intern
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)       /*!< ADC measurement path to intern
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                      temperature sensor */
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)     /*!< ADC measurement path to intern
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      /*!< ADC resolution 
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   /*!< ADC resolution 
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   /*!< ADC resolution 
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   /*!< ADC resolution 
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 16


 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)     /*!< ADC conversion data alignment: r
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (alignment on data register LSB bit 0)*/
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)   /*!< ADC conversion data alignment: l
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (alignment on data register MSB bit 15)*/
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                (0x00000000UL)     /*!< No ADC low power mode activated 
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)  /*!< ADC low power mode auto delay: D
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mode, ADC conversions are performed only when necessary
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (when previous ADC conversion data is read).
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            See description with function @ref LL_ADC_SetLowPowerMod
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset instance
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset instance 1: ADC chann
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset instance 2: ADC chann
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset instance 3: ADC chann
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset instance 4: ADC chann
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         /*!< ADC offset disabled
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (setting offset instance wise) */
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  /*!< ADC offset enabled
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (setting offset instance wise) */
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               (0x00000001UL)     /*!< ADC group regular (available on 
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              (0x00000002UL)     /*!< ADC group injected (not availabl
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 17


 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            devices)*/
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL)     /*!< ADC both groups regular and inje
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP \
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_0_BITFIELD)                       /*!< AD
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP \
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_1_BITFIELD)                       /*!< AD
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP \
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_2_BITFIELD)                       /*!< AD
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP \
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_3_BITFIELD)                       /*!< AD
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP \
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_4_BITFIELD)                       /*!< AD
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP \
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_5_BITFIELD)                       /*!< AD
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP \
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_6_BITFIELD)                       /*!< AD
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP \
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_7_BITFIELD)                       /*!< AD
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP \
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_8_BITFIELD)                       /*!< AD
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP \
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_9_BITFIELD)                       /*!< AD
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP \
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_10_BITFIELD)                      /*!< AD
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP \
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_11_BITFIELD)                      /*!< AD
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP \
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_12_BITFIELD)                      /*!< AD
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP \
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_13_BITFIELD)                      /*!< AD
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP \
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_14_BITFIELD)                      /*!< AD
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP \
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_15_BITFIELD)                      /*!< AD
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | \
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_16_BITFIELD)                        /*!< ADC
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | \
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_17_BITFIELD)                        /*!< ADC
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | \
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_18_BITFIELD)                        /*!< ADC
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_0  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to VrefInt: Internal voltage reference.
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            On STM32L4, ADC channel available only on ADC instance: 
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to internal temperature sensor.
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            On STM32L4, ADC channel available only on ADC instances:
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to Vbat/3: Vbat voltage through a divider ladd
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to have channel voltage always below Vdda.
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            On STM32L4, ADC channel available only on ADC instances:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 18


 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && !defined(ADC2)
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH1             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | \
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 1, channel specific to ADC1. T
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            shared with ADC internal channel connected to internal t
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            selection is done using function @ref LL_ADC_SetCommonPa
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH2             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | \
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 2, channel specific to ADC1. T
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            shared with ADC internal channel connected to Vbat,
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            selection is done using function @ref LL_ADC_SetCommonPa
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC2)
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH1_ADC2        (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | \
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 1, channel specific to ADC2 */
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH2_ADC2        (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | \
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 2, channel specific to ADC2 */
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC3)
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH1_ADC3        (LL_ADC_CHANNEL_14 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 1, channel specific to ADC3 */
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH2_ADC3        (LL_ADC_CHANNEL_15 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 2, channel specific to ADC3 */
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC3 */
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC1 && !ADC2 */
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                        /*
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger internal: SW start. */
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | \
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO. 
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | \
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO2.
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       /*
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | \
 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 TRGO. 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 19


1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | \
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 channe
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 TRGO. 
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | \
1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 TRGO. 
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | \
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 channe
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM6 TRGO. 
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | \
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO. 
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO2.
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM15 TRGO.
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | \
1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: external in
1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (ADC_CFGR_EXTEN_0)                      /*!< ADC group r
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to rising edge */
1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1)                      /*!< ADC group r
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to falling edge */
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   /*!< ADC group r
1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to both rising and falling edges */
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 20


1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)     /*!< ADC conversions performed in sin
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            one conversion per trigger */
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)    /*!< ADC conversions performed in con
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            after the first trigger, following conversions launched 
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            automatically */
1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)     /*!< ADC conversions are not transfer
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (ADC_CFGR_DMAEN)   /*!< ADC conversion data are transfer
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            in limited mode (one shot mode): DMA transfer requests a
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            number of DMA data transfers (number of ADC conversions)
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            This ADC mode is intended to be used with DMA mode non-c
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    /*!< ADC conversio
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            transferred by DMA, in unlimited mode: DMA transfer requ
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            whatever number of DMA data transferred (number of ADC c
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            This ADC mode is intended to be used with DMA mode circu
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_CFGR_DFSDMCFG) &&defined(DFSDM1_Channel0)
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DFSDM_TRANSFER ADC group regular - DFSDM transfer of ADC conversion dat
1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DFSDM_TRANSFER_NONE     (0x00000000UL)      /*!< ADC conversions are not transfe
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DFSDM_TRANSFER_ENABLE   (ADC_CFGR_DFSDMCFG) /*!< ADC conversion data are transfe
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            post processing. The ADC conversion data format must be 
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            right aligned, refer to reference manual.
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            DFSDM transfer cannot be used if DMA transfer is enabled
1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_CFGR_DFSDMCFG */
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON_CONFIG ADC instance - ADC sampling time common configur
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      /*!< ADC sampling time let to d
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) /*!< ADC additional sampling ti
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            cycles replacing 2.5 ADC clock cycles (this applies to a
1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with selection sampling time 2.5 ADC clock cycles, whate
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            on ADC groups regular or injected). */
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 21


1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)     /*!< ADC group regular behavior in ca
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    data preserved */
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)  /*!< ADC group regular behavior in ca
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    data overwritten */
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                 /*!< ADC group regular se
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (equivalent to sequencer of 1 rank: ADC conversion on on
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (ADC_SQR1_L_0)                 /*!< ADC group regular se
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 2 ranks in the sequence */
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (ADC_SQR1_L_1)                 /*!< ADC group regular se
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 3 ranks in the sequence */
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (ADC_SQR1_L_1 | ADC_SQR1_L_0)  /*!< ADC group regular se
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 4 ranks in the sequence */
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (ADC_SQR1_L_2)                 /*!< ADC group regular se
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 5 ranks in the sequence */
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_0)  /*!< ADC group regular se
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 6 ranks in the sequence */
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1) /*!< ADC group regular seq
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 7 ranks in the sequence */
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1 \
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 8 ranks in the sequence */
1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3)                 /*!< ADC group regular se
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 9 ranks in the sequence */
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0)  /*!< ADC group regular se
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 10 ranks in the sequence */
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1)  /*!< ADC group regular se
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 11 ranks in the sequence */
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 \
1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 12 ranks in the sequence */
1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2)  /*!< ADC group regular se
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 13 ranks in the sequence */
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 14 ranks in the sequence */
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_1)                /*!< ADC group regular s
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 15 ranks in the sequence */
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular s
1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                               with 16 ranks in the 
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 22


1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                          /*!< ADC group r
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode disable */
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR_DISCEN)                       /*!< ADC group r
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  /*!< ADC group r
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enabled with sequence interruption ev
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN)  /*!< ADC group r
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 \
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCEN)   /*!< ADC group 
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_0 \
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  /*!< ADC group
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 1 */
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 2 */
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 3 */
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 4 */
1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 5 */
1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 6 */
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 7 */
1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 8 */
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 9 */
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 10 */
1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 11 */
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 12 */
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 23


1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 13 */
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 14 */
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 15 */
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 16 */
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                        /*
1244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger internal: SW start. */
1245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       /*
1246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO. 
1247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO2.
1250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
1253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 TRGO. 
1257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | \
1259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 channe
1261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
1264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 TRGO. 
1266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
1268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | \
1273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | \
1282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 TRGO. 
1284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 24


1286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM6 TRGO. 
1288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | \
1290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 channe
1292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | \
1295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO. 
1297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | \
1299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO2.
1301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
1303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | \
1304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM15 TRGO.
1306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | \
1308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: external in
1310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to rising edge */
1320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to falling edge */
1322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to both rising and falling edges */
1324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)     /*!< ADC group injected conversion tr
1332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Setting mandatory if ADC group injected injected trigger
1333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            an external trigger. */
1334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)   /*!< ADC group injected conversion tr
1335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular. Setting compliant only with group injected trig
1336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            SW start, without any further action on  ADC group injec
1337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            or stop: in this case, ADC group injected is controlled 
1338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular. */
1339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 25


1343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE  ADC group injected - Context queue mode
1344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)   /* Group injected sequence context 
1347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            and can contain up to 2 contexts. When all contexts have
1348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            the queue maintains the last context active perpetually.
1349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)   /* Group injected sequence context 
1350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            and can contain up to 2 contexts. When all contexts have
1351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            the queue is empty and injected group triggers are disab
1352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS) /* Group injected sequence context 
1353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            only 1 sequence can be configured and is active perpetua
1354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  /*!< ADC group injected 
1362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (equivalent to sequencer of 1 rank: ADC conversion on on
1363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 2 ranks in the sequence */
1365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 3 ranks in the sequence */
1367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 4 ranks in the sequence */
1369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)     /*!< ADC group injected sequencer dis
1377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            disable */
1378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN) /*!< ADC group injected sequencer dis
1379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            enable with sequence interruption every rank */
1380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET \
1388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) /*!< ADC group inj
1389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET \
1390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) /*!< ADC group inj
1391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET \
1392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) /*!< ADC group inj
1393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET \
1394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) /*!< ADC group inj
1395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 26


1400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)       /*!< Sampling time 2.5 ADC clock cy
1403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_6CYCLES_5      (ADC_SMPR2_SMP10_0)  /*!< Sampling time 6.5 ADC clock cy
1404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_12CYCLES_5     (ADC_SMPR2_SMP10_1)  /*!< Sampling time 12.5 ADC clock c
1405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_24CYCLES_5     (ADC_SMPR2_SMP10_1 \
1406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 24.5 ADC clock 
1407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2)  /*!< Sampling time 47.5 ADC clock c
1408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2 \
1409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 92.5 ADC clock 
1410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 \
1411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_1) /*!< Sampling time 247.5 ADC clock
1412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 \
1413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_1 \
1414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 640.5 ADC clock
1415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         /*!< A
1423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            set to single ended (literal also used to set calibratio
1424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         /*!< A
1425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            set to differential (literal also used to set calibratio
1426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            set to both single ended and differential (literal used 
1428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            calibration factors) */
1429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK \
1437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog numbe
1438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK \
1439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_AWD_CR2_REGOFFSET) /*!< ADC analog watchdog numbe
1440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK \
1441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_AWD_CR3_REGOFFSET) /*!< ADC analog watchdog numbe
1442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
1447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 (0x00000000UL)                           /*!< ADC analog
1450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            disabled */
1451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK \
1452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN)                       /*!< ADC analo
1453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of all channels, converted by group regular only */
1454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK \
1455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN)                      /*!< ADC analo
1456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of all channels, converted by group injected only */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 27


1457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK \
1458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN)    /*!< ADC analo
1459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of all channels, converted by either group regular or in
1460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by group regular only
1463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by group injected onl
1466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by either group regul
1470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by group regular only
1473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by group injected onl
1476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by either group regul
1480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by group regular only
1483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by group injected onl
1486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by either group regul
1490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by group regular only
1493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by group injected onl
1496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by either group regul
1500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by group regular only
1503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by group injected onl
1506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by either group regul
1510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by group regular only
1513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 28


1514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by group injected onl
1516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by either group regul
1520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by group regular only
1523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by group injected onl
1526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by either group regul
1530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by group regular only
1533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by group injected onl
1536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by either group regul
1540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by group regular only
1543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by group injected onl
1546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by either group regul
1550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by group regular only
1553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by group injected onl
1556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by either group regul
1560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) \
1561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by group regular onl
1563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) \
1564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by group injected on
1566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)\
1567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by either group regu
1570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 29


1571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by group regular onl
1573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by group injected on
1576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by either group regu
1580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by group regular onl
1583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by group injected on
1586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by either group regu
1590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by group regular onl
1593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by group injected on
1596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by either group regu
1600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by group regular onl
1603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by group only */
1606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by either group regu
1610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            monitoring of ADC channel ADCx_IN15, converted by group 
1613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN15, converted by group injected on
1616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN15, converted by either group
1620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular or injected */
1621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by group regular onl
1624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by group injected on
1627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 30


1628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by either group regu
1631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by group regular onl
1634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by group injected on
1637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by either group regu
1641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by group regular onl
1644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by group injected on
1647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by either group
1651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular or injected */
1652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) \
1653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal
1655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage reference, converted by group regular only */
1656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) \
1657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal
1659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage reference, converted by group injected only */
1660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) \
1661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal
1664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage reference, converted by either group regular or 
1665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR    & ADC_CHANNEL_ID_MASK) \
1666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            converted by group regular only */
1669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR    & ADC_CHANNEL_ID_MASK) \
1670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            converted by group injected only */
1673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR    & ADC_CHANNEL_ID_MASK) \
1674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            converted by either group regular or injected */
1678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) \
1679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/3: Vbat
1681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage through a divider ladder of factor 1/3 to have c
1682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            always below Vdda, converted by group regular only */
1683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) \
1684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 31


1685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/3: Vbat
1686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage through a divider ladder of factor 1/3 to have c
1687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            always below Vdda, converted by group injected only */
1688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) \
1689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL
1690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/3: Vbat
1691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage through a divider ladder of factor 1/3 to have c
1692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            always below Vdda */
1693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && !defined(ADC2)
1694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_REG          ((LL_ADC_CHANNEL_DAC1CH1       & ADC_CHANNEL_ID_MASK) \
1695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group regular onl
1698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_INJ          ((LL_ADC_CHANNEL_DAC1CH1       & ADC_CHANNEL_ID_MASK) \
1699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group injected on
1702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_REG_INJ      ((LL_ADC_CHANNEL_DAC1CH1       & ADC_CHANNEL_ID_MASK) \
1703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by either group regu
1707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_REG          ((LL_ADC_CHANNEL_DAC1CH2       & ADC_CHANNEL_ID_MASK) \
1708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group regular onl
1711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_INJ          ((LL_ADC_CHANNEL_DAC1CH2       & ADC_CHANNEL_ID_MASK) \
1712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group injected on
1715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_REG_INJ      ((LL_ADC_CHANNEL_DAC1CH2       & ADC_CHANNEL_ID_MASK) \
1716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by either group regu
1720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC2)
1721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  & ADC_CHANNEL_ID_MASK) \
1722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group regular onl
1725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  & ADC_CHANNEL_ID_MASK) \
1726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group injected on
1729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC2  & ADC_CHANNEL_ID_MASK) \
1730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by either group regu
1734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  & ADC_CHANNEL_ID_MASK) \
1735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group regular onl
1738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  & ADC_CHANNEL_ID_MASK) \
1739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group injected on
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 32


1742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC2  & ADC_CHANNEL_ID_MASK) \
1743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by either group regu
1747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC3)
1748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC3_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC3  & ADC_CHANNEL_ID_MASK) \
1749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group regular onl
1752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ     ((LL_ADC_CHANNEL_DAC1CH1_ADC3  & ADC_CHANNEL_ID_MASK) \
1753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group injected on
1756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC3  & ADC_CHANNEL_ID_MASK) \
1757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by either group regu
1761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC3_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC3  & ADC_CHANNEL_ID_MASK) \
1762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group regular onl
1765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ     ((LL_ADC_CHANNEL_DAC1CH2_ADC3  & ADC_CHANNEL_ID_MASK) \
1766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group injected on
1769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC3  & ADC_CHANNEL_ID_MASK) \
1770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by either group regu
1774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC3 */
1775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC1 && !ADC2 */
1776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1)      /*!< ADC analog watchdog threshold hi
1784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (ADC_TR1_LT1)      /*!< ADC analog watchdog threshold lo
1785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 \
1786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_TR1_LT1)     /*!< ADC analog watchdog both thresh
1787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            concatenated into the same data */
1788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
1793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DISABLE                 (0x00000000UL)                      /*!< ADC oversamplin
1796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (ADC_CFGR2_ROVSE)                   /*!< ADC oversamplin
1797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC group regular. If group injected interrupts group re
1798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            when ADC group injected is triggered, the oversampling o
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 33


1799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            is temporary stopped and continued afterwards. */
1800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM | ADC_CFGR2_ROVSE) /*!< ADC oversamplin
1801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC group regular. If group injected interrupts group re
1802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            when ADC group injected is triggered, the oversampling o
1803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            is resumed from start (oversampler buffer reset). */
1804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJECTED            (ADC_CFGR2_JOVSE)                   /*!< ADC oversamplin
1805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC group injected. */
1806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*!< ADC oversamplin
1807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            both ADC groups regular and injected. If group injected 
1808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular: when ADC group injected is triggered, the overs
1809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular is resumed from start (oversampler buffer reset)
1810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
1815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_REG_CONT                (0x00000000UL)     /*!< ADC oversampling discontinuous m
1818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (all conversions of oversampling ratio are done from 1 trigger) */
1819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)  /*!< ADC oversampling discontinuous m
1820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mode (each conversion of oversampling ratio needs a trig
1821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
1826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                        /*!< ADC oversampl
1829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_4                 (ADC_CFGR2_OVSR_0)                    /*!< ADC oversampl
1832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_8                 (ADC_CFGR2_OVSR_1)                    /*!< ADC oversampl
1835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_16                (ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampl
1838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2)                    /*!< ADC oversampl
1841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_0) /*!< ADC oversampl
1844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1) /*!< ADC oversampl
1847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 \
1850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR2_OVSR_0)                   /*!< ADC oversamp
1851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 34


1856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data right shift
1858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                        /*!< ADC oversampl
1861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data is not divided to resul
1862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion data) */
1863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_1           (ADC_CFGR2_OVSS_0)                    /*!< ADC oversampl
1864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_2           (ADC_CFGR2_OVSS_1)                    /*!< ADC oversampl
1867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_3           (ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampl
1870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_4           (ADC_CFGR2_OVSS_2)                    /*!< ADC oversampl
1873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_5           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) /*!< ADC oversampl
1876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_6           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1) /*!< ADC oversampl
1879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_7           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 \
1882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR2_OVSS_0)                   /*!< ADC oversamp
1883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3)                    /*!< ADC oversampl
1886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                    /*!< ADC dual mode dis
1897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            independent mode) */
1898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1) /*!< ADC dual mode ena
1899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            simultaneous */
1900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 \
1901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_DUAL_0)                  /*!< ADC dual mode e
1902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular interleaved */
1903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            simultaneous */
1905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            alternate trigger. Works only with external triggers (no
1907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (ADC_CCR_DUAL_0)                  /*!< ADC dual mode ena
1908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular simultaneous + group injected simultaneous */
1909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (ADC_CCR_DUAL_1)                  /*!< ADC dual mode ena
1910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular simultaneous + group injected alternate trigger 
1911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular interleaved + group injected simultaneous */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 35


1913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                    /*!< ADC multimode g
1921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA: each ADC uses its 
1922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              with its individual DMA transfer settings */
1923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (ADC_CCR_MDMA_1)                  /*!< ADC multimode g
1924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in limited mode (one shot mode): DMA tran
1926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              are stopped when number of DMA data transfers (number 
1927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              is reached. This ADC mode is intended to be used with 
1928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              non-circular. Setting for ADC resolution of 12 and 10 
1929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!< ADC multimode g
1930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in limited mode (one shot mode): DMA tran
1932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              are stopped when number of DMA data transfers (number 
1933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              is reached. This ADC mode is intended to be used with 
1934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              non-circular. Setting for ADC resolution of 8 and 6 bi
1935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1) /*!< ADC multimode g
1936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in unlimited mode: DMA transfer requests 
1938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              whatever number of DMA data transferred (number of ADC
1939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This ADC mode is intended to be used with DMA mode cir
1940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Setting for ADC resolution of 12 and 10 bits */
1941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 \
1942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                               | ADC_CCR_MDMA_0)                 /*!< ADC multimode 
1943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in unlimited mode: DMA transfer requests 
1945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              whatever number of DMA data transferred (number of ADC
1946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This ADC mode is intended to be used with DMA mode cir
1947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Setting for ADC resolution of 8 and 6 bits */
1948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                      /*!< ADC multimode d
1956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 1 ADC clock cycle */
1957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (ADC_CCR_DELAY_0)                   /*!< ADC multimode d
1958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 2 ADC clock cycles */
1959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (ADC_CCR_DELAY_1)                   /*!< ADC multimode d
1960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 3 ADC clock cycles */
1961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 4 ADC clock cycles */
1963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (ADC_CCR_DELAY_2)                   /*!< ADC multimode d
1964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 5 ADC clock cycles */
1965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 6 ADC clock cycles */
1967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1) /*!< ADC multimode d
1968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 7 ADC clock cycles */
1969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 36


1970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_DELAY_0)                  /*!< ADC multimode 
1971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 8 ADC clock cycles */
1972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3)                   /*!< ADC multimode d
1973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 9 ADC clock cycles */
1974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 10 ADC clock cycles */
1976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1) /*!< ADC multimode d
1977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 11 ADC clock cycles */
1978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 \
1979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_DELAY_0)                  /*!< ADC multimode 
1980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 12 ADC clock cycles */
1981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
1986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (ADC_CDR_RDATA_MST) /*!< In multimode, selection among s
1989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            instances: ADC master */
1990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV) /*!< In multimode, selection among s
1991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            instances: ADC slave */
1992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV \
1993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CDR_RDATA_MST) /*!< In multimode, selection among
1994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            instances: both ADC master and ADC slave */
1995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LEGACY ADC literals legacy naming
2002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SW_START           (LL_ADC_REG_TRIG_SOFTWARE)
2005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CC1       (LL_ADC_REG_TRIG_EXT_TIM1_CH1)
2006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CC2       (LL_ADC_REG_TRIG_EXT_TIM1_CH2)
2007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CC3       (LL_ADC_REG_TRIG_EXT_TIM1_CH3)
2008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CC2       (LL_ADC_REG_TRIG_EXT_TIM2_CH2)
2009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CC4       (LL_ADC_REG_TRIG_EXT_TIM3_CH4)
2010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CC4       (LL_ADC_REG_TRIG_EXT_TIM4_CH4)
2011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SW_START           (LL_ADC_INJ_TRIG_SOFTWARE)
2013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CC4       (LL_ADC_INJ_TRIG_EXT_TIM1_CH4)
2014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CC1       (LL_ADC_INJ_TRIG_EXT_TIM2_CH1)
2015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CC1       (LL_ADC_INJ_TRIG_EXT_TIM3_CH1)
2016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CC3       (LL_ADC_INJ_TRIG_EXT_TIM3_CH3)
2017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CC4       (LL_ADC_INJ_TRIG_EXT_TIM3_CH4)
2018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CC4       (LL_ADC_INJ_TRIG_EXT_TIM8_CH4)
2019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_NONE         (LL_ADC_OVS_SHIFT_NONE)
2021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_1            (LL_ADC_OVS_SHIFT_RIGHT_1)
2022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_2            (LL_ADC_OVS_SHIFT_RIGHT_2)
2023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_3            (LL_ADC_OVS_SHIFT_RIGHT_3)
2024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_4            (LL_ADC_OVS_SHIFT_RIGHT_4)
2025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_5            (LL_ADC_OVS_SHIFT_RIGHT_5)
2026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_6            (LL_ADC_OVS_SHIFT_RIGHT_6)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 37


2027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_7            (LL_ADC_OVS_SHIFT_RIGHT_7)
2028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_8            (LL_ADC_OVS_SHIFT_RIGHT_8)
2029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HELPER_MACRO  Definitions of constants used by helper macro
2035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_TEMPERATURE_CALC_ERROR      ((int16_t)0x7FFF)  /* Temperature calculation error usin
2038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  @ref __LL_ADC_CALC_TEMPERATURE(), 
2039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  calibration parameters. This value
2040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  (to fit on signed word or double w
2041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  to an inconsistent temperature val
2042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
2047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
2048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         not timeout values.
2049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
2050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         above each literal definition.
2051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
2055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       not timeout values.                                                  */
2056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
2057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
2058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
2059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
2060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       STM32 series:                                                        */
2061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 112/fADC.                   */
2062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
2063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
2064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
2065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
2066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
2067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         cycles                                                             */
2068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
2069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         configuration.                                                     */
2070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
2071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
2073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
2074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
2075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: us                                                                   */
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL)           /*!< Delay for ADC stabilization time
2077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                               regulator start-up time) */
2078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
2080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
2081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* parameter "tstart_vrefint").                                               */
2082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: us                                                                   */
2083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US           ( 12UL)        /*!< Delay for internal voltage refer
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 38


2084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    time */
2085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
2087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
2088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* parameter "tSTART").                                                       */
2089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: us                                                                   */
2090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US        (120UL)        /*!< Delay for temperature sensor sta
2091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US ( 15UL)        /*!< Delay for temperature sensor buf
2092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    time (starting from ADC enable, 
2093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    @ref LL_ADC_Enable()) */
2094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
2096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: On this STM32 series, a minimum number of ADC clock cycles           */
2097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
2098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
2099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
2100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
2101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
2102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES   (  4UL)        /*!< Delay required between ADC end o
2103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    and ADC enable */
2104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
2115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
2116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
2120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Write a value in ADC register
2125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
2126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG__ Register to be written
2127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
2128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
2129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
2131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Read a value in ADC register
2134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
2135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG__ Register to be read
2136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Register value
2137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
2139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 39


2141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
2144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
2149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
2150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Example:
2151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
2152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           will return decimal number "4".
2153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
2154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number is returned, either defined with number
2155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
2156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
2195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
2197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ?                               \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 40


2198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                       \
2199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
2200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                       \
2201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                       \
2202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                       \
2203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (uint32_t)POSITION_VAL((__CHANNEL__))                                               \
2204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                       \
2205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
2209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from number in decimal format.
2210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Example:
2211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
2212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
2213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
2214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
2253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
2254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 41


2255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
2258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9UL) ?                                                                     
2259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                               
2260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |     
2261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                              |    
2262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))      
2263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                               
2264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                               
2265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                               
2266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
2267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
2268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_PO
2269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                               
2270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
2274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
2275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
2276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC internal channel:
2277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
2278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
2279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
2280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
2281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
2284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
2285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         returned from ADC registers,
2286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         because internal and external channels share the same channel
2287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         parameters definitions of driver.
2289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 42


2312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
2328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                       connected to a GPIO pin).
2329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
2330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
2332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
2333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
2336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
2339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
2340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
2341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
2342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
2343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a value defined from parameter definition of
2344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
2346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC registers.
2347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 43


2369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
2388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
2389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
2390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
2391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
2392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
2407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
2408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
2411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
2412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
2413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
2416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or a value from functions where a channel number is
2418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         returned from ADC registers,
2419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         because internal and external channels share the same channel
2420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         parameters definitions of driver.
2422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 44


2426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.
2440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
2441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
2442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined (ADC1) && defined (ADC2) && defined (ADC3)
2444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1) ?                                              \
2446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                           \
2447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
2448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
2449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \
2450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                           \
2451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                           \
2452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ((__ADC_INSTANCE__) == ADC2) ?                                              \
2453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (                                                                          \
2454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                         \
2455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                         \
2456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                            \
2457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     )                                                                          \
2458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     :                                                                          \
2459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__ADC_INSTANCE__) == ADC3) ?                                             \
2460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      (                                                                         \
2461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                        \
2462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                        \
2463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                        \
2464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC3) ||                        \
2465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC3)                           \
2466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      )                                                                         \
2467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      :                                                                         \
2468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      (0UL)                                                                     \
2469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined (ADC1) && defined (ADC2)
2471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1) ?                                              \
2473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                           \
2474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
2475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
2476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \
2477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                           \
2478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                           \
2479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ((__ADC_INSTANCE__) == ADC2) ?                                              \
2480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (                                                                          \
2481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                         \
2482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                         \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 45


2483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                            \
2484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     )                                                                          \
2485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     :                                                                          \
2486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (0UL)                                                                      \
2487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined (ADC1)
2489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (                                                                            \
2491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
2492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
2493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)       ||                            \
2494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1)    ||                            \
2495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2)                                  \
2496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined (ADC1) && defined (ADC2) && defined (ADC3) */
2498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
2501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
2502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from sequencer channel and groups definition.
2503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
2504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example:
2505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
2506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
2507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
2508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 46


2540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
2547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
2548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
2549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
2551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
2552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
2553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
2554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
2556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
2557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
2558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
2559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
2560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
2561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
2562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
2563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
2564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
2565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
2566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
2567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
2568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
2569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
2570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
2571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
2572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
2573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
2574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
2575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
2576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
2577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
2578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
2579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
2580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
2581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
2582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
2583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
2584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
2585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
2586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
2587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
2588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
2589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
2590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
2591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
2592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
2593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
2594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
2595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 47


2597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
2600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
2605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
2608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
2617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
2618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
2619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(4)
2620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(4)
2621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (4)
2622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(4)
2623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(4)
2624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (4)
2625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG          (0)(2)(5)
2626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_INJ          (0)(2)(5)
2627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG_INJ         (2)(5)
2628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG          (0)(2)(5)
2629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_INJ          (0)(2)(5)
2630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG_INJ         (2)(5)
2631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     (0)(2)(6)
2632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     (0)(2)(6)
2633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ    (2)(6)
2634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     (0)(2)(6)
2635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     (0)(2)(6)
2636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ    (2)(6)
2637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG     (0)(3)(6)
2638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ     (0)(3)(6)
2639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ    (3)(6)
2640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG     (0)(3)(6)
2641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ     (0)(3)(6)
2642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ    (3)(6)
2643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (0) On STM32L4, parameter available only on analog watchdog number: AWD1.\n
2645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.
2649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.
2651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 48


2654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                  
2655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                               
2656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                          
2657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                 
2658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                               
2659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) 
2660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         different of 12 bits.
2666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
2667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or @ref LL_ADC_SetAnalogWDThresholds().
2668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            (< ADCx param >,
2672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            );
2674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
2680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
2683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         different of 12 bits.
2689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            );
2696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
2702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
2705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC analog watchdog threshold high
2709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or low from raw value containing both thresholds concatenated.
2710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 49


2711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, to get analog watchdog threshold high from the register raw value:
2712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both
2713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
2714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
2715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
2716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)          
2720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_
2721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    & LL_ADC_AWD_THRESHOLD_LOW)
2722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
2726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationFactor().
2727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and differential ended to 0x2A:
2729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_SetCalibrationFactor(
2730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC1,
2731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)
2738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
2743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
2754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_C
2755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to select, from a ADC instance, to which ADC instance
2760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         it has a dependence in multimode (ADC master of the corresponding
2761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC common instance).
2762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of device with multimode available and a mix of
2763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instances compliant and not compliant with multimode feature,
2764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instances not compliant with multimode feature are
2765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         considered as master instances (do not depend to
2766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         any other ADC instance).
2767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 50


2768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval __ADCx__ ADC instance master of the corresponding ADC common instance
2769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC2)
2771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((((__ADCx__) == ADC2))?                                                   \
2773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (ADC1)                                                                    \
2774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                         \
2775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (__ADCx__)                                                                \
2776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
2778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (__ADCx__)
2780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC2 */
2781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
2786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
2789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC common register instance
2792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && defined(ADC2) && defined(ADC3)
2794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (ADC123_COMMON)
2796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC1) && defined(ADC2)
2797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (ADC12_COMMON)
2799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
2800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (ADC1_COMMON)
2802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined(ADC1) && defined(ADC2) && defined(ADC3) */
2803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC common instance are disabled.
2807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
2809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are disabled.
2818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled.
2820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && defined(ADC2) && defined(ADC3)
2822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) |                                                    \
2824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    LL_ADC_IsEnabled(ADC2) |                                                    \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 51


2825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    LL_ADC_IsEnabled(ADC3)  )
2826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC1) && defined(ADC2)
2827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) |                                                    \
2829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    LL_ADC_IsEnabled(ADC2)  )
2830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
2831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1))
2833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined(ADC1) && defined(ADC2) && defined(ADC3) */
2834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (refer to reference manual).
2841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion dat
2847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
2849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
2850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a resolution to another resolution.
2854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted
2855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
2856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
2870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)          \
2872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (((__DATA__)                                                                 \
2873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
2874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
2875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 52


2882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
2885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                       (unit: digital value).
2886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                       __ADC_DATA__,\
2895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                    \
2896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
2898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Legacy define */
2901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_VOLTAGE()  __LL_ADC_CALC_DATA_TO_VOLTAGE()
2902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         reference VrefInt.
2907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
2910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         connected to pin Vref+.
2911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of internal voltage reference
2914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 12 bits,
2915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
2920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
2929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                 \
2930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
2931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
2932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     (__ADC_RESOLUTION__),                    \
2933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     LL_ADC_RESOLUTION_12B)                   \
2934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 53


2939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Calculation formula:
2942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
2944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
2950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  parameters are correct (address and data).
2954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
2955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  less accurate than calibrated values),
2957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of temperature sensor
2964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         corresponds to a resolution of 12 bits,
2965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor.
2967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In case or error, value LL_ADC_TEMPERATURE_CALC_ERROR is returned (inconsistent tempera
2981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
2983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                   __ADC_RESOLUTION__)\
2985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** ((((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0) ?       \
2986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
2987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    (__ADC_RESOLUTION__),          \
2988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    LL_ADC_RESOLUTION_12B)         \
2989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                   * (__VREFANALOG_VOLTAGE__))                                     \
2990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                  / TEMPSENSOR_CAL_VREFANALOG)                                     \
2991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ) + TEMPSENSOR_CAL1_TEMP                                                        \
2995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  )                                                                                \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 54


2996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  :                                                                                \
2997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  ((int32_t)LL_ADC_TEMPERATURE_CALC_ERROR)                                         \
2998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
3002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
3003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
3004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (refer to device datasheet).
3005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Calculation formula:
3006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
3007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
3008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
3009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                   (unit: digital value)
3010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
3011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
3012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
3013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
3014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
3015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  of the current device has characteristics in line with
3016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  datasheet typical values.
3017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
3018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
3019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
3020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
3021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
3022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
3023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
3024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
3025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
3026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 12 bits
3027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
3028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 12 bits.
3029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical v
3030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       (unit: uV/DegCelsius).
3031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       On STM32L4, refer to device datasheet parameter "Avg_Slop
3032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical
3033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       (at temperature and Vref+ defined in parameters below) (u
3034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       On STM32L4, refer to datasheet parameter "V30" (correspon
3035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature s
3036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       (see parameter above) is corresponding (unit: mV)
3037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) value (unit: mV)
3038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit:
3039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor volta
3040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
3041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
3046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
3048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,\
3049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,\
3050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,\
3051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,\
3052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __ADC_RESOLUTION__)            \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 55


3053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (((((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
3054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
3055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               * 1000UL)                                                     \
3056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     -                                                                       \
3057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
3058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               * 1000UL)                                                     \
3059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                        \
3060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                \
3061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                    \
3062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
3063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
3074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
3075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
3079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: LL ADC functions to set DMA transfer are located into sections of    */
3082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       configuration of ADC instance, groups and multimode (if available):  */
3083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
3084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
3087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
3088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
3089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These ADC registers are data registers:
3090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
3091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
3092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
3093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
3094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example:
3095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
3096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
3097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
3098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
3099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
3100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
3101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
3102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
3103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
3104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
3105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
3106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
3107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Register This parameter can be one of the following values:
3109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 56


3110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
3111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
3112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
3113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC register address
3114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
3116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t Register)
3117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t data_reg_addr;
3119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
3121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   {
3122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     /* Retrieve address of register DR */
3123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &(ADCx->DR);
3124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   }
3125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
3126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   {
3127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     /* Retrieve address of register CDR */
3128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
3129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   }
3130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return data_reg_addr;
3132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
3134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t Register)
3135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
3137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (void)(Register);
3138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Retrieve address of register DR */
3140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) &(ADCx->DR);
3141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
3143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to
3149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC instances
3150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, if ADC group injected is used, some
3156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
3157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         must be respected.
3158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual.
3159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
3162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
3163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
3164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
3165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock\n
3166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 57


3167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
3170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
3171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
3172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
3173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
3174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
3175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
3176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
3177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
3178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
3179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
3180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
3181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
3182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
3183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
3184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
3188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
3190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
3194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock\n
3195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
3196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
3200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
3201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
3202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
3203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
3204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
3205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
3206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
3207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
3208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
3209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
3210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
3211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
3212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
3213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(const ADC_Common_TypeDef *ADCxy_COMMON)
3216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC));
3218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Configure all paths (overwrite current configuration).
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 58


3224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         The values not selected are removed from configuration.
3228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor stabilization time.
3232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
3235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
3236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a sampling time minimum value is required.
3239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
3241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalCh\n
3242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalCh
3243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
3253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
3255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Add paths to the current configuration.
3261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor stabilization time.
3268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
3271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
3272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a sampling time minimum value is required.
3275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChAdd\n
3277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalChAdd\n
3278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChAdd
3279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 59


3281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCxy_COMMON->CCR, PathInternal);
3291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Remove paths to the current configuration.
3297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChRem\n
3301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalChRem\n
3302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChRem
3303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCxy_COMMON->CCR, PathInternal);
3315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
3319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
3320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
3324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_GetCommonPathInternalCh\n
3325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_GetCommonPathInternalCh
3326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
3329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
3335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
3337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 60


3338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
3344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
3349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
3351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without having to perform a new calibration using
3352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
3353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with differential mode available:
3354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         single-ended and differential modes
3356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
3357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
3358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         requires their calibration).
3359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
3360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
3361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         both calibration factors must be concatenated.
3362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         To perform this processing, use helper macro
3363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
3364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
3367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on group regular.
3368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_SetCalibrationFactor\n
3369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_SetCalibrationFactor
3370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
3375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
3376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t C
3379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT,
3381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
3382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK)
3383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     >> ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4)
3384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    & ~(SingleDiff & ADC_CALFACT_CALFACT_S)));
3385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
3389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
3391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
3392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with differential mode available:
3393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         single-ended and differential modes
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 61


3395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_GetCalibrationFactor\n
3396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_GetCalibrationFactor
3397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7F
3402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(const ADC_TypeDef *ADCx, uint32_t SingleDiff)
3404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
3406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "SingleDiff".                                                            */
3407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
3408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
3409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CALFACT,
3410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK))
3411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                     >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >>
3412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                         ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));
3413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC resolution.
3417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
3424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
3426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
3433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
3435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC resolution.
3439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
3442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(const ADC_TypeDef *ADCx)
3450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 62


3452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
3456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_SetDataAlignment
3463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
3465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
3470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
3472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
3476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_GetDataAlignment
3479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(const ADC_TypeDef *ADCx)
3485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN));
3487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC low power mode.
3491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
3493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           in order to reduce power consumption.
3495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
3498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           has been retrieved by user software.
3499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           other conversion.
3501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           applications.
3505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           How to use this low power mode:
3506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 63


3509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC conversion start.
3517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of delay during which ADC was idle.
3520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
3523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
3528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
3530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
3535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
3537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC low power mode:
3541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
3543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           in order to reduce power consumption.
3545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
3548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           has been retrieved by user software.
3549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           other conversion.
3551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           applications.
3555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           How to use this low power mode:
3556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
3559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 64


3566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC conversion start.
3567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of delay during which ADC was idle.
3570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
3573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
3574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(const ADC_TypeDef *ADCx)
3580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY));
3582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC selected offset instance 1, 2, 3 or 4.
3586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
3587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
3588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
3589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or group injected)
3590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
3591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           converted data).
3592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are set to 0.
3595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
3596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
3597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
3598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
3599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
3604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset\n
3606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset\n
3607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset\n
3608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset\n
3609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset\n
3610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset\n
3611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset\n
3612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset\n
3613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset\n
3614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset\n
3615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset\n
3616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
3617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 65


3623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
3626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
3627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
3628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
3629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
3630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
3644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
3645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
3646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
3647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
3648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
3649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
3650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
3651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
3652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
3653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
3654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
3655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
3656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
3657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
3658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
3659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
3660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
3661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
3662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
3665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
3669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
3670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
3671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
3676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
3677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or group injected)
3678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 66


3680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
3686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
3688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
3690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel\n
3692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel\n
3693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel\n
3694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
3695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
3704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
3705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
3706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
3707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
3708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
3722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
3723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
3724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
3725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
3726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
3727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
3728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
3729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
3730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
3731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
3732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
3733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
3734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
3735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
3736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 67


3737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
3738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
3739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
3740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
3741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
3742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         converted data).
3755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are set to 0.
3758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel\n
3759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel\n
3760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel\n
3761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
3769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset instance 1, 2, 3 or 4:
3779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         force offset state disable or enable
3780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without modifying offset channel or offset value.
3781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function should be needed only in case of offset to be
3782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled-disabled dynamically, and should not be needed in other cases:
3783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function LL_ADC_SetOffset() automatically enables the offset.
3784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_SetOffsetState\n
3789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffsetState\n
3790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffsetState\n
3791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffsetState
3792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 68


3794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OffsetState This parameter can be one of the following values:
3799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetStat
3804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
3808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
3809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              OffsetState);
3810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         offset state disabled or enabled.
3815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_GetOffsetState\n
3816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_GetOffsetState\n
3817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_GetOffsetState\n
3818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_GetOffsetState
3819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetState(const ADC_TypeDef *ADCx, uint32_t Offsety)
3830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN);
3834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
3837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC sampling time common configuration impacting
3839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_SetSamplingTimeCommonConfig
3845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SamplingTimeCommonConfig This parameter can be one of the following values:
3847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 69


3851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCom
3852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
3854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC sampling time common configuration impacting
3858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_GetSamplingTimeCommonConfig
3860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonConfig(const ADC_TypeDef *ADCx)
3866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SMPR1, ADC_SMPR1_SMPPLUS));
3868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
3870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
3876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
3881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
3883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
3884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
3885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         STM32 series having this setting set by HW default value).
3887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
3889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
3895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource\n
3896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
3897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
3903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
3904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
3907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 70


3908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
3909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
3911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
3916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
3919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
3921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
3925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
3927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
3928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
3929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
3930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (equivalent to
3931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
3932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
3933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource\n
3936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
3937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
3943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
3944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
3947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
3949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
3951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
3956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(const ADC_TypeDef *ADCx)
3958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN);
3960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
3962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
3963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t shift_exten = ((trigger_source & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 
3964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 71


3965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
3966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
3967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((trigger_source
3968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****            & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR_EXTSEL)
3969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****           | ((ADC_REG_TRIG_EDGE_MASK >> shift_exten) & ADC_CFGR_EXTEN)
3970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****          );
3971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
3975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or external.
3976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
3977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
3978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
3979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
3980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
3982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
3983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
3985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1
3987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
3991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
3996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
3997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
3999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
4007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
4011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
4012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
4013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(const ADC_TypeDef *ADCx)
4020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN));
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 72


4022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
4026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
4029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are configurable.
4031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function performs configuration of:
4032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
4033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are defined by channel number.
4041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function performs configuration of:
4042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             highest channel number).
4049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
4058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 73


4079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
  28              		.loc 1 4079 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
  44 0008 3960     		str	r1, [r7]
4080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
  45              		.loc 1 4080 3
  46 000a 7B68     		ldr	r3, [r7, #4]
  47 000c 1B6B     		ldr	r3, [r3, #48]
  48 000e 23F00F02 		bic	r2, r3, #15
  49 0012 3B68     		ldr	r3, [r7]
  50 0014 1A43     		orrs	r2, r2, r3
  51 0016 7B68     		ldr	r3, [r7, #4]
  52 0018 1A63     		str	r2, [r3, #48]
4081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
  53              		.loc 1 4081 1
  54 001a 00BF     		nop
  55 001c 0C37     		adds	r7, r7, #12
  56              	.LCFI3:
  57              		.cfi_def_cfa_offset 4
  58 001e BD46     		mov	sp, r7
  59              	.LCFI4:
  60              		.cfi_def_cfa_register 13
  61              		@ sp needed
  62 0020 5DF8047B 		ldr	r7, [sp], #4
  63              	.LCFI5:
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 0024 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE157:
  70              		.section	.text.LL_ADC_INJ_SetQueueMode,"ax",%progbits
  71              		.align	1
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  76              	LL_ADC_INJ_SetQueueMode:
  77              	.LFB182:
4082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
4085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 74


4088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are configurable.
4090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function retrieves:
4091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
4092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are defined by channel number.
4100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function retrieves:
4101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             highest channel number).
4108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
4113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(const ADC_TypeDef *ADCx)
4133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
4135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
4139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
4144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 75


4145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont\n
4150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
4151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
4154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont);
4167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
4171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont\n
4174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
4175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
4178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(const ADC_TypeDef *ADCx)
4188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM));
4190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
4194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         scan sequence rank.
4195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function performs configuration of:
4196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
4197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
4198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         affectation to a channel are configurable.
4201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 76


4202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled separately.
4207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks\n
4213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks\n
4214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks\n
4215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks\n
4216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks\n
4217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks\n
4218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
4219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
4220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
4221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks\n
4222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks\n
4223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks\n
4224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks\n
4225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks\n
4226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks\n
4227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
4228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
4251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
4253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 77


4259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
4273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
4275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
4290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
4293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
4294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
4296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
4299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
4303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         scan sequence rank.
4304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         affectation to a channel are configurable.
4307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 78


4316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
4318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
4320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks\n
4322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks\n
4323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks\n
4324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks\n
4325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks\n
4326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks\n
4327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
4328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
4329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
4330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks\n
4331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks\n
4332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks\n
4333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks\n
4334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks\n
4335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks\n
4336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
4337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
4360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
4362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 79


4373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
4382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
4384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
4394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
4395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
4399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
4401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQR
4402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(*preg,
4404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                               ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MA
4405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                      >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
4407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
4411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           conversions launched successively automatically.
4415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
4422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
4424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
4429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 80


4430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
4431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
4435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           conversions launched successively automatically.
4439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
4440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(const ADC_TypeDef *ADCx)
4446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT));
4448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
4452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode:
4455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
4458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
4462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
4465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
4468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
4470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
4476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
4477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_SetDMATransfer
4478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
4480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
4486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 81


4487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
4488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
4492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode:
4495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
4498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
4502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
4505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
4508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
4510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_GetDMATransfer\n
4513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_GetDMATransfer
4514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
4521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
4523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_CFGR_DFSDMCFG) &&defined(DFSDM1_Channel0)
4526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer to DFSDM.
4528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   DFSDM transfer cannot be used if DMA transfer is enabled.
4529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To configure DFSDM source address (peripheral address),
4530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use the same function as for DMA transfer:
4531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function @ref LL_ADC_DMA_GetRegAddr().
4532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
4536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DFSDMCFG       LL_ADC_REG_GetDFSDMTransfer
4537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  DFSDMTransfer This parameter can be one of the following values:
4539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_NONE
4540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_ENABLE
4541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDFSDMTransfer(ADC_TypeDef *ADCx, uint32_t DFSDMTransfer)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 82


4544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DFSDMCFG, DFSDMTransfer);
4546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer to DFSDM.
4550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DFSDMCFG       LL_ADC_REG_GetDFSDMTransfer
4551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_NONE
4554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_ENABLE
4555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDFSDMTransfer(const ADC_TypeDef *ADCx)
4557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DFSDMCFG));
4559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_CFGR_DFSDMCFG */
4561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
4564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         data preserved or overwritten.
4565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
4566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         other devices without this feature have a behavior
4567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         equivalent to data overwritten.
4568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
4569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
4570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         overrun should be set to data overwritten.
4571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
4576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
4578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
4583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
4585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
4589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         data preserved or overwritten.
4590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
4591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(const ADC_TypeDef *ADCx)
4597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD));
4599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 83


4601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
4603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
4606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
4607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
4611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
4613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
4614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
4615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
4616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         STM32 series having this setting set by HW default value).
4617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
4618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
4619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
4626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
4627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
4635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
4637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
4638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
4639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
4646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
4651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
4655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
4657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 84


4658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
4660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (equivalent to
4661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
4662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
4663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
4666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
4667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
4675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
4677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
4678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
4679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
4686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(const ADC_TypeDef *ADCx)
4688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t trigger_source = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
4690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
4693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t shift_jexten = ((trigger_source & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS 
4694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
4696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((trigger_source
4698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> shift_jexten) & ADC_JSQR_JEXTSEL)
4699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> shift_jexten) & ADC_JSQR_JEXTEN)
4700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****          );
4701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
4705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****             or external
4706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
4707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
4709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
4710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 85


4715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ?
4717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
4721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
4727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
4737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
4741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
4743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(const ADC_TypeDef *ADCx)
4750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
4752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
4756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function performs configuration of:
4757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
4767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 86


4772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
4778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
4782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function retrieves:
4783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
4789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(const ADC_TypeDef *ADCx)
4797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
4799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
4803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
4808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
4817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
4821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
4824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 87


4829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(const ADC_TypeDef *ADCx)
4830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN));
4832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
4836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence rank.
4837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled separately.
4842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
4844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
4850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
4851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
4852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
4853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
4864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
4866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 88


4886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
4888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
4903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
4906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              << (Rank & ADC_INJ_RANK_ID_JSQR_MASK),
4908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              << (Rank & ADC_INJ_RANK_ID_JSQR_MASK));
4910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
4914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence rank.
4915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
4925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
4927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks\n
4929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks\n
4930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks\n
4931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
4932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 89


4943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
4945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
4965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
4967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
4977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
4978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
4982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
4984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                               << (Rank & ADC_INJ_RANK_ID_JSQR_MASK))
4986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
4988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
4992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         independent or from ADC group regular.
4993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
4994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data
4995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
4996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
4997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
4998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on ADC group injected.
4999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 90


5000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
5001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         independent trigger.
5002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with
5003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any
5004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop:
5005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only
5006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC group regular.
5007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
5008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
5009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
5014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
5016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
5017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
5018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
5021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto);
5023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
5027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         independent or from ADC group regular.
5028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
5029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
5032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
5033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(const ADC_TypeDef *ADCx)
5035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
5037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected contexts queue mode.
5041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
5042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - group injected trigger
5043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer length
5044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer ranks
5045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If contexts queue is disabled:
5046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - only 1 sequence can be configured
5047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           and is active perpetually.
5048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If contexts queue is enabled:
5049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - up to 2 contexts can be queued
5050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           and are checked in and out as a FIFO stack (first-in, first-out).
5051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - If a new context is set when queues is full, error is triggered
5052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           by interruption "Injected Queue Overflow".
5053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Two behaviors are possible when all contexts have been processed:
5054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the contexts queue can maintain the last context active perpetually
5055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or can be empty and injected group triggers are disabled.
5056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Triggers can be only external (not internal SW start)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 91


5057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Caution: The sequence must be fully configured in one time
5058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (one write of register JSQR makes a check-in of a new context
5059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           into the queue).
5060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Therefore functions to set separately injected trigger and
5061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer channels cannot be used, register JSQR must be set
5062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           using function @ref LL_ADC_INJ_ConfigQueueContext().
5063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This parameter can be modified only when no conversion is on going
5064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   A modification of the context mode (bit JQDIS) causes the contexts
5066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         queue to be flushed and the register JSQR is cleared.
5067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_SetQueueMode\n
5072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_SetQueueMode
5073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  QueueMode This parameter can be one of the following values:
5075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
5076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
5077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
5078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
5081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
  78              		.loc 1 5081 1
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 8
  81              		@ frame_needed = 1, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83 0000 80B4     		push	{r7}
  84              	.LCFI6:
  85              		.cfi_def_cfa_offset 4
  86              		.cfi_offset 7, -4
  87 0002 83B0     		sub	sp, sp, #12
  88              	.LCFI7:
  89              		.cfi_def_cfa_offset 16
  90 0004 00AF     		add	r7, sp, #0
  91              	.LCFI8:
  92              		.cfi_def_cfa_register 7
  93 0006 7860     		str	r0, [r7, #4]
  94 0008 3960     		str	r1, [r7]
5082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
  95              		.loc 1 5082 3
  96 000a 7B68     		ldr	r3, [r7, #4]
  97 000c DB68     		ldr	r3, [r3, #12]
  98 000e 23F00043 		bic	r3, r3, #-2147483648
  99 0012 23F40013 		bic	r3, r3, #2097152
 100 0016 3A68     		ldr	r2, [r7]
 101 0018 1A43     		orrs	r2, r2, r3
 102 001a 7B68     		ldr	r3, [r7, #4]
 103 001c DA60     		str	r2, [r3, #12]
5083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 104              		.loc 1 5083 1
 105 001e 00BF     		nop
 106 0020 0C37     		adds	r7, r7, #12
 107              	.LCFI9:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 92


 108              		.cfi_def_cfa_offset 4
 109 0022 BD46     		mov	sp, r7
 110              	.LCFI10:
 111              		.cfi_def_cfa_register 13
 112              		@ sp needed
 113 0024 5DF8047B 		ldr	r7, [sp], #4
 114              	.LCFI11:
 115              		.cfi_restore 7
 116              		.cfi_def_cfa_offset 0
 117 0028 7047     		bx	lr
 118              		.cfi_endproc
 119              	.LFE182:
 121              		.section	.text.LL_ADC_Enable,"ax",%progbits
 122              		.align	1
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	LL_ADC_Enable:
 128              	.LFB215:
5084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected context queue mode.
5087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_GetQueueMode\n
5088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_GetQueueMode
5089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
5092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
5093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
5094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(const ADC_TypeDef *ADCx)
5096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS));
5098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
5102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         contexts queue.
5103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
5104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - group injected trigger
5105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer length
5106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer ranks
5107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
5108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
5109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
5110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         cannot be used):
5111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to function @ref LL_ADC_INJ_SetQueueMode().
5112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
5113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
5114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
5115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
5116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
5117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
5118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
5119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled separately.
5120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
5121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 93


5122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
5123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
5126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
5127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext\n
5128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext\n
5129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext\n
5130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext\n
5131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext\n
5132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext\n
5133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
5134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
5136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
5137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
5138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
5139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
5140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
5141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
5142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
5143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
5144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
5145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
5146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
5147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
5148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
5149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
5150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
5151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
5152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
5153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
5154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
5155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
5156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
5157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
5159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
5160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
5161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
5162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
5163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
5164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
5165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
5166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 94


5179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
5204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 95


5236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
5242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
5280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 96


5293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
5320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t TriggerSource,
5321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
5322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
5323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
5324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
5325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
5326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
5327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
5329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
5330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
5331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
5332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
5333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
5334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);
5335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
5336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
5337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
5338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
5339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
5340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
5341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
5342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JL,
5343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (TriggerSource & ADC_JSQR_JEXTSEL)          |
5344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (ExternalTriggerEdge * (is_trigger_not_sw)) |
5345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_4 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_3 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 97


5350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_2 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_1 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              SequencerNbRanks
5354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****             );
5355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
5359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
5362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
5363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
5367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
5371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         converted:
5372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
5373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
5374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         setting).
5375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
5376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TS_temp, ...).
5377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
5379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
5384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
5385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is required.
5386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
5387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime\n
5392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime\n
5393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime\n
5394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime\n
5395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime\n
5396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime\n
5397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime\n
5398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime\n
5399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime\n
5400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime\n
5401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime\n
5402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime\n
5403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime\n
5404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime\n
5405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime\n
5406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 98


5407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime\n
5408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime\n
5409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
5410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
5450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 99


5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
5465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
5467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register and register position depending on parameter "Channel".      */
5468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
5471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
5472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
5474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
5480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
5485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime\n
5490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime\n
5491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime\n
5492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime\n
5493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime\n
5494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime\n
5495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime\n
5496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime\n
5497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime\n
5498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime\n
5499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime\n
5500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime\n
5501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime\n
5502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime\n
5503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime\n
5504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime\n
5505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime\n
5506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime\n
5507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
5508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 100


5521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(const ADC_TypeDef *ADCx, uint32_t Channel)
5562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOF
5564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  >> ADC_SMPRX_REGOFFSET_POS));
5565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              ADC_SMPR1_SMP0
5568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BI
5569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                     >> ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_P
5570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
5571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
5575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
5576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
5577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on ADC group regular or injected.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 101


5578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
5579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
5580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
5581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
5582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         available in differential mode.
5584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         not available in differential mode.
5586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, channels 16, 17, 18 of ADC1, ADC2, ADC3 (if available)
5589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are internally fixed to single-ended inputs configuration.
5590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
5591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
5592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
5593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
5596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
5597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_SetChannelSingleDiff
5599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
5617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
5618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
5619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
5622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
5624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
5625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
5627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
5628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
5629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
5630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
5634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 102


5635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
5638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
5639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
5640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
5641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         available in differential mode.
5643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         not available in differential mode.
5645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, channels 16, 17, 18 of ADC1, ADC2, ADC3 (if available)
5648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are internally fixed to single-ended inputs configuration.
5649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
5650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
5651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSingleDiff
5653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
5671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(const ADC_TypeDef *ADCx, uint32_t Channel)
5673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
5675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
5679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
5682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
5683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
5687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
5688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
5689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
5690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled.
5691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 103


5692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
5693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
5694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
5695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
5696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
5701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
5706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
5709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
5720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
5721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
5722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels\n
5723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
5724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
5725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
5731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 104


5749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
5793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
5794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
5795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(4)
5796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(4)
5797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (4)
5798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(4)
5799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(4)
5800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (4)
5801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG          (0)(2)(5)
5802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_INJ          (0)(2)(5)
5803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG_INJ         (2)(5)
5804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG          (0)(2)(5)
5805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_INJ          (0)(2)(5)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 105


5806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG_INJ         (2)(5)
5807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     (0)(2)(6)
5808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     (0)(2)(6)
5809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ    (2)(6)
5810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     (0)(2)(6)
5811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     (0)(2)(6)
5812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ    (2)(6)
5813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG     (0)(3)(6)
5814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ     (0)(3)(6)
5815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ    (3)(6)
5816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG     (0)(3)(6)
5817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ     (0)(3)(6)
5818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ    (3)(6)
5819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (0) On STM32L4, parameter available only on analog watchdog number: AWD1.\n
5821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.
5825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.
5827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
5832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
5833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
5834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
5836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_RE
5837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
5838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                 * ADC_AWD_CR12_REGOFFSETGAP_VAL));
5839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
5841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
5842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              AWDChannelGroup & AWDy);
5843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
5847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
5855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
5857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
5859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           one channel.
5860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
5861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
5862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 106


5863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
5867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
5872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
5875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
5886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
5887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
5888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels\n
5889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
5890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
5891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
5895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
5896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
5898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
5899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
5900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
5901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             by bitfield.
5902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 107


5920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (0) On STM32L4, parameter available only on analog watchdog number: AWD1.
5966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(const ADC_TypeDef *ADCx, uint32_t AWDy)
5968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
5970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_
5971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
5972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                       * ADC_AWD_CR12_REGOFFSETGAP_VAL));
5973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t analog_wd_monit_channels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK);
5975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* If "analog_wd_monit_channels" == 0, then the selected AWD is disabled       */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 108


5977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* (parameter value LL_ADC_AWD_DISABLE).                                    */
5978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Else, the selected AWD is enabled and is monitoring a group of channels  */
5979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* or a single channel.                                                     */
5980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   if (analog_wd_monit_channels != 0UL)
5981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   {
5982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
5983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     {
5984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       if ((analog_wd_monit_channels & ADC_CFGR_AWD1SGL) == 0UL)
5985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
5986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = ((analog_wd_monit_channels
5988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                      | (ADC_AWD_CR23_CHANNEL_MASK)
5989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     )
5990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     & (~(ADC_CFGR_AWD1CH))
5991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
5992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
5993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       else
5994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
5995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = (analog_wd_monit_channels
5997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | (ADC_AWD2CR_AWD2CH_0 << (analog_wd_monit_channels >> ADC_CFGR
5998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
5999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
6000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     }
6001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     else
6002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     {
6003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       if ((analog_wd_monit_channels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
6004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
6005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
6006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = (ADC_AWD_CR23_CHANNEL_MASK
6007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | ((ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN))
6008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
6009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
6010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       else
6011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
6012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a single channel */
6013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
6014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = (analog_wd_monit_channels
6015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)
6016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) << 
6017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
6018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
6019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     }
6020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   }
6021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return analog_wd_monit_channels;
6023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
6027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         high and low.
6028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
6029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
6030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
6033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 109


6034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
6035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
6040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
6045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
6048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
6053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
6054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
6055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
6056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
6057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
6058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Examples:
6059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
6061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 16.
6062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
6064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 4.
6065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
6067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds match directly to ADC data register.
6068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
6072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
6073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
6074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
6075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
6076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
6077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
6078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
6084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
6085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
6088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                      uint32_t AWDThresholdLowValue)
6089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 110


6091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
6092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "AWDy".                                                                  */
6093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
6094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
6095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_RE
6097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
6099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_TR1_HT1 | ADC_TR1_LT1,
6100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
6101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
6105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         high or low.
6106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If values of both thresholds high or low must be set,
6107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
6108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
6111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
6113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
6118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
6123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
6126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
6131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
6132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
6133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
6134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
6135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
6136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Examples:
6137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
6139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 16.
6140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
6142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 4.
6143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
6145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds match directly to ADC data register.
6146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 111


6148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either ADC groups regular or injected.
6150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
6151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
6152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
6153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
6154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
6155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
6156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
6162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
6163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
6164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
6165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
6168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                   uint32_t AWDThresholdValue)
6169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
6171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
6172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
6173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
6174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
6175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_RE
6177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
6179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              AWDThresholdsHighLow,
6180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TR
6181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
6185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
6186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         concatenated.
6187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If raw data with ADC thresholds high and low is retrieved,
6188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the data of each threshold high or low can be isolated
6189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         using helper macro:
6190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
6191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
6194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
6195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
6196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
6197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
6198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
6199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
6200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 112


6205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
6206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
6207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
6208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
6209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
6210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(const ADC_TypeDef *ADCx,
6212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                       uint32_t AWDy, uint32_t AWDThresholdsHighLow)
6213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_
6216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
6218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              (AWDThresholdsHighLow | ADC_TR1_LT1))
6219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                     >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH
6220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                         & ~(AWDThresholdsHighLow & ADC_TR1_LT1)));
6221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: over
6228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC oversampling scope: ADC groups regular and-or injected
6233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 series).
6234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (oversampler buffer reset).
6240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
6244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_SetOverSamplingScope\n
6245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_SetOverSamplingScope\n
6246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_SetOverSamplingScope
6247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OvsScope This parameter can be one of the following values:
6249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
6257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
6259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 113


6262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling scope: ADC groups regular and-or injected
6263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 series).
6264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (oversampler buffer reset).
6270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_GetOverSamplingScope\n
6271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_GetOverSamplingScope\n
6272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_GetOverSamplingScope
6273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(const ADC_TypeDef *ADCx)
6282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM));
6284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC oversampling discontinuous mode (triggered mode)
6288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on the selected ADC group.
6289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are done from 1 trigger)
6292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           needs a trigger)
6294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
6298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, oversampling discontinuous mode
6299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (triggered mode) can be used only when oversampling is
6300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         set on group regular only and in resumed mode.
6301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_SetOverSamplingDiscont
6302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OverSamplingDiscont This parameter can be one of the following values:
6304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
6309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
6311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling discontinuous mode (triggered mode)
6315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on the selected ADC group.
6316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are done from 1 trigger)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 114


6319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           needs a trigger)
6321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_GetOverSamplingDiscont
6322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(const ADC_TypeDef *ADCx)
6328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS));
6330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC oversampling
6334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (impacting both ADC groups regular and injected)
6335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function set the 2 items of oversampling configuration:
6336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ratio
6337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - shift
6338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
6342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift\n
6343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
6344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Ratio This parameter can be one of the following values:
6346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Shift This parameter can be one of the following values:
6355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_
6367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
6369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling ratio
6373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSR           LL_ADC_GetOverSamplingRatio
6375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 115


6376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Ratio This parameter can be one of the following values:
6377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(const ADC_TypeDef *ADCx)
6387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR));
6389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling shift
6393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
6395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Shift This parameter can be one of the following values:
6397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(const ADC_TypeDef *ADCx)
6408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
6410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multim
6417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
6423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual.
6427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance or by using helper macro
6432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 116


6433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
6434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
6437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
6448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
6450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
6454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual.
6458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
6459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
6472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
6474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
6478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or transfer by DMA.
6479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         DMA transfer settings.
6482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
6488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 117


6490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
6492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
6495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
6509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
6510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
6511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_SetMultiDMATransfer
6512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
6515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
6523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, MultiDMATransfer);
6525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
6529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or transfer by DMA.
6530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         DMA transfer settings.
6533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
6539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
6543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
6546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 118


6547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
6558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_GetMultiDMATransfer
6559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
6569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
6571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
6575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
6576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
6577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
6578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
6579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
6580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
6585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
6587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
6590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
6603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 119


6604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
6609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
6611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
6615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
6616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
6632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(const ADC_Common_TypeDef *ADCxy_COMMON)
6637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
6639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Leg_Functions Configuration of ADC alternate functions name
6646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Old functions name kept for legacy purpose, to be replaced by the          */
6649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* current functions name.                                                    */
6650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
6651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
6653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
6655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   LL_ADC_INJ_SetTriggerSource(ADCx, TriggerSource);
6657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 120


6661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
6664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Put ADC instance in deep power down state.
6669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_EnableDeepPowerDown
6677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
6681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_DEEPPWD);
6688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable ADC deep power down mode.
6692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
6700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
6704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
6709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get the selected ADC instance deep power down state.
6713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
6714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: deep power down is disabled, 1: deep power down is enabled.
6716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 121


6718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
6720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
6724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, after ADC internal voltage regulator enable,
6725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
6726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
6727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
6728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
6729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
6733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
6737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_ADVREGEN);
6744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable ADC internal voltage regulator.
6748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
6752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
6756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
6758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get the selected ADC instance internal voltage regulator state.
6762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
6763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
6765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
6767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
6769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable the selected ADC instance.
6773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, after ADC enable, a delay for
6774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC internal analog stabilization is required before performing a
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 122


6775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion start.
6776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tSTAB.
6777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
6783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_Enable
6784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
6788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 129              		.loc 1 6788 1
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 8
 132              		@ frame_needed = 1, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134 0000 80B4     		push	{r7}
 135              	.LCFI12:
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 7, -4
 138 0002 83B0     		sub	sp, sp, #12
 139              	.LCFI13:
 140              		.cfi_def_cfa_offset 16
 141 0004 00AF     		add	r7, sp, #0
 142              	.LCFI14:
 143              		.cfi_def_cfa_register 7
 144 0006 7860     		str	r0, [r7, #4]
6789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 145              		.loc 1 6792 3
 146 0008 7B68     		ldr	r3, [r7, #4]
 147 000a 9B68     		ldr	r3, [r3, #8]
 148 000c 23F00043 		bic	r3, r3, #-2147483648
 149 0010 23F03F03 		bic	r3, r3, #63
 150 0014 43F00102 		orr	r2, r3, #1
 151 0018 7B68     		ldr	r3, [r7, #4]
 152 001a 9A60     		str	r2, [r3, #8]
6793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_ADEN);
6795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 153              		.loc 1 6795 1
 154 001c 00BF     		nop
 155 001e 0C37     		adds	r7, r7, #12
 156              	.LCFI15:
 157              		.cfi_def_cfa_offset 4
 158 0020 BD46     		mov	sp, r7
 159              	.LCFI16:
 160              		.cfi_def_cfa_register 13
 161              		@ sp needed
 162 0022 5DF8047B 		ldr	r7, [sp], #4
 163              	.LCFI17:
 164              		.cfi_restore 7
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 123


 165              		.cfi_def_cfa_offset 0
 166 0026 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE215:
 170              		.section	.text.LL_ADC_StartCalibration,"ax",%progbits
 171              		.align	1
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 176              	LL_ADC_StartCalibration:
 177              	.LFB219:
6796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable the selected ADC instance.
6799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be not disabled. Must be enabled without conversion on going
6802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
6803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_Disable
6804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
6808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_ADDIS);
6815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get the selected ADC instance enable state.
6819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_IsEnabled
6823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: ADC is disabled, 1: ADC is enabled.
6825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
6827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
6829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get the selected ADC instance disable state.
6833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
6834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: no ADC disable command on going.
6836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
6838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
6840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 124


6842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Start ADC calibration in the mode single-ended
6844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
6845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, a minimum number of ADC clock cycles
6846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are required between ADC end of calibration and ADC enable.
6847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES.
6848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with differential mode available:
6849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
6850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         single-ended and differential modes
6851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (calibration run must be performed for each of these
6852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
6853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         requires their calibration).
6854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_StartCalibration\n
6858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CR       ADCALDIF       LL_ADC_StartCalibration
6859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
6861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
6862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
6863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
6866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 178              		.loc 1 6866 1
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 8
 181              		@ frame_needed = 1, uses_anonymous_args = 0
 182              		@ link register save eliminated.
 183 0000 80B4     		push	{r7}
 184              	.LCFI18:
 185              		.cfi_def_cfa_offset 4
 186              		.cfi_offset 7, -4
 187 0002 83B0     		sub	sp, sp, #12
 188              	.LCFI19:
 189              		.cfi_def_cfa_offset 16
 190 0004 00AF     		add	r7, sp, #0
 191              	.LCFI20:
 192              		.cfi_def_cfa_register 7
 193 0006 7860     		str	r0, [r7, #4]
 194 0008 3960     		str	r1, [r7]
6867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 195              		.loc 1 6870 3
 196 000a 7B68     		ldr	r3, [r7, #4]
 197 000c 9B68     		ldr	r3, [r3, #8]
 198 000e 23F04043 		bic	r3, r3, #-1073741824
 199 0012 23F03F03 		bic	r3, r3, #63
 200 0016 3A68     		ldr	r2, [r7]
 201 0018 02F08042 		and	r2, r2, #1073741824
 202 001c 1343     		orrs	r3, r3, r2
 203 001e 43F00042 		orr	r2, r3, #-2147483648
 204 0022 7B68     		ldr	r3, [r7, #4]
 205 0024 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 125


6871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
6872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
6873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 206              		.loc 1 6873 1
 207 0026 00BF     		nop
 208 0028 0C37     		adds	r7, r7, #12
 209              	.LCFI21:
 210              		.cfi_def_cfa_offset 4
 211 002a BD46     		mov	sp, r7
 212              	.LCFI22:
 213              		.cfi_def_cfa_register 13
 214              		@ sp needed
 215 002c 5DF8047B 		ldr	r7, [sp], #4
 216              	.LCFI23:
 217              		.cfi_restore 7
 218              		.cfi_def_cfa_offset 0
 219 0030 7047     		bx	lr
 220              		.cfi_endproc
 221              	.LFE219:
 223              		.section	.text.LL_ADC_IsCalibrationOnGoing,"ax",%progbits
 224              		.align	1
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 229              	LL_ADC_IsCalibrationOnGoing:
 230              	.LFB220:
6874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC calibration state.
6877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
6878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: calibration complete, 1: calibration in progress.
6880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
6882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 231              		.loc 1 6882 1
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 8
 234              		@ frame_needed = 1, uses_anonymous_args = 0
 235              		@ link register save eliminated.
 236 0000 80B4     		push	{r7}
 237              	.LCFI24:
 238              		.cfi_def_cfa_offset 4
 239              		.cfi_offset 7, -4
 240 0002 83B0     		sub	sp, sp, #12
 241              	.LCFI25:
 242              		.cfi_def_cfa_offset 16
 243 0004 00AF     		add	r7, sp, #0
 244              	.LCFI26:
 245              		.cfi_def_cfa_register 7
 246 0006 7860     		str	r0, [r7, #4]
6883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 247              		.loc 1 6883 12
 248 0008 7B68     		ldr	r3, [r7, #4]
 249 000a 9B68     		ldr	r3, [r3, #8]
 250 000c 03F00043 		and	r3, r3, #-2147483648
 251              		.loc 1 6883 70
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 126


 252 0010 B3F1004F 		cmp	r3, #-2147483648
 253 0014 01D1     		bne	.L6
 254              		.loc 1 6883 70 is_stmt 0 discriminator 1
 255 0016 0123     		movs	r3, #1
 256 0018 00E0     		b	.L8
 257              	.L6:
 258              		.loc 1 6883 70 discriminator 2
 259 001a 0023     		movs	r3, #0
 260              	.L8:
6884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 261              		.loc 1 6884 1 is_stmt 1 discriminator 5
 262 001c 1846     		mov	r0, r3
 263 001e 0C37     		adds	r7, r7, #12
 264              	.LCFI27:
 265              		.cfi_def_cfa_offset 4
 266 0020 BD46     		mov	sp, r7
 267              	.LCFI28:
 268              		.cfi_def_cfa_register 13
 269              		@ sp needed
 270 0022 5DF8047B 		ldr	r7, [sp], #4
 271              	.LCFI29:
 272              		.cfi_restore 7
 273              		.cfi_def_cfa_offset 0
 274 0026 7047     		bx	lr
 275              		.cfi_endproc
 276              	.LFE220:
 278              		.section	.text.LL_ADC_INJ_StartConversion,"ax",%progbits
 279              		.align	1
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	LL_ADC_INJ_StartConversion:
 285              	.LFB231:
6885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regu
6891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Start ADC group regular conversion.
6896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, this function is relevant for both
6897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           starts immediately.
6900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           following the ADC start conversion command.
6903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without ADC disable command on going.
6908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 127


6909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
6913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_ADSTART);
6920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Stop ADC group regular conversion.
6924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group regular,
6927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without ADC disable command on going.
6928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
6929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
6933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_ADSTP);
6940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion state.
6944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
6945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group regular.
6947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
6949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
6951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular command of conversion stop state
6955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_IsStopConversionOngoing
6956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group regular.
6958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(const ADC_TypeDef *ADCx)
6960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL);
6962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 128


6966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
6967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
6968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with feature oversampling).
6969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32
6970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
6972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(const ADC_TypeDef *ADCx)
6974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 12 bits.
6981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
6983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
6985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
6987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
6989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 10 bits.
6996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
6998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData10
7000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
7002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(const ADC_TypeDef *ADCx)
7004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
7010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 8 bits.
7011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
7013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
7014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
7015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
7017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(const ADC_TypeDef *ADCx)
7019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 129


7023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
7025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 6 bits.
7026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
7028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
7029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData6
7030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
7032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(const ADC_TypeDef *ADCx)
7034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
7039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data of ADC master, ADC slave
7041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or raw data with ADC master and slave concatenated.
7042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If raw data with ADC master and slave concatenated is retrieved,
7043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a macro is available to get the conversion data of
7044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
7045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
7046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (however this macro is mainly intended for multimode
7047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         transfer by DMA, because this function can do the same
7048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         by getting multimode conversion data of ADC master or ADC slave
7049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         separately).
7050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CDR      RDATA_MST      LL_ADC_REG_ReadMultiConversionData32\n
7051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_REG_ReadMultiConversionData32
7052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ConversionData This parameter can be one of the following values:
7055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
7056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
7057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE
7058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
7059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(const ADC_Common_TypeDef *ADCxy_COMMO
7061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                               uint32_t ConversionData)
7062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR,
7064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              ConversionData)
7065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                     >> (POSITION_VAL(ConversionData) & 0x1FUL)
7066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
7067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
7069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
7072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group inj
7075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
7076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Start ADC group injected conversion.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 130


7080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, this function is relevant for both
7081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
7082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
7083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           starts immediately.
7084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
7085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
7086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           following the ADC start conversion command.
7087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
7089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group injected,
7090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without conversion stop command on going on group injected,
7091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without ADC disable command on going.
7092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_StartConversion
7093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
7097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 286              		.loc 1 7097 1
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 8
 289              		@ frame_needed = 1, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 291 0000 80B4     		push	{r7}
 292              	.LCFI30:
 293              		.cfi_def_cfa_offset 4
 294              		.cfi_offset 7, -4
 295 0002 83B0     		sub	sp, sp, #12
 296              	.LCFI31:
 297              		.cfi_def_cfa_offset 16
 298 0004 00AF     		add	r7, sp, #0
 299              	.LCFI32:
 300              		.cfi_def_cfa_register 7
 301 0006 7860     		str	r0, [r7, #4]
7098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 302              		.loc 1 7101 3
 303 0008 7B68     		ldr	r3, [r7, #4]
 304 000a 9B68     		ldr	r3, [r3, #8]
 305 000c 23F00043 		bic	r3, r3, #-2147483648
 306 0010 23F03F03 		bic	r3, r3, #63
 307 0014 43F00802 		orr	r2, r3, #8
 308 0018 7B68     		ldr	r3, [r7, #4]
 309 001a 9A60     		str	r2, [r3, #8]
7102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
7103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_JADSTART);
7104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 310              		.loc 1 7104 1
 311 001c 00BF     		nop
 312 001e 0C37     		adds	r7, r7, #12
 313              	.LCFI33:
 314              		.cfi_def_cfa_offset 4
 315 0020 BD46     		mov	sp, r7
 316              	.LCFI34:
 317              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 131


 318              		@ sp needed
 319 0022 5DF8047B 		ldr	r7, [sp], #4
 320              	.LCFI35:
 321              		.cfi_restore 7
 322              		.cfi_def_cfa_offset 0
 323 0026 7047     		bx	lr
 324              		.cfi_endproc
 325              	.LFE231:
 327              		.section	.text.LL_ADC_INJ_StopConversion,"ax",%progbits
 328              		.align	1
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	LL_ADC_INJ_StopConversion:
 334              	.LFB232:
7105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Stop ADC group injected conversion.
7108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
7110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group injected,
7111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without ADC disable command on going.
7112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
7113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
7117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 335              		.loc 1 7117 1
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 8
 338              		@ frame_needed = 1, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 340 0000 80B4     		push	{r7}
 341              	.LCFI36:
 342              		.cfi_def_cfa_offset 4
 343              		.cfi_offset 7, -4
 344 0002 83B0     		sub	sp, sp, #12
 345              	.LCFI37:
 346              		.cfi_def_cfa_offset 16
 347 0004 00AF     		add	r7, sp, #0
 348              	.LCFI38:
 349              		.cfi_def_cfa_register 7
 350 0006 7860     		str	r0, [r7, #4]
7118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 351              		.loc 1 7121 3
 352 0008 7B68     		ldr	r3, [r7, #4]
 353 000a 9B68     		ldr	r3, [r3, #8]
 354 000c 23F00043 		bic	r3, r3, #-2147483648
 355 0010 23F03F03 		bic	r3, r3, #63
 356 0014 43F02002 		orr	r2, r3, #32
 357 0018 7B68     		ldr	r3, [r7, #4]
 358 001a 9A60     		str	r2, [r3, #8]
7122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 132


7123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_JADSTP);
7124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 359              		.loc 1 7124 1
 360 001c 00BF     		nop
 361 001e 0C37     		adds	r7, r7, #12
 362              	.LCFI39:
 363              		.cfi_def_cfa_offset 4
 364 0020 BD46     		mov	sp, r7
 365              	.LCFI40:
 366              		.cfi_def_cfa_register 13
 367              		@ sp needed
 368 0022 5DF8047B 		ldr	r7, [sp], #4
 369              	.LCFI41:
 370              		.cfi_restore 7
 371              		.cfi_def_cfa_offset 0
 372 0026 7047     		bx	lr
 373              		.cfi_endproc
 374              	.LFE232:
 376              		.section	.text.LL_ADC_ClearFlag_EOC,"ax",%progbits
 377              		.align	1
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	LL_ADC_ClearFlag_EOC:
 383              	.LFB252:
7125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion state.
7128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
7129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group injected.
7131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
7133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
7135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected command of conversion stop state
7139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_IsStopConversionOngoing
7140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group injected.
7142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsStopConversionOngoing(const ADC_TypeDef *ADCx)
7144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL);
7146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
7151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
7152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with feature oversampling).
7153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData32\n
7154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData32\n
7155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData32\n
7156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData32
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 133


7157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
7164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(const ADC_TypeDef *ADCx, uint32_t Rank)
7166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1,
7168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDR
7169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
7171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
7173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 12 bits.
7178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
7180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData12\n
7182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData12\n
7183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData12\n
7184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData12
7185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
7192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(const ADC_TypeDef *ADCx, uint32_t Rank)
7194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1,
7196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDR
7197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
7201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 10 bits.
7206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
7208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData10\n
7210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData10\n
7211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData10\n
7212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData10
7213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 134


7214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
7220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(const ADC_TypeDef *ADCx, uint32_t Rank)
7222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1,
7224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDR
7225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
7229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 8 bits.
7234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
7236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData8\n
7238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData8\n
7239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData8\n
7240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData8
7241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
7248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(const ADC_TypeDef *ADCx, uint32_t Rank)
7250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1,
7252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDR
7253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                   );
7257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC resolution 6 bits.
7262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         can increase data width, function for extended range
7264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData6\n
7266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData6\n
7267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData6\n
7268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData6
7269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 135


7271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
7276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(const ADC_TypeDef *ADCx, uint32_t Rank)
7278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1,
7280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDR
7281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                   );
7285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
7289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_FLAG_Management ADC flag management
7292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
7293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC ready.
7297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
7301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
7305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
7307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of unitary conversion.
7311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
7312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
7316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
7318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sequence conversions.
7322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_IsActiveFlag_EOS
7323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(const ADC_TypeDef *ADCx)
7327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 136


7328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
7329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC group regular overrun.
7333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_IsActiveFlag_OVR
7334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(const ADC_TypeDef *ADCx)
7338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);
7340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sampling phase.
7344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_IsActiveFlag_EOSMP
7345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(const ADC_TypeDef *ADCx)
7349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);
7351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of unitary conversion.
7355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_IsActiveFlag_JEOC
7356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOC(const ADC_TypeDef *ADCx)
7360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);
7362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of sequence conversions.
7366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_IsActiveFlag_JEOS
7367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(const ADC_TypeDef *ADCx)
7371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);
7373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC group injected contexts queue overflow.
7377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      JQOVF          LL_ADC_IsActiveFlag_JQOVF
7378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JQOVF(const ADC_TypeDef *ADCx)
7382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);
7384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 137


7385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 1 flag
7388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      AWD1           LL_ADC_IsActiveFlag_AWD1
7389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(const ADC_TypeDef *ADCx)
7393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);
7395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 2.
7399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      AWD2           LL_ADC_IsActiveFlag_AWD2
7400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(const ADC_TypeDef *ADCx)
7404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);
7406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 3.
7410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      AWD3           LL_ADC_IsActiveFlag_AWD3
7411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(const ADC_TypeDef *ADCx)
7415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);
7417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC ready.
7421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
7425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
7429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
7431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of unitary conversion.
7435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
7436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
7440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 384              		.loc 1 7440 1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 138


 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 8
 387              		@ frame_needed = 1, uses_anonymous_args = 0
 388              		@ link register save eliminated.
 389 0000 80B4     		push	{r7}
 390              	.LCFI42:
 391              		.cfi_def_cfa_offset 4
 392              		.cfi_offset 7, -4
 393 0002 83B0     		sub	sp, sp, #12
 394              	.LCFI43:
 395              		.cfi_def_cfa_offset 16
 396 0004 00AF     		add	r7, sp, #0
 397              	.LCFI44:
 398              		.cfi_def_cfa_register 7
 399 0006 7860     		str	r0, [r7, #4]
7441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 400              		.loc 1 7441 3
 401 0008 7B68     		ldr	r3, [r7, #4]
 402 000a 0422     		movs	r2, #4
 403 000c 1A60     		str	r2, [r3]
7442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 404              		.loc 1 7442 1
 405 000e 00BF     		nop
 406 0010 0C37     		adds	r7, r7, #12
 407              	.LCFI45:
 408              		.cfi_def_cfa_offset 4
 409 0012 BD46     		mov	sp, r7
 410              	.LCFI46:
 411              		.cfi_def_cfa_register 13
 412              		@ sp needed
 413 0014 5DF8047B 		ldr	r7, [sp], #4
 414              	.LCFI47:
 415              		.cfi_restore 7
 416              		.cfi_def_cfa_offset 0
 417 0018 7047     		bx	lr
 418              		.cfi_endproc
 419              	.LFE252:
 421              		.section	.text.LL_ADC_ClearFlag_JEOC,"ax",%progbits
 422              		.align	1
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 427              	LL_ADC_ClearFlag_JEOC:
 428              	.LFB256:
7443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sequence conversions.
7446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
7447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
7451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
7453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 139


7456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular overrun.
7457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_ClearFlag_OVR
7458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
7462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR);
7464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sampling phase.
7468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_ClearFlag_EOSMP
7469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)
7473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOSMP);
7475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of unitary conversion.
7479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_ClearFlag_JEOC
7480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOC(ADC_TypeDef *ADCx)
7484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 429              		.loc 1 7484 1
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 8
 432              		@ frame_needed = 1, uses_anonymous_args = 0
 433              		@ link register save eliminated.
 434 0000 80B4     		push	{r7}
 435              	.LCFI48:
 436              		.cfi_def_cfa_offset 4
 437              		.cfi_offset 7, -4
 438 0002 83B0     		sub	sp, sp, #12
 439              	.LCFI49:
 440              		.cfi_def_cfa_offset 16
 441 0004 00AF     		add	r7, sp, #0
 442              	.LCFI50:
 443              		.cfi_def_cfa_register 7
 444 0006 7860     		str	r0, [r7, #4]
7485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 445              		.loc 1 7485 3
 446 0008 7B68     		ldr	r3, [r7, #4]
 447 000a 2022     		movs	r2, #32
 448 000c 1A60     		str	r2, [r3]
7486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 449              		.loc 1 7486 1
 450 000e 00BF     		nop
 451 0010 0C37     		adds	r7, r7, #12
 452              	.LCFI51:
 453              		.cfi_def_cfa_offset 4
 454 0012 BD46     		mov	sp, r7
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 140


 455              	.LCFI52:
 456              		.cfi_def_cfa_register 13
 457              		@ sp needed
 458 0014 5DF8047B 		ldr	r7, [sp], #4
 459              	.LCFI53:
 460              		.cfi_restore 7
 461              		.cfi_def_cfa_offset 0
 462 0018 7047     		bx	lr
 463              		.cfi_endproc
 464              	.LFE256:
 466              		.section	.text.LL_ADC_ClearFlag_JEOS,"ax",%progbits
 467              		.align	1
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	LL_ADC_ClearFlag_JEOS:
 473              	.LFB257:
7487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of sequence conversions.
7490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_ClearFlag_JEOS
7491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
7495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 474              		.loc 1 7495 1
 475              		.cfi_startproc
 476              		@ args = 0, pretend = 0, frame = 8
 477              		@ frame_needed = 1, uses_anonymous_args = 0
 478              		@ link register save eliminated.
 479 0000 80B4     		push	{r7}
 480              	.LCFI54:
 481              		.cfi_def_cfa_offset 4
 482              		.cfi_offset 7, -4
 483 0002 83B0     		sub	sp, sp, #12
 484              	.LCFI55:
 485              		.cfi_def_cfa_offset 16
 486 0004 00AF     		add	r7, sp, #0
 487              	.LCFI56:
 488              		.cfi_def_cfa_register 7
 489 0006 7860     		str	r0, [r7, #4]
7496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 490              		.loc 1 7496 3
 491 0008 7B68     		ldr	r3, [r7, #4]
 492 000a 4022     		movs	r2, #64
 493 000c 1A60     		str	r2, [r3]
7497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 494              		.loc 1 7497 1
 495 000e 00BF     		nop
 496 0010 0C37     		adds	r7, r7, #12
 497              	.LCFI57:
 498              		.cfi_def_cfa_offset 4
 499 0012 BD46     		mov	sp, r7
 500              	.LCFI58:
 501              		.cfi_def_cfa_register 13
 502              		@ sp needed
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 141


 503 0014 5DF8047B 		ldr	r7, [sp], #4
 504              	.LCFI59:
 505              		.cfi_restore 7
 506              		.cfi_def_cfa_offset 0
 507 0018 7047     		bx	lr
 508              		.cfi_endproc
 509              	.LFE257:
 511              		.section	.text.LL_ADC_EnableIT_JEOS,"ax",%progbits
 512              		.align	1
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	LL_ADC_EnableIT_JEOS:
 518              	.LFB290:
7498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected contexts queue overflow.
7501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      JQOVF          LL_ADC_ClearFlag_JQOVF
7502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JQOVF(ADC_TypeDef *ADCx)
7506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JQOVF);
7508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC analog watchdog 1.
7512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
7513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
7517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
7519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC analog watchdog 2.
7523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
7524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
7528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
7530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Clear flag ADC analog watchdog 3.
7534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
7535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
7539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 142


7541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
7544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC ready of the ADC master.
7546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      ADRDY_MST      LL_ADC_IsActiveFlag_MST_ADRDY
7547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_ADRDY(const ADC_Common_TypeDef *ADCxy_COMMON)
7552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_ADRDY_MST) == (LL_ADC_FLAG_ADRDY_MST)) ? 1UL : 0
7554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC ready of the ADC slave.
7558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      ADRDY_SLV      LL_ADC_IsActiveFlag_SLV_ADRDY
7559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_ADRDY(const ADC_Common_TypeDef *ADCxy_COMMON)
7564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_ADRDY_SLV) == (LL_ADC_FLAG_ADRDY_SLV)) ? 1UL : 0
7566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of unitary conversion of the ADC master.
7570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      EOC_MST        LL_ADC_IsActiveFlag_MST_EOC
7571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOC(const ADC_Common_TypeDef *ADCxy_COMMON)
7576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);
7578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of unitary conversion of the ADC slave.
7582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      EOC_SLV        LL_ADC_IsActiveFlag_SLV_EOC
7583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOC(const ADC_Common_TypeDef *ADCxy_COMMON)
7588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);
7590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sequence conversions of the ADC master.
7594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      EOS_MST        LL_ADC_IsActiveFlag_MST_EOS
7595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 143


7598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOS(const ADC_Common_TypeDef *ADCxy_COMMON)
7600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOS_MST) == (LL_ADC_FLAG_EOS_MST)) ? 1UL : 0UL);
7602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sequence conversions of the ADC slave.
7606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      EOS_SLV        LL_ADC_IsActiveFlag_SLV_EOS
7607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOS(const ADC_Common_TypeDef *ADCxy_COMMON)
7612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOS_SLV) == (LL_ADC_FLAG_EOS_SLV)) ? 1UL : 0UL);
7614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular overrun of the ADC master.
7618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      OVR_MST        LL_ADC_IsActiveFlag_MST_OVR
7619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_OVR(const ADC_Common_TypeDef *ADCxy_COMMON)
7624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST)) ? 1UL : 0UL);
7626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular overrun of the ADC slave.
7630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      OVR_SLV        LL_ADC_IsActiveFlag_SLV_OVR
7631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_OVR(const ADC_Common_TypeDef *ADCxy_COMMON)
7636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_SLV) == (LL_ADC_FLAG_OVR_SLV)) ? 1UL : 0UL);
7638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sampling of the ADC master.
7642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      EOSMP_MST      LL_ADC_IsActiveFlag_MST_EOSMP
7643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOSMP(const ADC_Common_TypeDef *ADCxy_COMMON)
7648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOSMP_MST) == (LL_ADC_FLAG_EOSMP_MST)) ? 1UL : 0
7650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group regular end of sampling of the ADC slave.
7654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      EOSMP_SLV      LL_ADC_IsActiveFlag_SLV_EOSMP
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 144


7655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_EOSMP(const ADC_Common_TypeDef *ADCxy_COMMON)
7660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOSMP_SLV) == (LL_ADC_FLAG_EOSMP_SLV)) ? 1UL : 0
7662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of unitary conversion of the ADC master.
7666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      JEOC_MST       LL_ADC_IsActiveFlag_MST_JEOC
7667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOC(const ADC_Common_TypeDef *ADCxy_COMMON)
7672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOC_MST) == (LL_ADC_FLAG_JEOC_MST)) ? 1UL : 0UL
7674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of unitary conversion of the ADC slave.
7678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      JEOC_SLV       LL_ADC_IsActiveFlag_SLV_JEOC
7679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JEOC(const ADC_Common_TypeDef *ADCxy_COMMON)
7684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOC_SLV) == (LL_ADC_FLAG_JEOC_SLV)) ? 1UL : 0UL
7686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC master.
7690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      JEOS_MST       LL_ADC_IsActiveFlag_MST_JEOS
7691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOS(const ADC_Common_TypeDef *ADCxy_COMMON)
7696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOS_MST) == (LL_ADC_FLAG_JEOS_MST)) ? 1UL : 0UL
7698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC slave.
7702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      JEOS_SLV       LL_ADC_IsActiveFlag_SLV_JEOS
7703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JEOS(const ADC_Common_TypeDef *ADCxy_COMMON)
7708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JEOS_SLV) == (LL_ADC_FLAG_JEOS_SLV)) ? 1UL : 0UL
7710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 145


7712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected context queue overflow of the ADC master.
7714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      JQOVF_MST      LL_ADC_IsActiveFlag_MST_JQOVF
7715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JQOVF(const ADC_Common_TypeDef *ADCxy_COMMON)
7720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JQOVF_MST) == (LL_ADC_FLAG_JQOVF_MST)) ? 1UL : 0
7722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC group injected context queue overflow of the ADC slave.
7726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      JQOVF_SLV      LL_ADC_IsActiveFlag_SLV_JQOVF
7727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_JQOVF(const ADC_Common_TypeDef *ADCxy_COMMON)
7732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_JQOVF_SLV) == (LL_ADC_FLAG_JQOVF_SLV)) ? 1UL : 0
7734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 1 of the ADC master.
7738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      AWD1_MST       LL_ADC_IsActiveFlag_MST_AWD1
7739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD1(const ADC_Common_TypeDef *ADCxy_COMMON)
7744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST)) ? 1UL : 0UL
7746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode analog watchdog 1 of the ADC slave.
7750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      AWD1_SLV       LL_ADC_IsActiveFlag_SLV_AWD1
7751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD1(const ADC_Common_TypeDef *ADCxy_COMMON)
7756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_SLV) == (LL_ADC_FLAG_AWD1_SLV)) ? 1UL : 0UL
7758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 2 of the ADC master.
7762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      AWD2_MST       LL_ADC_IsActiveFlag_MST_AWD2
7763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD2(const ADC_Common_TypeDef *ADCxy_COMMON)
7768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 146


7769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD2_MST) == (LL_ADC_FLAG_AWD2_MST)) ? 1UL : 0UL
7770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 2 of the ADC slave.
7774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      AWD2_SLV       LL_ADC_IsActiveFlag_SLV_AWD2
7775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD2(const ADC_Common_TypeDef *ADCxy_COMMON)
7780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD2_SLV) == (LL_ADC_FLAG_AWD2_SLV)) ? 1UL : 0UL
7782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 3 of the ADC master.
7786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      AWD3_MST       LL_ADC_IsActiveFlag_MST_AWD3
7787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD3(const ADC_Common_TypeDef *ADCxy_COMMON)
7792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD3_MST) == (LL_ADC_FLAG_AWD3_MST)) ? 1UL : 0UL
7794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get flag multimode ADC analog watchdog 3 of the ADC slave.
7798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CSR      AWD3_SLV       LL_ADC_IsActiveFlag_SLV_AWD3
7799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV_AWD3(const ADC_Common_TypeDef *ADCxy_COMMON)
7804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD3_SLV) == (LL_ADC_FLAG_AWD3_SLV)) ? 1UL : 0UL
7806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
7808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
7811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_IT_Management ADC IT management
7814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
7815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable ADC ready.
7819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      ADRDYIE        LL_ADC_EnableIT_ADRDY
7820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)
7824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_ADRDY);
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 147


7826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC group regular end of unitary conversion.
7830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
7831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
7835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
7837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC group regular end of sequence conversions.
7841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      EOSIE          LL_ADC_EnableIT_EOS
7842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)
7846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_EOS);
7848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable ADC group regular interruption overrun.
7852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      OVRIE          LL_ADC_EnableIT_OVR
7853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
7857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_OVR);
7859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC group regular end of sampling.
7863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      EOSMPIE        LL_ADC_EnableIT_EOSMP
7864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)
7868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_EOSMP);
7870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC group injected end of unitary conversion.
7874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      JEOCIE         LL_ADC_EnableIT_JEOC
7875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_JEOC(ADC_TypeDef *ADCx)
7879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_JEOC);
7881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 148


7883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC group injected end of sequence conversions.
7885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      JEOSIE         LL_ADC_EnableIT_JEOS
7886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
7890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 519              		.loc 1 7890 1
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 8
 522              		@ frame_needed = 1, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 524 0000 80B4     		push	{r7}
 525              	.LCFI60:
 526              		.cfi_def_cfa_offset 4
 527              		.cfi_offset 7, -4
 528 0002 83B0     		sub	sp, sp, #12
 529              	.LCFI61:
 530              		.cfi_def_cfa_offset 16
 531 0004 00AF     		add	r7, sp, #0
 532              	.LCFI62:
 533              		.cfi_def_cfa_register 7
 534 0006 7860     		str	r0, [r7, #4]
7891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 535              		.loc 1 7891 3
 536 0008 7B68     		ldr	r3, [r7, #4]
 537 000a 5B68     		ldr	r3, [r3, #4]
 538 000c 43F04002 		orr	r2, r3, #64
 539 0010 7B68     		ldr	r3, [r7, #4]
 540 0012 5A60     		str	r2, [r3, #4]
7892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 541              		.loc 1 7892 1
 542 0014 00BF     		nop
 543 0016 0C37     		adds	r7, r7, #12
 544              	.LCFI63:
 545              		.cfi_def_cfa_offset 4
 546 0018 BD46     		mov	sp, r7
 547              	.LCFI64:
 548              		.cfi_def_cfa_register 13
 549              		@ sp needed
 550 001a 5DF8047B 		ldr	r7, [sp], #4
 551              	.LCFI65:
 552              		.cfi_restore 7
 553              		.cfi_def_cfa_offset 0
 554 001e 7047     		bx	lr
 555              		.cfi_endproc
 556              	.LFE290:
 558              		.section	.text.LL_ADC_DisableIT_EOC,"ax",%progbits
 559              		.align	1
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
 564              	LL_ADC_DisableIT_EOC:
 565              	.LFB296:
7893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 149


7895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC group injected context queue overflow.
7896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      JQOVFIE        LL_ADC_EnableIT_JQOVF
7897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_JQOVF(ADC_TypeDef *ADCx)
7901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_JQOVF);
7903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC analog watchdog 1.
7907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
7908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
7912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
7914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC analog watchdog 2.
7918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
7919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
7923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
7925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable interruption ADC analog watchdog 3.
7929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
7930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
7934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
7936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable interruption ADC ready.
7940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      ADRDYIE        LL_ADC_DisableIT_ADRDY
7941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)
7945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_ADRDY);
7947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable interruption ADC group regular end of unitary conversion.
7951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      EOCIE          LL_ADC_DisableIT_EOC
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 150


7952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
7956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 566              		.loc 1 7956 1
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 8
 569              		@ frame_needed = 1, uses_anonymous_args = 0
 570              		@ link register save eliminated.
 571 0000 80B4     		push	{r7}
 572              	.LCFI66:
 573              		.cfi_def_cfa_offset 4
 574              		.cfi_offset 7, -4
 575 0002 83B0     		sub	sp, sp, #12
 576              	.LCFI67:
 577              		.cfi_def_cfa_offset 16
 578 0004 00AF     		add	r7, sp, #0
 579              	.LCFI68:
 580              		.cfi_def_cfa_register 7
 581 0006 7860     		str	r0, [r7, #4]
7957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 582              		.loc 1 7957 3
 583 0008 7B68     		ldr	r3, [r7, #4]
 584 000a 5B68     		ldr	r3, [r3, #4]
 585 000c 23F00402 		bic	r2, r3, #4
 586 0010 7B68     		ldr	r3, [r7, #4]
 587 0012 5A60     		str	r2, [r3, #4]
7958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 588              		.loc 1 7958 1
 589 0014 00BF     		nop
 590 0016 0C37     		adds	r7, r7, #12
 591              	.LCFI69:
 592              		.cfi_def_cfa_offset 4
 593 0018 BD46     		mov	sp, r7
 594              	.LCFI70:
 595              		.cfi_def_cfa_register 13
 596              		@ sp needed
 597 001a 5DF8047B 		ldr	r7, [sp], #4
 598              	.LCFI71:
 599              		.cfi_restore 7
 600              		.cfi_def_cfa_offset 0
 601 001e 7047     		bx	lr
 602              		.cfi_endproc
 603              	.LFE296:
 605              		.section	.text.LL_ADC_DisableIT_JEOC,"ax",%progbits
 606              		.align	1
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	LL_ADC_DisableIT_JEOC:
 612              	.LFB300:
7959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable interruption ADC group regular end of sequence conversions.
7962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      EOSIE          LL_ADC_DisableIT_EOS
7963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 151


7964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
7967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
7969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable interruption ADC group regular overrun.
7973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      OVRIE          LL_ADC_DisableIT_OVR
7974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)
7978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_OVR);
7980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable interruption ADC group regular end of sampling.
7984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      EOSMPIE        LL_ADC_DisableIT_EOSMP
7985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx)
7989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
7990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOSMP);
7991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
7992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
7993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
7994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable interruption ADC group regular end of unitary conversion.
7995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll IER      JEOCIE         LL_ADC_DisableIT_JEOC
7996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
7997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
7998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
7999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
8000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 613              		.loc 1 8000 1
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 8
 616              		@ frame_needed = 1, uses_anonymous_args = 0
 617              		@ link register save eliminated.
 618 0000 80B4     		push	{r7}
 619              	.LCFI72:
 620              		.cfi_def_cfa_offset 4
 621              		.cfi_offset 7, -4
 622 0002 83B0     		sub	sp, sp, #12
 623              	.LCFI73:
 624              		.cfi_def_cfa_offset 16
 625 0004 00AF     		add	r7, sp, #0
 626              	.LCFI74:
 627              		.cfi_def_cfa_register 7
 628 0006 7860     		str	r0, [r7, #4]
8001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 629              		.loc 1 8001 3
 630 0008 7B68     		ldr	r3, [r7, #4]
 631 000a 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 152


 632 000c 23F02002 		bic	r2, r3, #32
 633 0010 7B68     		ldr	r3, [r7, #4]
 634 0012 5A60     		str	r2, [r3, #4]
8002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 635              		.loc 1 8002 1
 636 0014 00BF     		nop
 637 0016 0C37     		adds	r7, r7, #12
 638              	.LCFI75:
 639              		.cfi_def_cfa_offset 4
 640 0018 BD46     		mov	sp, r7
 641              	.LCFI76:
 642              		.cfi_def_cfa_register 13
 643              		@ sp needed
 644 001a 5DF8047B 		ldr	r7, [sp], #4
 645              	.LCFI77:
 646              		.cfi_restore 7
 647              		.cfi_def_cfa_offset 0
 648 001e 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE300:
 652              		.section	.text.LL_DBGMCU_APB2_GRP1_FreezePeriph,"ax",%progbits
 653              		.align	1
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 658              	LL_DBGMCU_APB2_GRP1_FreezePeriph:
 659              	.LFB370:
 660              		.file 2 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @file    stm32l4xx_ll_system.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @attention
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * Copyright (c) 2017 STMicroelectronics.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * All rights reserved.
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * in the root directory of this software component.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   @verbatim
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ==============================================================================
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                      ##### How to use this driver #####
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ==============================================================================
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****     [..]
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****     used by user:
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Access to DBGCMU registers
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Access to SYSCFG registers
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Access to VREFBUF registers
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 153


  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   @endverbatim
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #ifndef STM32L4xx_LL_SYSTEM_H
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define STM32L4xx_LL_SYSTEM_H
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #ifdef __cplusplus
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** extern "C" {
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #include "stm32l4xx.h"
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @addtogroup STM32L4xx_LL_Driver
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****  */
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define FLASH_PDKEY1                  0x04152637U /*!< Flash power down key1 */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define FLASH_PDKEY2                  0xFAFBFCFDU /*!< Flash power down key2: used with FLASH_PDKEY
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                        to unlock the RUN_PD bit in FLASH_ACR */
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** * @{
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** */
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 154


  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(FMC_Bank1_R)
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* FMC_Bank1_R */
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI            (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) /*
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                       and Flash Bank2 mapped at 0x0
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_MEMRMP_FB_MODE     /*!< Flash Bank2 mapped at 0x0
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                       and Flash Bank1 mapped at 0x0
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB8_FMP)
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB8_FMP */
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB9_FMP)
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB9_FMP */
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C2)
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C2 */
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C4)
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C4    SYSCFG_CFGR1_I2C4_FMP     /*!< Enable Fast Mode Plus on 
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C4 */
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U                        /*!< EXTI PORT A              
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U                        /*!< EXTI PORT B              
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U                        /*!< EXTI PORT C              
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U                        /*!< EXTI PORT D              
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U                        /*!< EXTI PORT E              
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(GPIOF)
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               5U                        /*!< EXTI PORT F              
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* GPIOF */
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(GPIOG)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 155


 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               6U                        /*!< EXTI PORT G              
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* GPIOG */
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               7U                        /*!< EXTI PORT H              
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(GPIOI)
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTI               8U                        /*!< EXTI PORT I              
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* GPIOI */
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* !< EXTI_POSITION_0  
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* !< EXTI_POSITION_4  
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* !< EXTI_POSITION_8  
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* !< EXTI_POSITION_12 
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* !< EXTI_POSITION_0  
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* !< EXTI_POSITION_4  
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* !< EXTI_POSITION_8  
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* !< EXTI_POSITION_12 
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* !< EXTI_POSITION_0  
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* !< EXTI_POSITION_4  
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* !< EXTI_POSITION_8  
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* !< EXTI_POSITION_12 
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* !< EXTI_POSITION_0  
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* !< EXTI_POSITION_4  
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* !< EXTI_POSITION_8  
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* !< EXTI_POSITION_12 
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC             SYSCFG_CFGR2_ECCL  /*!< Enables and locks the ECC error 
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVDL  /*!< Enables and locks the PVD connec
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with TIM1/8/15/16/17 Break Input
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    and also the PVDE and PLS bits o
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM2_PARITY    SYSCFG_CFGR2_SPL   /*!< Enables and locks the SRAM2_PARI
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_CLL   /*!< Enables and locks the LOCKUP out
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with Break Input of TIM1/15/16/1
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRP
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE0           SYSCFG_SWPR_PAGE0  /*!< SRAM2 Write protection page 0  *
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE1           SYSCFG_SWPR_PAGE1  /*!< SRAM2 Write protection page 1  *
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE2           SYSCFG_SWPR_PAGE2  /*!< SRAM2 Write protection page 2  *
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE3           SYSCFG_SWPR_PAGE3  /*!< SRAM2 Write protection page 3  *
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE4           SYSCFG_SWPR_PAGE4  /*!< SRAM2 Write protection page 4  *
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 156


 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE5           SYSCFG_SWPR_PAGE5  /*!< SRAM2 Write protection page 5  *
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE6           SYSCFG_SWPR_PAGE6  /*!< SRAM2 Write protection page 6  *
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE7           SYSCFG_SWPR_PAGE7  /*!< SRAM2 Write protection page 7  *
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE8           SYSCFG_SWPR_PAGE8  /*!< SRAM2 Write protection page 8  *
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE9           SYSCFG_SWPR_PAGE9  /*!< SRAM2 Write protection page 9  *
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE10          SYSCFG_SWPR_PAGE10 /*!< SRAM2 Write protection page 10 *
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE11          SYSCFG_SWPR_PAGE11 /*!< SRAM2 Write protection page 11 *
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE12          SYSCFG_SWPR_PAGE12 /*!< SRAM2 Write protection page 12 *
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE13          SYSCFG_SWPR_PAGE13 /*!< SRAM2 Write protection page 13 *
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE14          SYSCFG_SWPR_PAGE14 /*!< SRAM2 Write protection page 14 *
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE15          SYSCFG_SWPR_PAGE15 /*!< SRAM2 Write protection page 15 *
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_SWPR_PAGE31)
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE16          SYSCFG_SWPR_PAGE16 /*!< SRAM2 Write protection page 16 *
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE17          SYSCFG_SWPR_PAGE17 /*!< SRAM2 Write protection page 17 *
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE18          SYSCFG_SWPR_PAGE18 /*!< SRAM2 Write protection page 18 *
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE19          SYSCFG_SWPR_PAGE19 /*!< SRAM2 Write protection page 19 *
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE20          SYSCFG_SWPR_PAGE20 /*!< SRAM2 Write protection page 20 *
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE21          SYSCFG_SWPR_PAGE21 /*!< SRAM2 Write protection page 21 *
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE22          SYSCFG_SWPR_PAGE22 /*!< SRAM2 Write protection page 22 *
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE23          SYSCFG_SWPR_PAGE23 /*!< SRAM2 Write protection page 23 *
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE24          SYSCFG_SWPR_PAGE24 /*!< SRAM2 Write protection page 24 *
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE25          SYSCFG_SWPR_PAGE25 /*!< SRAM2 Write protection page 25 *
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE26          SYSCFG_SWPR_PAGE26 /*!< SRAM2 Write protection page 26 *
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE27          SYSCFG_SWPR_PAGE27 /*!< SRAM2 Write protection page 27 *
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE28          SYSCFG_SWPR_PAGE28 /*!< SRAM2 Write protection page 28 *
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE29          SYSCFG_SWPR_PAGE29 /*!< SRAM2 Write protection page 29 *
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE30          SYSCFG_SWPR_PAGE30 /*!< SRAM2 Write protection page 30 *
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE31          SYSCFG_SWPR_PAGE31 /*!< SRAM2 Write protection page 31 *
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_SWPR_PAGE31 */
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE63)
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE32          SYSCFG_SWPR2_PAGE32 /*!< SRAM2 Write protection page 32 
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE33          SYSCFG_SWPR2_PAGE33 /*!< SRAM2 Write protection page 33 
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE34          SYSCFG_SWPR2_PAGE34 /*!< SRAM2 Write protection page 34 
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE35          SYSCFG_SWPR2_PAGE35 /*!< SRAM2 Write protection page 35 
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE36          SYSCFG_SWPR2_PAGE36 /*!< SRAM2 Write protection page 36 
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE37          SYSCFG_SWPR2_PAGE37 /*!< SRAM2 Write protection page 37 
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE38          SYSCFG_SWPR2_PAGE38 /*!< SRAM2 Write protection page 38 
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE39          SYSCFG_SWPR2_PAGE39 /*!< SRAM2 Write protection page 39 
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE40          SYSCFG_SWPR2_PAGE40 /*!< SRAM2 Write protection page 40 
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE41          SYSCFG_SWPR2_PAGE41 /*!< SRAM2 Write protection page 41 
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE42          SYSCFG_SWPR2_PAGE42 /*!< SRAM2 Write protection page 42 
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE43          SYSCFG_SWPR2_PAGE43 /*!< SRAM2 Write protection page 43 
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE44          SYSCFG_SWPR2_PAGE44 /*!< SRAM2 Write protection page 44 
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE45          SYSCFG_SWPR2_PAGE45 /*!< SRAM2 Write protection page 45 
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE46          SYSCFG_SWPR2_PAGE46 /*!< SRAM2 Write protection page 46 
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE47          SYSCFG_SWPR2_PAGE47 /*!< SRAM2 Write protection page 47 
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE48          SYSCFG_SWPR2_PAGE48 /*!< SRAM2 Write protection page 48 
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE49          SYSCFG_SWPR2_PAGE49 /*!< SRAM2 Write protection page 49 
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE50          SYSCFG_SWPR2_PAGE50 /*!< SRAM2 Write protection page 50 
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE51          SYSCFG_SWPR2_PAGE51 /*!< SRAM2 Write protection page 51 
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE52          SYSCFG_SWPR2_PAGE52 /*!< SRAM2 Write protection page 52 
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE53          SYSCFG_SWPR2_PAGE53 /*!< SRAM2 Write protection page 53 
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE54          SYSCFG_SWPR2_PAGE54 /*!< SRAM2 Write protection page 54 
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE55          SYSCFG_SWPR2_PAGE55 /*!< SRAM2 Write protection page 55 
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE56          SYSCFG_SWPR2_PAGE56 /*!< SRAM2 Write protection page 56 
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE57          SYSCFG_SWPR2_PAGE57 /*!< SRAM2 Write protection page 57 
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE58          SYSCFG_SWPR2_PAGE58 /*!< SRAM2 Write protection page 58 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 157


 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE59          SYSCFG_SWPR2_PAGE59 /*!< SRAM2 Write protection page 59 
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE60          SYSCFG_SWPR2_PAGE60 /*!< SRAM2 Write protection page 60 
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE61          SYSCFG_SWPR2_PAGE61 /*!< SRAM2 Write protection page 61 
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE62          SYSCFG_SWPR2_PAGE62 /*!< SRAM2 Write protection page 62 
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE63          SYSCFG_SWPR2_PAGE63 /*!< SRAM2 Write protection page 63 
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_SWPR2_PAGE63 */
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM3)
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1FZR1_DBG_TIM3_STOP   /*!< The counter clock o
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM3 */
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM4)
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1FZR1_DBG_TIM4_STOP   /*!< The counter clock o
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM4 */
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM5)
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1FZR1_DBG_TIM5_STOP   /*!< The counter clock o
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM5 */
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1FZR1_DBG_TIM6_STOP   /*!< The counter clock o
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM7)
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1FZR1_DBG_TIM7_STOP   /*!< The counter clock o
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM7 */
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C2)
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1FZR1_DBG_I2C2_STOP   /*!< The I2C2 SMBus time
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C2 */
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP       DBGMCU_APB1FZR1_DBG_CAN_STOP    /*!< The bxCAN receive r
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(CAN2)
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN2_STOP      DBGMCU_APB1FZR1_DBG_CAN2_STOP   /*!< The bxCAN2 receive 
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* CAN2 */
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 158


 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C4)
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_I2C4_STOP      DBGMCU_APB1FZR2_DBG_I2C4_STOP   /*!< The I2C4 SMBus time
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C4 */
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP    DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock o
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZ_DBG_TIM1_STOP     /*!< The counter clock o
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM8)
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2FZ_DBG_TIM8_STOP     /*!< The counter clock o
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM8 */
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2FZ_DBG_TIM15_STOP    /*!< The counter clock o
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZ_DBG_TIM16_STOP    /*!< The counter clock o
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM17)
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZ_DBG_TIM17_STOP    /*!< The counter clock o
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM17 */
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(VREFBUF)
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (V
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS        /*!< Voltage reference scale 1 (V
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* VREFBUF */
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY_5WS)
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS  /*!< FLASH ten wait states */
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS  /*!< FLASH eleven wait states */
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS  /*!< FLASH twelve wait states */
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS  /*!< FLASH thirteen wait states 
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS  /*!< FLASH fourteen wait states 
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS  /*!< FLASH fifteen wait states *
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 159


 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 160


 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_SetFlashBankMode
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE, Bank);
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_GetFlashBankMode
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE));
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Firewall protection enabled
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FWDIS         LL_SYSCFG_EnableFirewall
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFirewall(void)
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FWDIS);
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Firewall protection is enabled or not
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FWDIS         LL_SYSCFG_IsEnabledFirewall
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledFirewall(void)
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return !(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FWDIS) == SYSCFG_CFGR1_FWDIS);
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         usage with ADC.
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 161


 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         usage with ADC.
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 162


 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 163


 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 164


 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0));
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1));
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2));
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3));
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 165


 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4));
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5));
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTI (*)
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 166


 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTI (*)
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 1
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register as described in
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *       the Reference Manual.
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 167


 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   /* Starts a hardware SRAM2 erase operation*/
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY));
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set connections to TIM1/8/15/16/17 Break inputs
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get connections to TIM1/8/15/16/17 Break inputs
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 168


 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF));
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 0 to 31
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SWPR  PxWP         LL_SYSCFG_EnableSRAM2PageWRP_0_31
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16 (*)
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17 (*)
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18 (*)
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19 (*)
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20 (*)
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21 (*)
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22 (*)
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23 (*)
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24 (*)
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25 (*)
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26 (*)
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27 (*)
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28 (*)
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29 (*)
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30 (*)
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31 (*)
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Legacy define */
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EnableSRAM2PageWRP    LL_SYSCFG_EnableSRAM2PageWRP_0_31
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 169


 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP)
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->SWPR, SRAM2WRP);
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE63)
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 32 to 63
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SWPR2 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_32_63
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32 (*)
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33 (*)
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34 (*)
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35 (*)
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36 (*)
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37 (*)
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38 (*)
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39 (*)
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40 (*)
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41 (*)
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42 (*)
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43 (*)
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44 (*)
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45 (*)
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46 (*)
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47 (*)
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48 (*)
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49 (*)
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50 (*)
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51 (*)
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52 (*)
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53 (*)
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54 (*)
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55 (*)
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56 (*)
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57 (*)
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58 (*)
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59 (*)
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60 (*)
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61 (*)
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62 (*)
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63 (*)
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP)
 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->SWPR2, SRAM2WRP);
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_SWPR2_PAGE63 */
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 170


 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00);
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCA);
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53);
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Return the device identifier
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF (ex: device ID is 0x6415)
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Return the device revision identifier
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note This field indicates the revision of the device.
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 171


1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set Trace pin assignment control
1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 172


1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 173


1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group2 peripherals)
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group2 peripherals)
1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 174


1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*)
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 661              		.loc 2 1241 1
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 8
 664              		@ frame_needed = 1, uses_anonymous_args = 0
 665              		@ link register save eliminated.
 666 0000 80B4     		push	{r7}
 667              	.LCFI78:
 668              		.cfi_def_cfa_offset 4
 669              		.cfi_offset 7, -4
 670 0002 83B0     		sub	sp, sp, #12
 671              	.LCFI79:
 672              		.cfi_def_cfa_offset 16
 673 0004 00AF     		add	r7, sp, #0
 674              	.LCFI80:
 675              		.cfi_def_cfa_register 7
 676 0006 7860     		str	r0, [r7, #4]
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
 677              		.loc 2 1242 3
 678 0008 054B     		ldr	r3, .L18
 679 000a 1A69     		ldr	r2, [r3, #16]
 680 000c 0449     		ldr	r1, .L18
 681 000e 7B68     		ldr	r3, [r7, #4]
 682 0010 1343     		orrs	r3, r3, r2
 683 0012 0B61     		str	r3, [r1, #16]
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 684              		.loc 2 1243 1
 685 0014 00BF     		nop
 686 0016 0C37     		adds	r7, r7, #12
 687              	.LCFI81:
 688              		.cfi_def_cfa_offset 4
 689 0018 BD46     		mov	sp, r7
 690              	.LCFI82:
 691              		.cfi_def_cfa_register 13
 692              		@ sp needed
 693 001a 5DF8047B 		ldr	r7, [sp], #4
 694              	.LCFI83:
 695              		.cfi_restore 7
 696              		.cfi_def_cfa_offset 0
 697 001e 7047     		bx	lr
 698              	.L19:
 699              		.align	2
 700              	.L18:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 175


 701 0020 002004E0 		.word	-536600576
 702              		.cfi_endproc
 703              	.LFE370:
 705              		.section	.rodata.OFFSET_TAB_CCMRx,"a"
 706              		.align	2
 709              	OFFSET_TAB_CCMRx:
 710 0000 00000000 		.ascii	"\000\000\000\000\004\004\004<<"
 710      0404043C 
 710      3C
 711              		.section	.rodata.SHIFT_TAB_OCxx,"a"
 712              		.align	2
 715              	SHIFT_TAB_OCxx:
 716 0000 00000800 		.ascii	"\000\000\010\000\000\000\010\000\010"
 716      00000800 
 716      08
 717              		.section	.rodata.SHIFT_TAB_ICxx,"a"
 718              		.align	2
 721              	SHIFT_TAB_ICxx:
 722 0000 00000800 		.ascii	"\000\000\010\000\000\000\010\000\000"
 722      00000800 
 722      00
 723              		.section	.rodata.SHIFT_TAB_CCxP,"a"
 724              		.align	2
 727              	SHIFT_TAB_CCxP:
 728 0000 00020406 		.ascii	"\000\002\004\006\010\012\014\020\024"
 728      080A0C10 
 728      14
 729              		.section	.rodata.SHIFT_TAB_OISx,"a"
 730              		.align	2
 733              	SHIFT_TAB_OISx:
 734 0000 00010203 		.ascii	"\000\001\002\003\004\005\006\010\012"
 734      04050608 
 734      0A
 735              		.section	.text.LL_TIM_DisableCounter,"ax",%progbits
 736              		.align	1
 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 741              	LL_TIM_DisableCounter:
 742              	.LFB399:
 743              		.file 3 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @file    stm32l4xx_ll_tim.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * in the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ******************************************************************************
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 176


  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #ifndef __STM32L4xx_LL_TIM_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __STM32L4xx_LL_TIM_H
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #ifdef __cplusplus
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** extern "C" {
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #include "stm32l4xx.h"
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @addtogroup STM32L4xx_LL_Driver
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined (TIM1) || defined (TIM8) || defined (TIM2) || defined (TIM3) ||  defined (TIM4) || defi
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x04U,   /* 6: TIMx_CH4  */
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x3CU,   /* 7: TIMx_CH5  */
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0x3CU    /* 8: TIMx_CH6  */
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** };
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 1: - NA */
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 3: - NA */
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 5: - NA */
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   8U,            /* 6: OC4M, OC4FE, OC4PE */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 7: OC5M, OC5FE, OC5PE */
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   8U             /* 8: OC6M, OC6FE, OC6PE */
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** };
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 177


  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 1: - NA */
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 3: - NA */
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 5: - NA */
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   8U,            /* 6: CC4S, IC4PSC, IC4F */
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 7: - NA */
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U             /* 8: - NA */
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** };
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 0: CC1P */
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   2U,            /* 1: CC1NP */
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   4U,            /* 2: CC2P */
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   6U,            /* 3: CC2NP */
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   8U,            /* 4: CC3P */
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   10U,           /* 5: CC3NP */
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   12U,           /* 6: CC4P */
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   16U,           /* 7: CC5P */
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   20U            /* 8: CC6P */
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** };
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   0U,            /* 0: OIS1 */
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   1U,            /* 1: OIS1N */
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   2U,            /* 2: OIS2 */
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   3U,            /* 3: OIS2N */
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   4U,            /* 4: OIS3 */
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   5U,            /* 5: OIS3N */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   6U,            /* 6: OIS4 */
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   8U,            /* 7: OIS5 */
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   10U            /* 8: OIS6 */
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** };
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Defines used for the bit position in the register and perform offsets */
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) & 0x1FUL)
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Generic bit definitions for TIMx_OR2 register */
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIMx_OR2_BKINP     TIM1_OR2_BKINP     /*!< BRK BKIN input polarity */
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIMx_OR2_ETRSEL    TIM1_OR2_ETRSEL    /*!< TIMx ETR source selection */
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Remap mask definitions */
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIMx_OR1_RMP_SHIFT 16U
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIMx_OR1_RMP_MASK  0x0000FFFFU
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(ADC3)
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM1_OR1_RMP_MASK  ((TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_ETR_ADC3_RMP | TIM1_OR1_TI1_RMP) << T
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #else
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 178


 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM1_OR1_RMP_MASK  ((TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_TI1_RMP) << TIMx_OR1_RMP_SHIFT)
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* ADC3 */
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM2_OR1_RMP_MASK  ((TIM2_OR1_TI4_RMP | TIM2_OR1_ETR1_RMP | TIM2_OR1_ITR1_RMP) << TIMx_OR1_
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM3_OR1_RMP_MASK  (TIM3_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(ADC2) && defined(ADC3)
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM8_OR1_RMP_MASK  ((TIM8_OR1_ETR_ADC2_RMP | TIM8_OR1_ETR_ADC3_RMP | TIM8_OR1_TI1_RMP) << T
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #else
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM8_OR1_RMP_MASK  (TIM8_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* ADC2 & ADC3 */
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM15_OR1_RMP_MASK (TIM15_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM16_OR1_RMP_MASK (TIM16_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM17_OR1_RMP_MASK (TIM17_OR1_TI1_RMP << TIMx_OR1_RMP_SHIFT)
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7F)
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3F)
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1F)
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1F)
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00)
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80)
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0)
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0)
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** @cond 0
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(DFSDM1_Channel0)
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIMx_OR2_BKDFBK0E   TIMx_OR2_BKDF1BK0E
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIMx_OR3_BK2DFBK1E  TIMx_OR3_BK2DF1BK1E
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* DFSDM1_Channel0 */
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** @endcond
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval none
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 179


 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval none
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** typedef struct
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    @ref LL_TIM_SetPrescaler().*/
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    @ref LL_TIM_SetCounterMode().*/
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    be a number between 0x0000 and 0xFFFFFFFF.
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 180


 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    @ref LL_TIM_SetAutoReload().*/
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    @ref LL_TIM_SetClockDivision().*/
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downc
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    from the RCR value (N).
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    GP timers: this parameter must be a number between Min_Data = 0x
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    Max_Data = 0xFF.
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    Advanced timers: this parameter must be a number between Min_Dat
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    Max_Data = 0xFFFF.
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                    @ref LL_TIM_SetRepetitionCounter().*/
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** typedef struct
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetMode().*/
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                LL_TIM_OC_SetCompareCHx (x=1..6).*/
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 181


 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetIdleState().*/
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetIdleState().*/
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** typedef struct
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPolarity().*/
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetActiveInput().*/
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPrescaler().*/
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetFilter().*/
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 182


 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** typedef struct
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_SetEncoderMode().*/
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 183


 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** typedef struct
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetPolarity().*/
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetPrescaler().*/
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This parameter can be a value of
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     @ref TIM_LL_EC_IC_FILTER.
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetFilter().*/
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                     @ref LL_TIM_OC_SetCompareCH2().*/
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** typedef struct
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_SetOffStates()
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                        programmed. */
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_SetOffStates()
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 184


 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       register has been written, their content is frozen until the 
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       switching-on of the outputs.
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_OC_SetDeadTime()
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                        programmed. */
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK()
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK()
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK()
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_EnableBRK2() or @ref LL_TIM_DisableBRK2()
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARI
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 185


 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK2()
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK2()
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAut
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       programmed. */
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrup
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrup
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt fla
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SR_SBIF                         TIM_SR_SBIF          /*!< System Break interrupt fla
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 186


 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 187


 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at 
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at 
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and 
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!<The counter counts up and d
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 188


 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                    
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)               
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)               
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                 
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 189


 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AN
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AN
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AN
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 190


 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 191


 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_RESET                     0x00000000U                                         
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                      
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                      
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                   
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                      
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                   
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                   
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                      
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                   
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                   
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                   
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)  
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)   
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | 
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined re
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 192


 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETRSOURCE External Trigger Source
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETRSOURCE_LEGACY                0x00000000U                                       /*
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETRSOURCE_COMP1                 TIM1_OR2_ETRSEL_0                                 /*
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ETRSOURCE_COMP2                 TIM1_OR2_ETRSEL_1                                 /*
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 193


 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_FILTER break filter
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronousl
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is act
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is act
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronousl
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 194


1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_INPUT BREAK INPUT
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  /*!< TIMx_BKIN input */
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  /*!< TIMx_BKIN2 input */
1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_SOURCE BKIN SOURCE
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKIN                TIM1_OR2_BKINE      /*!< BKIN input from AF controll
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_OR2_BKCMP1E    /*!< internal signal: COMP1 outp
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_OR2_BKCMP2E    /*!< internal signal: COMP2 outp
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(DFSDM1_Channel0)
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_DF1BK               TIM1_OR2_BKDF1BK0E  /*!< internal signal: DFSDM1 bre
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* DFSDM1_Channel0 */
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_POLARITY BKIN POLARITY
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_LOW               TIM1_OR2_BKINP           /*!< BRK BKIN input is acti
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              /*!< BRK BKIN input is acti
1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 195


1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                     
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR3           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)     
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC1_RMP  TIM1 External Trigger ADC1 Remap
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_NC   TIM1_OR1_RMP_MASK                                            
1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD1 (TIM1_OR1_ETR_ADC1_RMP_0 | TIM1_OR1_RMP_MASK)                
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD2 (TIM1_OR1_ETR_ADC1_RMP_1 | TIM1_OR1_RMP_MASK)                
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 196


1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD3 (TIM1_OR1_ETR_ADC1_RMP | TIM1_OR1_RMP_MASK)                  
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(ADC3)
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC3_RMP  TIM1 External Trigger ADC3 Remap
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_NC   TIM1_OR1_RMP_MASK                                            
1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_AWD1 (TIM1_OR1_ETR_ADC3_RMP_0 | TIM1_OR1_RMP_MASK)                
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_AWD2 (TIM1_OR1_ETR_ADC3_RMP_1 | TIM1_OR1_RMP_MASK)                
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC3_RMP_AWD3 (TIM1_OR1_ETR_ADC3_RMP | TIM1_OR1_RMP_MASK)                  
1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* ADC3 */
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_TI1_RMP  TIM1 External Input Ch1 Remap
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_GPIO  TIM1_OR1_RMP_MASK                                                
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP1 (TIM1_OR1_TI1_RMP | TIM1_OR1_RMP_MASK)                           
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ITR1_RMP  TIM2 Internal Trigger1 Remap
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO  TIM2_OR1_RMP_MASK                                          
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF (TIM2_OR1_ITR1_RMP | TIM2_OR1_RMP_MASK)                    
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* STM32L496xx || STM32L4A6xx || */
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined (STM32L412xx) || defined (STM32L422xx) ||defined (STM32L431xx) || defined (STM32L432xx)
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_NONE          0x00000000U                                             
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_USB_SOF       TIM2_OR1_ITR1_RMP                                       
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* STM32L431xx || STM32L432xx || STM32L442xx || STM32L433xx || STM32L443xx || */
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* STM32L451xx || STM32L452xx || STM32L462xx */
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_GPIO TIM2_OR1_RMP_MASK                                                 
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_LSE  (TIM2_OR1_ETR1_RMP | TIM2_OR1_RMP_MASK)                           
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI4_RMP  TIM2 External Input Ch4 Remap
1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_GPIO        TIM2_OR1_RMP_MASK                                          
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1       (TIM2_OR1_TI4_RMP_0 | TIM2_OR1_RMP_MASK)                   
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined (STM32L412xx) || defined (STM32L422xx)
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #else
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP2       (TIM2_OR1_TI4_RMP_1 | TIM2_OR1_RMP_MASK)                   
1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1_COMP2 (TIM2_OR1_TI4_RMP | TIM2_OR1_RMP_MASK)                     
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 197


1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(TIM3)
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI1_RMP  TIM3 External Input Ch1 Remap
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_GPIO         TIM3_OR1_RMP_MASK                                         
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP1        (TIM3_OR1_TI1_RMP_0 | TIM3_OR1_RMP_MASK)                  
1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP2        (TIM3_OR1_TI1_RMP_1 | TIM3_OR1_RMP_MASK)                  
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP1_COMP2  (TIM3_OR1_TI1_RMP | TIM3_OR1_RMP_MASK)                    
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* TIM3 */
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(TIM8)
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC2_RMP  TIM8 External Trigger ADC2 Remap
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_NC   TIM8_OR1_RMP_MASK                                            
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD1 (TIM8_OR1_ETR_ADC2_RMP_0 | TIM8_OR1_RMP_MASK)                
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD2 (TIM8_OR1_ETR_ADC2_RMP_1 | TIM8_OR1_RMP_MASK)                
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD3 (TIM8_OR1_ETR_ADC2_RMP | TIM8_OR1_RMP_MASK)                  
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC3_RMP  TIM8 External Trigger ADC3 Remap
1244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_NC   TIM8_OR1_RMP_MASK                                            
1247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD1 (TIM8_OR1_ETR_ADC3_RMP_0 | TIM8_OR1_RMP_MASK)                
1248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD2 (TIM8_OR1_ETR_ADC3_RMP_1 | TIM8_OR1_RMP_MASK)                
1249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD3 (TIM8_OR1_ETR_ADC3_RMP | TIM8_OR1_RMP_MASK)                  
1250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_TI1_RMP  TIM8 External Input Ch1 Remap
1255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_GPIO  TIM8_OR1_RMP_MASK                                                
1258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP2 (TIM8_OR1_TI1_RMP | TIM8_OR1_RMP_MASK)                           
1259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* TIM8 */
1263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI1_RMP  TIM15 External Input Ch1 Remap
1265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_GPIO TIM15_OR1_RMP_MASK                                               
1268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_LSE  (TIM15_OR1_TI1_RMP | TIM15_OR1_RMP_MASK)                         
1269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 198


1271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_ENCODERMODE  TIM15 ENCODERMODE
1274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_NOREDIRECTION TIM15_OR1_RMP_MASK                                  
1277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_TIM2          (TIM15_OR1_ENCODER_MODE_0 | TIM15_OR1_RMP_MASK)     
1278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_TIM3          (TIM15_OR1_ENCODER_MODE_1 | TIM15_OR1_RMP_MASK)     
1279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM15_ENCODERMODE_TIM4          (TIM15_OR1_ENCODER_MODE | TIM15_OR1_RMP_MASK)       
1280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 External Input Ch1 Remap
1285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_GPIO TIM16_OR1_RMP_MASK                                               
1288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSI  (TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK)                       
1289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSE  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_RMP_MASK)                       
1290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_RTC  (TIM16_OR1_TI1_RMP_1 | TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MASK) 
1291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined TIM16_OR1_TI1_RMP_2
1292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MSI     (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_RMP_MASK)                    
1293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_0 | TIM16_OR1_RMP_MAS
1294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MCO     (TIM16_OR1_TI1_RMP_2 | TIM16_OR1_TI1_RMP_1 | TIM16_OR1_RMP_MAS
1295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif
1296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #if defined(TIM17)
1301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM17_TI1_RMP  TIM17 Timer Input Ch1 Remap
1302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_GPIO   TIM17_OR1_RMP_MASK                                             
1305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_MSI    (TIM17_OR1_TI1_RMP_0 | TIM17_OR1_RMP_MASK)                     
1306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_HSE_32 (TIM17_OR1_TI1_RMP_1 | TIM17_OR1_RMP_MASK)                     
1307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_MCO    (TIM17_OR1_TI1_RMP | TIM17_OR1_RMP_MASK)                       
1308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #endif /* TIM17 */
1312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
1314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_NC     0x00000000U         /*!< OCREF_CLR_INT is not connected */
1317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_ETR    TIM_SMCR_OCCS       /*!< OCREF_CLR_INT is connected to ETRF */
1318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
1323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** @cond 0
1324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK
1326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** @endcond
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 199


1328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
1335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
1336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
1340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Write a value in TIM register.
1344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __REG__ Register to be written
1346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
1347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
1350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __REG__ Register to be read
1355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Register value
1356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
1358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
1364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
1365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
1366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *        to TIMx_CNT register bit 31)
1367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __CNT__ Counter value
1368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval UIF status bit
1369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
1371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
1372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval DTG[0:7]
1383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 200


1385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?
1386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  & DT_DELAY_1) :
1387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__C
1388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                                  (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) 
1390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__C
1391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                                  (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) 
1393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__
1394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                                  (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) 
1396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     0U)
1397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U
1407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
1418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         active/inactive delay.
1422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration
1434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         (when the timer operates in one pulse mode).
1435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 201


1442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
1445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable timer counter.
1474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable timer counter.
1485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 744              		.loc 3 1490 1
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 8
 747              		@ frame_needed = 1, uses_anonymous_args = 0
 748              		@ link register save eliminated.
 749 0000 80B4     		push	{r7}
 750              	.LCFI84:
 751              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 202


 752              		.cfi_offset 7, -4
 753 0002 83B0     		sub	sp, sp, #12
 754              	.LCFI85:
 755              		.cfi_def_cfa_offset 16
 756 0004 00AF     		add	r7, sp, #0
 757              	.LCFI86:
 758              		.cfi_def_cfa_register 7
 759 0006 7860     		str	r0, [r7, #4]
1491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 760              		.loc 3 1491 3
 761 0008 7B68     		ldr	r3, [r7, #4]
 762 000a 1B68     		ldr	r3, [r3]
 763 000c 23F00102 		bic	r2, r3, #1
 764 0010 7B68     		ldr	r3, [r7, #4]
 765 0012 1A60     		str	r2, [r3]
1492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 766              		.loc 3 1492 1
 767 0014 00BF     		nop
 768 0016 0C37     		adds	r7, r7, #12
 769              	.LCFI87:
 770              		.cfi_def_cfa_offset 4
 771 0018 BD46     		mov	sp, r7
 772              	.LCFI88:
 773              		.cfi_def_cfa_register 13
 774              		@ sp needed
 775 001a 5DF8047B 		ldr	r7, [sp], #4
 776              	.LCFI89:
 777              		.cfi_restore 7
 778              		.cfi_def_cfa_offset 0
 779 001e 7047     		bx	lr
 780              		.cfi_endproc
 781              	.LFE399:
 783              		.section	.text.LL_TIM_CC_EnableChannel,"ax",%progbits
 784              		.align	1
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 789              	LL_TIM_CC_EnableChannel:
 790              	.LFB433:
1493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
1497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(const TIM_TypeDef *TIMx)
1501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
1503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable update event generation.
1507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
1508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 203


1511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
1512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
1514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable update event generation.
1518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
1519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
1523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
1525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
1529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
1530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
1532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(const TIM_TypeDef *TIMx)
1534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
1536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set update event source
1540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
1541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
1542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *        - Counter overflow/underflow
1543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *        - Setting the UG bit
1544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *        - Update generation through the slave mode controller
1545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
1546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
1547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
1548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
1550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
1555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
1557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get actual event update source
1561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
1562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(const TIM_TypeDef *TIMx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 204


1568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
1570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
1574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
1575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
1577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
1582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
1584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
1588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
1589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(const TIM_TypeDef *TIMx)
1595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
1597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
1601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       by a timer instance.
1604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
1606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
1607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
1608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
1609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
1611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
1619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
1621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get actual counter mode.
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 205


1625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       by a timer instance.
1628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
1629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
1630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(const TIM_TypeDef *TIMx)
1639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t counter_mode;
1641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
1643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   if (counter_mode == 0U)
1645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   {
1646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****     counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   }
1648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return counter_mode;
1650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
1654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
1655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
1659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
1661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
1665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
1666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
1670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
1672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
1676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
1677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(const TIM_TypeDef *TIMx)
1681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 206


1682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
1683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
1687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         (when supported) and the digital filters.
1688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       instance.
1691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
1692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
1694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
1700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
1702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
1706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         generators (when supported) and the digital filters.
1707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       instance.
1710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
1711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(const TIM_TypeDef *TIMx)
1718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
1720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the counter value.
1724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
1727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
1732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
1734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the counter value.
1738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 207


1739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
1741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(const TIM_TypeDef *TIMx)
1745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
1747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the current direction of the counter
1751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
1752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
1755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
1756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(const TIM_TypeDef *TIMx)
1758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the prescaler value.
1764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
1765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
1766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
1767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
1768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
1769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
1771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
1774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
1776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the prescaler value.
1780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
1781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
1783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
1785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
1787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the auto-reload value.
1791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
1792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
1795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 208


1796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
1798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
1801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
1803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the auto-reload value.
1807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
1808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Auto-reload value
1812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(const TIM_TypeDef *TIMx)
1814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
1816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the repetition counter value.
1820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note For advanced timer instances RepetitionCounter can be up to 65535.
1821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
1824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
1826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
1829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
1831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the repetition counter value.
1835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
1838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Repetition counter value
1840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(const TIM_TypeDef *TIMx)
1842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
1844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter regis
1848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note This allows both the counter value and a potential roll-over condition signalled by the U
1849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       in an atomic way.
1850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
1851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 209


1853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
1855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable update interrupt flag (UIF) remapping.
1861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
1862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
1866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) copy is set.
1872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Counter Counter value
1873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(const uint32_t Counter)
1876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (((Counter & TIM_CNT_UIFCPY) == (TIM_CNT_UIFCPY)) ? 1UL : 0UL);
1878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
1882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
1885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
1886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
1890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
1891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
1892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
1895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
1899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
1901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
1908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 210


1910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
1912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
1914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
1918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
1921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
1923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
1924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
1925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
1928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
1930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
1934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
1935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
1937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
1942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
1944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
1948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
1949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(const TIM_TypeDef *TIMx)
1955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
1957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
1961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
1962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
1963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
1964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
1965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 211


1967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
1968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
1969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
1970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
1971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
1972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
1973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
1974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
1975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
1976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
1977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
1978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
1979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
1980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
1981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
1982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
1983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
1984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
1985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
1986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
1987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
1988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_EnableChannel
1989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
1990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 791              		.loc 3 2003 1
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 8
 794              		@ frame_needed = 1, uses_anonymous_args = 0
 795              		@ link register save eliminated.
 796 0000 80B4     		push	{r7}
 797              	.LCFI90:
 798              		.cfi_def_cfa_offset 4
 799              		.cfi_offset 7, -4
 800 0002 83B0     		sub	sp, sp, #12
 801              	.LCFI91:
 802              		.cfi_def_cfa_offset 16
 803 0004 00AF     		add	r7, sp, #0
 804              	.LCFI92:
 805              		.cfi_def_cfa_register 7
 806 0006 7860     		str	r0, [r7, #4]
 807 0008 3960     		str	r1, [r7]
2004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
 808              		.loc 3 2004 3
 809 000a 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 212


 810 000c 1A6A     		ldr	r2, [r3, #32]
 811 000e 3B68     		ldr	r3, [r7]
 812 0010 1A43     		orrs	r2, r2, r3
 813 0012 7B68     		ldr	r3, [r7, #4]
 814 0014 1A62     		str	r2, [r3, #32]
2005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 815              		.loc 3 2005 1
 816 0016 00BF     		nop
 817 0018 0C37     		adds	r7, r7, #12
 818              	.LCFI93:
 819              		.cfi_def_cfa_offset 4
 820 001a BD46     		mov	sp, r7
 821              	.LCFI94:
 822              		.cfi_def_cfa_register 13
 823              		@ sp needed
 824 001c 5DF8047B 		ldr	r7, [sp], #4
 825              	.LCFI95:
 826              		.cfi_restore 7
 827              		.cfi_def_cfa_offset 0
 828 0020 7047     		bx	lr
 829              		.cfi_endproc
 830              	.LFE433:
 832              		.section	.text.LL_TIM_CC_DisableChannel,"ax",%progbits
 833              		.align	1
 834              		.syntax unified
 835              		.thumb
 836              		.thumb_func
 838              	LL_TIM_CC_DisableChannel:
 839              	.LFB434:
2006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
2009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
2010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
2011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
2012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
2013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
2014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
2015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
2016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
2017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_DisableChannel
2018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 840              		.loc 3 2032 1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 213


 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 8
 843              		@ frame_needed = 1, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 845 0000 80B4     		push	{r7}
 846              	.LCFI96:
 847              		.cfi_def_cfa_offset 4
 848              		.cfi_offset 7, -4
 849 0002 83B0     		sub	sp, sp, #12
 850              	.LCFI97:
 851              		.cfi_def_cfa_offset 16
 852 0004 00AF     		add	r7, sp, #0
 853              	.LCFI98:
 854              		.cfi_def_cfa_register 7
 855 0006 7860     		str	r0, [r7, #4]
 856 0008 3960     		str	r1, [r7]
2033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
 857              		.loc 3 2033 3
 858 000a 7B68     		ldr	r3, [r7, #4]
 859 000c 1A6A     		ldr	r2, [r3, #32]
 860 000e 3B68     		ldr	r3, [r7]
 861 0010 DB43     		mvns	r3, r3
 862 0012 1A40     		ands	r2, r2, r3
 863 0014 7B68     		ldr	r3, [r7, #4]
 864 0016 1A62     		str	r2, [r3, #32]
2034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 865              		.loc 3 2034 1
 866 0018 00BF     		nop
 867 001a 0C37     		adds	r7, r7, #12
 868              	.LCFI99:
 869              		.cfi_def_cfa_offset 4
 870 001c BD46     		mov	sp, r7
 871              	.LCFI100:
 872              		.cfi_def_cfa_register 13
 873              		@ sp needed
 874 001e 5DF8047B 		ldr	r7, [sp], #4
 875              	.LCFI101:
 876              		.cfi_restore 7
 877              		.cfi_def_cfa_offset 0
 878 0022 7047     		bx	lr
 879              		.cfi_endproc
 880              	.LFE434:
 882              		.section	.text.LL_TIM_CC_IsEnabledChannel,"ax",%progbits
 883              		.align	1
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 888              	LL_TIM_CC_IsEnabledChannel:
 889              	.LFB435:
2035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
2038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
2039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
2040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
2041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
2042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 214


2043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
2044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
2045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
2046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
2047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(const TIM_TypeDef *TIMx, uint32_t Channels)
2061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 890              		.loc 3 2061 1
 891              		.cfi_startproc
 892              		@ args = 0, pretend = 0, frame = 8
 893              		@ frame_needed = 1, uses_anonymous_args = 0
 894              		@ link register save eliminated.
 895 0000 80B4     		push	{r7}
 896              	.LCFI102:
 897              		.cfi_def_cfa_offset 4
 898              		.cfi_offset 7, -4
 899 0002 83B0     		sub	sp, sp, #12
 900              	.LCFI103:
 901              		.cfi_def_cfa_offset 16
 902 0004 00AF     		add	r7, sp, #0
 903              	.LCFI104:
 904              		.cfi_def_cfa_register 7
 905 0006 7860     		str	r0, [r7, #4]
 906 0008 3960     		str	r1, [r7]
2062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 907              		.loc 3 2062 12
 908 000a 7B68     		ldr	r3, [r7, #4]
 909 000c 1A6A     		ldr	r2, [r3, #32]
 910 000e 3B68     		ldr	r3, [r7]
 911 0010 1340     		ands	r3, r3, r2
 912              		.loc 3 2062 64
 913 0012 3A68     		ldr	r2, [r7]
 914 0014 9A42     		cmp	r2, r3
 915 0016 01D1     		bne	.L24
 916              		.loc 3 2062 64 is_stmt 0 discriminator 1
 917 0018 0123     		movs	r3, #1
 918 001a 00E0     		b	.L26
 919              	.L24:
 920              		.loc 3 2062 64 discriminator 2
 921 001c 0023     		movs	r3, #0
 922              	.L26:
2063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 923              		.loc 3 2063 1 is_stmt 1 discriminator 5
 924 001e 1846     		mov	r0, r3
 925 0020 0C37     		adds	r7, r7, #12
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 215


 926              	.LCFI105:
 927              		.cfi_def_cfa_offset 4
 928 0022 BD46     		mov	sp, r7
 929              	.LCFI106:
 930              		.cfi_def_cfa_register 13
 931              		@ sp needed
 932 0024 5DF8047B 		ldr	r7, [sp], #4
 933              	.LCFI107:
 934              		.cfi_restore 7
 935              		.cfi_def_cfa_offset 0
 936 0028 7047     		bx	lr
 937              		.cfi_endproc
 938              	.LFE435:
 940              		.section	.text.LL_TIM_OC_SetMode,"ax",%progbits
 941              		.align	1
 942              		.syntax unified
 943              		.thumb
 944              		.thumb_func
 946              	LL_TIM_OC_SetMode:
 947              	.LFB437:
2064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
2067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
2070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
2071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Configure an output channel.
2074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
2075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
2077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
2078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
2081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
2082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
2083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
2084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
2085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
2086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
2087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
2088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
2089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
2090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
2091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2          OIS6          LL_TIM_OC_ConfigOutput
2092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 216


2101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
2102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
2103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
2106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
2110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
2111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
2112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
2113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
2114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
2118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
2119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
2120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
2121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
2122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
2123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
2134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
2151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 948              		.loc 3 2151 1
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 24
 951              		@ frame_needed = 1, uses_anonymous_args = 0
 952              		@ link register save eliminated.
 953 0000 80B4     		push	{r7}
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 217


 954              	.LCFI108:
 955              		.cfi_def_cfa_offset 4
 956              		.cfi_offset 7, -4
 957 0002 87B0     		sub	sp, sp, #28
 958              	.LCFI109:
 959              		.cfi_def_cfa_offset 32
 960 0004 00AF     		add	r7, sp, #0
 961              	.LCFI110:
 962              		.cfi_def_cfa_register 7
 963 0006 F860     		str	r0, [r7, #12]
 964 0008 B960     		str	r1, [r7, #8]
 965 000a 7A60     		str	r2, [r7, #4]
2152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 966              		.loc 3 2152 11
 967 000c BB68     		ldr	r3, [r7, #8]
 968 000e 012B     		cmp	r3, #1
 969 0010 28D0     		beq	.L28
 970              		.loc 3 2152 11 is_stmt 0 discriminator 1
 971 0012 BB68     		ldr	r3, [r7, #8]
 972 0014 042B     		cmp	r3, #4
 973 0016 23D0     		beq	.L29
 974              		.loc 3 2152 11 discriminator 3
 975 0018 BB68     		ldr	r3, [r7, #8]
 976 001a 102B     		cmp	r3, #16
 977 001c 1ED0     		beq	.L30
 978              		.loc 3 2152 11 discriminator 5
 979 001e BB68     		ldr	r3, [r7, #8]
 980 0020 402B     		cmp	r3, #64
 981 0022 19D0     		beq	.L31
 982              		.loc 3 2152 11 discriminator 7
 983 0024 BB68     		ldr	r3, [r7, #8]
 984 0026 B3F5807F 		cmp	r3, #256
 985 002a 13D0     		beq	.L32
 986              		.loc 3 2152 11 discriminator 9
 987 002c BB68     		ldr	r3, [r7, #8]
 988 002e B3F5806F 		cmp	r3, #1024
 989 0032 0DD0     		beq	.L33
 990              		.loc 3 2152 11 discriminator 11
 991 0034 BB68     		ldr	r3, [r7, #8]
 992 0036 B3F5805F 		cmp	r3, #4096
 993 003a 07D0     		beq	.L34
 994              		.loc 3 2152 11 discriminator 13
 995 003c BB68     		ldr	r3, [r7, #8]
 996 003e B3F5803F 		cmp	r3, #65536
 997 0042 01D1     		bne	.L35
 998              		.loc 3 2152 11 discriminator 15
 999 0044 0723     		movs	r3, #7
 1000 0046 0EE0     		b	.L43
 1001              	.L35:
 1002              		.loc 3 2152 11 discriminator 16
 1003 0048 0823     		movs	r3, #8
 1004 004a 0CE0     		b	.L43
 1005              	.L34:
 1006              		.loc 3 2152 11 discriminator 14
 1007 004c 0623     		movs	r3, #6
 1008 004e 0AE0     		b	.L43
 1009              	.L33:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 218


 1010              		.loc 3 2152 11 discriminator 12
 1011 0050 0523     		movs	r3, #5
 1012 0052 08E0     		b	.L43
 1013              	.L32:
 1014              		.loc 3 2152 11 discriminator 10
 1015 0054 0423     		movs	r3, #4
 1016 0056 06E0     		b	.L43
 1017              	.L31:
 1018              		.loc 3 2152 11 discriminator 8
 1019 0058 0323     		movs	r3, #3
 1020 005a 04E0     		b	.L43
 1021              	.L30:
 1022              		.loc 3 2152 11 discriminator 6
 1023 005c 0223     		movs	r3, #2
 1024 005e 02E0     		b	.L43
 1025              	.L29:
 1026              		.loc 3 2152 11 discriminator 4
 1027 0060 0123     		movs	r3, #1
 1028 0062 00E0     		b	.L43
 1029              	.L28:
 1030              		.loc 3 2152 11 discriminator 2
 1031 0064 0023     		movs	r3, #0
 1032              	.L43:
 1033              		.loc 3 2152 11 discriminator 32
 1034 0066 FB75     		strb	r3, [r7, #23]
2153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
 1035              		.loc 3 2153 65 is_stmt 1 discriminator 32
 1036 0068 FB68     		ldr	r3, [r7, #12]
 1037 006a 1833     		adds	r3, r3, #24
 1038              		.loc 3 2153 54 discriminator 32
 1039 006c 1946     		mov	r1, r3
 1040              		.loc 3 2153 97 discriminator 32
 1041 006e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1042 0070 0E4A     		ldr	r2, .L44
 1043 0072 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1044              		.loc 3 2153 43 discriminator 32
 1045 0074 0B44     		add	r3, r3, r1
 1046              		.loc 3 2153 18 discriminator 32
 1047 0076 3B61     		str	r3, [r7, #16]
2154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT
 1048              		.loc 3 2154 3 discriminator 32
 1049 0078 3B69     		ldr	r3, [r7, #16]
 1050 007a 1A68     		ldr	r2, [r3]
 1051 007c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1052 007e 0C49     		ldr	r1, .L44+4
 1053 0080 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1054 0082 1946     		mov	r1, r3
 1055 0084 0B4B     		ldr	r3, .L44+8
 1056 0086 8B40     		lsls	r3, r3, r1
 1057 0088 DB43     		mvns	r3, r3
 1058 008a 1A40     		ands	r2, r2, r3
 1059 008c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1060 008e 0849     		ldr	r1, .L44+4
 1061 0090 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1062 0092 1946     		mov	r1, r3
 1063 0094 7B68     		ldr	r3, [r7, #4]
 1064 0096 8B40     		lsls	r3, r3, r1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 219


 1065 0098 1A43     		orrs	r2, r2, r3
 1066 009a 3B69     		ldr	r3, [r7, #16]
 1067 009c 1A60     		str	r2, [r3]
2155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1068              		.loc 3 2155 1 discriminator 32
 1069 009e 00BF     		nop
 1070 00a0 1C37     		adds	r7, r7, #28
 1071              	.LCFI111:
 1072              		.cfi_def_cfa_offset 4
 1073 00a2 BD46     		mov	sp, r7
 1074              	.LCFI112:
 1075              		.cfi_def_cfa_register 13
 1076              		@ sp needed
 1077 00a4 5DF8047B 		ldr	r7, [sp], #4
 1078              	.LCFI113:
 1079              		.cfi_restore 7
 1080              		.cfi_def_cfa_offset 0
 1081 00a8 7047     		bx	lr
 1082              	.L45:
 1083 00aa 00BF     		.align	2
 1084              	.L44:
 1085 00ac 00000000 		.word	OFFSET_TAB_CCMRx
 1086 00b0 00000000 		.word	SHIFT_TAB_OCxx
 1087 00b4 73000100 		.word	65651
 1088              		.cfi_endproc
 1089              	.LFE437:
 1091              		.section	.text.LL_TIM_OC_SetCompareCH1,"ax",%progbits
 1092              		.align	1
 1093              		.syntax unified
 1094              		.thumb
 1095              		.thumb_func
 1097              	LL_TIM_OC_SetCompareCH1:
 1098              	.LFB453:
2156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
2159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
2160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
2161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
2162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
2163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 220


2180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(const TIM_TypeDef *TIMx, uint32_t Channel)
2190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT
2194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
2198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
2199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
2200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
2201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
2202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
2203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
2204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
2205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
2206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_SetPolarity
2207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
2219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
2224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
2227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
2231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
2232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
2233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
2234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
2235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
2236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 221


2237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
2238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
2239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_GetPolarity
2240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel)
2256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
2259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
2263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note This function is significant only for the timer instances
2264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
2265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
2266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a break input.
2267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
2268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
2270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
2272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
2273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
2274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
2275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_SetIdleState
2276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
2288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
2293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 222


2294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
2296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
2300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
2301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
2303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
2305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
2306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
2307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
2308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_GetIdleState
2309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(const TIM_TypeDef *TIMx, uint32_t Channel)
2325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
2328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
2332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
2333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
2334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
2335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
2336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
2337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 223


2351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
2359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
2360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
2361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
2362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
2363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
2385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
2386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
2387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
2388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
2389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(const TIM_TypeDef *TIMx, uint32_t Channel)
2402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
2406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 224


2408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
2411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
2412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
2413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
2414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
2415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
2436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
2437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
2438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
2439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
2440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
2461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
2462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
2463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
2464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 225


2465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(const TIM_TypeDef *TIMx, uint32_t Channel)
2478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
2482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
2487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
2491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
2492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
2493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
2494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
2515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
2518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
2519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
2520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
2521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 226


2522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
2542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
2543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
2547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
2548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
2549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
2550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(const TIM_TypeDef *TIMx, uint32_t Channel)
2563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
2567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
2572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         the Ocx and OCxN signals).
2573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
2575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
2576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
2577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 227


2579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
2582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
2584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
2588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
2594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
2599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1099              		.loc 3 2599 1
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 8
 1102              		@ frame_needed = 1, uses_anonymous_args = 0
 1103              		@ link register save eliminated.
 1104 0000 80B4     		push	{r7}
 1105              	.LCFI114:
 1106              		.cfi_def_cfa_offset 4
 1107              		.cfi_offset 7, -4
 1108 0002 83B0     		sub	sp, sp, #12
 1109              	.LCFI115:
 1110              		.cfi_def_cfa_offset 16
 1111 0004 00AF     		add	r7, sp, #0
 1112              	.LCFI116:
 1113              		.cfi_def_cfa_register 7
 1114 0006 7860     		str	r0, [r7, #4]
 1115 0008 3960     		str	r1, [r7]
2600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
 1116              		.loc 3 2600 3
 1117 000a 7B68     		ldr	r3, [r7, #4]
 1118 000c 3A68     		ldr	r2, [r7]
 1119 000e 5A63     		str	r2, [r3, #52]
2601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1120              		.loc 3 2601 1
 1121 0010 00BF     		nop
 1122 0012 0C37     		adds	r7, r7, #12
 1123              	.LCFI117:
 1124              		.cfi_def_cfa_offset 4
 1125 0014 BD46     		mov	sp, r7
 1126              	.LCFI118:
 1127              		.cfi_def_cfa_register 13
 1128              		@ sp needed
 1129 0016 5DF8047B 		ldr	r7, [sp], #4
 1130              	.LCFI119:
 1131              		.cfi_restore 7
 1132              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 228


 1133 001a 7047     		bx	lr
 1134              		.cfi_endproc
 1135              	.LFE453:
 1137              		.section	.text.LL_TIM_OC_SetCompareCH2,"ax",%progbits
 1138              		.align	1
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1143              	LL_TIM_OC_SetCompareCH2:
 1144              	.LFB454:
2602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
2605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
2611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
2616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1145              		.loc 3 2616 1
 1146              		.cfi_startproc
 1147              		@ args = 0, pretend = 0, frame = 8
 1148              		@ frame_needed = 1, uses_anonymous_args = 0
 1149              		@ link register save eliminated.
 1150 0000 80B4     		push	{r7}
 1151              	.LCFI120:
 1152              		.cfi_def_cfa_offset 4
 1153              		.cfi_offset 7, -4
 1154 0002 83B0     		sub	sp, sp, #12
 1155              	.LCFI121:
 1156              		.cfi_def_cfa_offset 16
 1157 0004 00AF     		add	r7, sp, #0
 1158              	.LCFI122:
 1159              		.cfi_def_cfa_register 7
 1160 0006 7860     		str	r0, [r7, #4]
 1161 0008 3960     		str	r1, [r7]
2617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
 1162              		.loc 3 2617 3
 1163 000a 7B68     		ldr	r3, [r7, #4]
 1164 000c 3A68     		ldr	r2, [r7]
 1165 000e 9A63     		str	r2, [r3, #56]
2618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1166              		.loc 3 2618 1
 1167 0010 00BF     		nop
 1168 0012 0C37     		adds	r7, r7, #12
 1169              	.LCFI123:
 1170              		.cfi_def_cfa_offset 4
 1171 0014 BD46     		mov	sp, r7
 1172              	.LCFI124:
 1173              		.cfi_def_cfa_register 13
 1174              		@ sp needed
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 229


 1175 0016 5DF8047B 		ldr	r7, [sp], #4
 1176              	.LCFI125:
 1177              		.cfi_restore 7
 1178              		.cfi_def_cfa_offset 0
 1179 001a 7047     		bx	lr
 1180              		.cfi_endproc
 1181              	.LFE454:
 1183              		.section	.text.LL_TIM_OC_SetCompareCH3,"ax",%progbits
 1184              		.align	1
 1185              		.syntax unified
 1186              		.thumb
 1187              		.thumb_func
 1189              	LL_TIM_OC_SetCompareCH3:
 1190              	.LFB455:
2619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
2622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel is supported by a timer instance.
2627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
2628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
2633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1191              		.loc 3 2633 1
 1192              		.cfi_startproc
 1193              		@ args = 0, pretend = 0, frame = 8
 1194              		@ frame_needed = 1, uses_anonymous_args = 0
 1195              		@ link register save eliminated.
 1196 0000 80B4     		push	{r7}
 1197              	.LCFI126:
 1198              		.cfi_def_cfa_offset 4
 1199              		.cfi_offset 7, -4
 1200 0002 83B0     		sub	sp, sp, #12
 1201              	.LCFI127:
 1202              		.cfi_def_cfa_offset 16
 1203 0004 00AF     		add	r7, sp, #0
 1204              	.LCFI128:
 1205              		.cfi_def_cfa_register 7
 1206 0006 7860     		str	r0, [r7, #4]
 1207 0008 3960     		str	r1, [r7]
2634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
 1208              		.loc 3 2634 3
 1209 000a 7B68     		ldr	r3, [r7, #4]
 1210 000c 3A68     		ldr	r2, [r7]
 1211 000e DA63     		str	r2, [r3, #60]
2635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1212              		.loc 3 2635 1
 1213 0010 00BF     		nop
 1214 0012 0C37     		adds	r7, r7, #12
 1215              	.LCFI129:
 1216              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 230


 1217 0014 BD46     		mov	sp, r7
 1218              	.LCFI130:
 1219              		.cfi_def_cfa_register 13
 1220              		@ sp needed
 1221 0016 5DF8047B 		ldr	r7, [sp], #4
 1222              	.LCFI131:
 1223              		.cfi_restore 7
 1224              		.cfi_def_cfa_offset 0
 1225 001a 7047     		bx	lr
 1226              		.cfi_endproc
 1227              	.LFE455:
 1229              		.section	.text.LL_TIM_OC_SetCompareCH4,"ax",%progbits
 1230              		.align	1
 1231              		.syntax unified
 1232              		.thumb
 1233              		.thumb_func
 1235              	LL_TIM_OC_SetCompareCH4:
 1236              	.LFB456:
2636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
2639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
2645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
2650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1237              		.loc 3 2650 1
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 8
 1240              		@ frame_needed = 1, uses_anonymous_args = 0
 1241              		@ link register save eliminated.
 1242 0000 80B4     		push	{r7}
 1243              	.LCFI132:
 1244              		.cfi_def_cfa_offset 4
 1245              		.cfi_offset 7, -4
 1246 0002 83B0     		sub	sp, sp, #12
 1247              	.LCFI133:
 1248              		.cfi_def_cfa_offset 16
 1249 0004 00AF     		add	r7, sp, #0
 1250              	.LCFI134:
 1251              		.cfi_def_cfa_register 7
 1252 0006 7860     		str	r0, [r7, #4]
 1253 0008 3960     		str	r1, [r7]
2651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
 1254              		.loc 3 2651 3
 1255 000a 7B68     		ldr	r3, [r7, #4]
 1256 000c 3A68     		ldr	r2, [r7]
 1257 000e 1A64     		str	r2, [r3, #64]
2652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1258              		.loc 3 2652 1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 231


 1259 0010 00BF     		nop
 1260 0012 0C37     		adds	r7, r7, #12
 1261              	.LCFI135:
 1262              		.cfi_def_cfa_offset 4
 1263 0014 BD46     		mov	sp, r7
 1264              	.LCFI136:
 1265              		.cfi_def_cfa_register 13
 1266              		@ sp needed
 1267 0016 5DF8047B 		ldr	r7, [sp], #4
 1268              	.LCFI137:
 1269              		.cfi_restore 7
 1270              		.cfi_def_cfa_offset 0
 1271 001a 7047     		bx	lr
 1272              		.cfi_endproc
 1273              	.LFE456:
 1275              		.section	.text.LL_TIM_SetTriggerOutput,"ax",%progbits
 1276              		.align	1
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1281              	LL_TIM_SetTriggerOutput:
 1282              	.LFB487:
2653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 5 (TIMx_CCR5).
2656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
2664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
2666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set compare value for output channel 6 (TIMx_CCR6).
2670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
2672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
2678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR6, CompareValue);
2680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
2684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 232


2688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
2690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(const TIM_TypeDef *TIMx)
2694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
2700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
2706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(const TIM_TypeDef *TIMx)
2710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
2716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
2721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
2722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(const TIM_TypeDef *TIMx)
2726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
2732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
2738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(const TIM_TypeDef *TIMx)
2742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 233


2745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
2748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(const TIM_TypeDef *TIMx)
2755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5));
2757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
2761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
2763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(const TIM_TypeDef *TIMx)
2768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR6));
2770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Select on which reference signal the OC5REF is combined to.
2774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
2775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports the combined 3-phase PWM mode.
2776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  GroupCH5 This parameter can be a combination of the following values:
2781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_NONE
2782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
2783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
2784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
2785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
2788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);
2790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
2794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
2797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
2798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Configure input channel.
2801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 234


2802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
2803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
2804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
2805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
2806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
2807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
2808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
2809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
2810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
2811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
2812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
2813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
2814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
2815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
2816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
2817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
2818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
2819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
2820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
2821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
2829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
2830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
2831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
2832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
2835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
2839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))       
2840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****              << SHIFT_TAB_ICxx[iChannel]);
2841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
2843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the active input.
2847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
2848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
2849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
2850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
2851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
2858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 235


2859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
2864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
2868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the current active input.
2872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
2873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
2874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
2875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
2876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(const TIM_TypeDef *TIMx, uint32_t Channel)
2888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
2896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
2897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
2898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
2899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
2900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
2907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
2909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
2914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 236


2916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
2918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
2922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
2923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
2924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
2925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
2926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
2935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(const TIM_TypeDef *TIMx, uint32_t Channel)
2939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
2943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the input filter duration.
2947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
2948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
2949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
2950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
2951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
2958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
2959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
2960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
2961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
2962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
2963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
2964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
2965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
2966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
2967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
2968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
2969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
2970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
2971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
2972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 237


2973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
2974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
2975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
2976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
2977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
2978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
2981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
2982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
2983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
2984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the input filter duration.
2985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
2986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
2987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
2988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
2989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
2990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
2997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
2998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
2999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(const TIM_TypeDef *TIMx, uint32_t Channel)
3014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
3017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the input channel polarity.
3022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
3023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
3024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
3025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
3026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
3027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
3028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
3029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 238


3030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
3037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
3043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
3047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
3051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
3052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
3053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
3054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
3055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
3056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
3057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
3058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
3059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel)
3071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
3074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
3075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
3079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
3082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
3086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 239


3087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
3088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
3092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
3095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
3099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
3101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
3105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * a timer instance provides an XOR input.
3107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
3108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(const TIM_TypeDef *TIMx)
3112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
3114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
3118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
3123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
3124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(const TIM_TypeDef *TIMx)
3128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
3134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
3139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
3140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(const TIM_TypeDef *TIMx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 240


3144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
3150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
3156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(const TIM_TypeDef *TIMx)
3160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
3166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
3171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
3172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(const TIM_TypeDef *TIMx)
3176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
3182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
3185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
3186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
3189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
3190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
3193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
3197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 241


3201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
3203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
3206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
3210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
3216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
3219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(const TIM_TypeDef *TIMx)
3223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
3225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
3229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
3230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
3231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       function. This timer input must be configured by calling
3232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
3233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
3234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
3235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
3238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
3239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
3241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
3242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
3243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
3244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
3247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
3249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
3253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
3255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
3256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 242


3258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
3259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
3260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
3261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
3264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
3266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
3270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
3273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
3274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
3277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
3278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
3279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
3280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
3282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
3283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
3284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
3285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
3286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
3287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
3288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
3289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
3290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
3293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1283              		.loc 3 3293 1
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 8
 1286              		@ frame_needed = 1, uses_anonymous_args = 0
 1287              		@ link register save eliminated.
 1288 0000 80B4     		push	{r7}
 1289              	.LCFI138:
 1290              		.cfi_def_cfa_offset 4
 1291              		.cfi_offset 7, -4
 1292 0002 83B0     		sub	sp, sp, #12
 1293              	.LCFI139:
 1294              		.cfi_def_cfa_offset 16
 1295 0004 00AF     		add	r7, sp, #0
 1296              	.LCFI140:
 1297              		.cfi_def_cfa_register 7
 1298 0006 7860     		str	r0, [r7, #4]
 1299 0008 3960     		str	r1, [r7]
3294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 1300              		.loc 3 3294 3
 1301 000a 7B68     		ldr	r3, [r7, #4]
 1302 000c 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 243


 1303 000e 23F07002 		bic	r2, r3, #112
 1304 0012 3B68     		ldr	r3, [r7]
 1305 0014 1A43     		orrs	r2, r2, r3
 1306 0016 7B68     		ldr	r3, [r7, #4]
 1307 0018 5A60     		str	r2, [r3, #4]
3295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1308              		.loc 3 3295 1
 1309 001a 00BF     		nop
 1310 001c 0C37     		adds	r7, r7, #12
 1311              	.LCFI141:
 1312              		.cfi_def_cfa_offset 4
 1313 001e BD46     		mov	sp, r7
 1314              	.LCFI142:
 1315              		.cfi_def_cfa_register 13
 1316              		@ sp needed
 1317 0020 5DF8047B 		ldr	r7, [sp], #4
 1318              	.LCFI143:
 1319              		.cfi_restore 7
 1320              		.cfi_def_cfa_offset 0
 1321 0024 7047     		bx	lr
 1322              		.cfi_endproc
 1323              	.LFE487:
 1325              		.section	.text.LL_TIM_EnableAllOutputs,"ax",%progbits
 1326              		.align	1
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1331              	LL_TIM_EnableAllOutputs:
 1332              	.LFB506:
3296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
3299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
3300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       whether or not a timer instance can be used for ADC synchronization.
3301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
3302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer Instance
3303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ADCSynchronization This parameter can be one of the following values:
3304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_RESET
3305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_ENABLE
3306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_UPDATE
3307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_CC1F
3308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC1
3309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC2
3310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC3
3311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4
3312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5
3313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6
3314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
3315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
3316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
3317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
3318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
3319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
3320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
3323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 244


3324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
3325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
3329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
3332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
3334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
3335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
3336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
3337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
3338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
3339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
3342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
3344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
3348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
3351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
3353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
3354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
3355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
3356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
3357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
3358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
3359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
3360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
3361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
3364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
3366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
3370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
3373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
3377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
3379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 245


3381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
3383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
3386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
3390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
3392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
3396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
3398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
3399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(const TIM_TypeDef *TIMx)
3403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
3405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
3409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
3410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
3411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
3412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
3413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
3414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
3416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
3417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
3418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
3419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
3420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
3421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
3422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
3423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
3424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
3425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
3426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
3427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
3428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
3429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
3430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
3431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
3432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
3433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
3434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
3435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
3436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
3437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 246


3438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
3439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
3440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
3443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       uint32_t ETRFilter)
3444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
3446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Select the external trigger (ETR) input source.
3450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or
3451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       not a timer instance supports ETR source selection.
3452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          ETRSEL        LL_TIM_SetETRSource
3453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  ETRSource This parameter can be one of the following values:
3455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETRSOURCE_LEGACY
3456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETRSOURCE_COMP1
3457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETRSOURCE_COMP2
3458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource)
3461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->OR2, TIMx_OR2_ETRSEL, ETRSource);
3463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
3467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Break_Function Break function configuration
3470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
3471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable the break function.
3474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
3477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
3481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
3483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable the break function.
3487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
3488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
3494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 247


3495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
3496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Configure the break input.
3500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK\n
3503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         BDTR         BKF           LL_TIM_ConfigBRK
3504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
3506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
3507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
3508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  BreakFilter This parameter can be one of the following values:
3509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1
3510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2
3511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4
3512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8
3513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6
3514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8
3515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6
3516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8
3517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6
3518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8
3519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5
3520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6
3521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8
3522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5
3523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6
3524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8
3525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity,
3528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                       uint32_t BreakFilter)
3529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF, BreakPolarity | BreakFilter);
3531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable the break 2 function.
3535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a second break input.
3537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_EnableBRK2
3538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)
3542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
3544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable the break  2 function.
3548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a second break input.
3550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_DisableBRK2
3551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 248


3552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)
3555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
3557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Configure the break 2 input.
3561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a second break input.
3563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         BK2P          LL_TIM_ConfigBRK2\n
3564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         BDTR         BK2F          LL_TIM_ConfigBRK2
3565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Break2Polarity This parameter can be one of the following values:
3567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_LOW
3568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_HIGH
3569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Break2Filter This parameter can be one of the following values:
3570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1
3571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2
3572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4
3573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8
3574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6
3575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8
3576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6
3577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8
3578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6
3579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8
3580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5
3581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6
3582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8
3583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5
3584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6
3585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8
3586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2F
3589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F, Break2Polarity | Break2Filter);
3591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
3595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
3598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         BDTR         OSSR          LL_TIM_SetOffStates
3599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  OffStateIdle This parameter can be one of the following values:
3601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_DISABLE
3602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_ENABLE
3603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  OffStateRun This parameter can be one of the following values:
3604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_DISABLE
3605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_ENABLE
3606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStat
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 249


3609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
3611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable automatic output (MOE can be set by software or automatically when a break input
3615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
3618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
3622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
3624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable automatic output (MOE can be set only by software).
3628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
3631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
3635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
3637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether automatic output is enabled.
3641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
3644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(const TIM_TypeDef *TIMx)
3648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
3650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
3654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
3655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event
3656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
3659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
3663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1333              		.loc 3 3663 1
 1334              		.cfi_startproc
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 250


 1335              		@ args = 0, pretend = 0, frame = 8
 1336              		@ frame_needed = 1, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 1338 0000 80B4     		push	{r7}
 1339              	.LCFI144:
 1340              		.cfi_def_cfa_offset 4
 1341              		.cfi_offset 7, -4
 1342 0002 83B0     		sub	sp, sp, #12
 1343              	.LCFI145:
 1344              		.cfi_def_cfa_offset 16
 1345 0004 00AF     		add	r7, sp, #0
 1346              	.LCFI146:
 1347              		.cfi_def_cfa_register 7
 1348 0006 7860     		str	r0, [r7, #4]
3664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 1349              		.loc 3 3664 3
 1350 0008 7B68     		ldr	r3, [r7, #4]
 1351 000a 5B6C     		ldr	r3, [r3, #68]
 1352 000c 43F40042 		orr	r2, r3, #32768
 1353 0010 7B68     		ldr	r3, [r7, #4]
 1354 0012 5A64     		str	r2, [r3, #68]
3665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1355              		.loc 3 3665 1
 1356 0014 00BF     		nop
 1357 0016 0C37     		adds	r7, r7, #12
 1358              	.LCFI147:
 1359              		.cfi_def_cfa_offset 4
 1360 0018 BD46     		mov	sp, r7
 1361              	.LCFI148:
 1362              		.cfi_def_cfa_register 13
 1363              		@ sp needed
 1364 001a 5DF8047B 		ldr	r7, [sp], #4
 1365              	.LCFI149:
 1366              		.cfi_restore 7
 1367              		.cfi_def_cfa_offset 0
 1368 001e 7047     		bx	lr
 1369              		.cfi_endproc
 1370              	.LFE506:
 1372              		.section	.text.LL_TIM_DisableAllOutputs,"ax",%progbits
 1373              		.align	1
 1374              		.syntax unified
 1375              		.thumb
 1376              		.thumb_func
 1378              	LL_TIM_DisableAllOutputs:
 1379              	.LFB507:
3666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
3669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
3670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event.
3671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
3674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 251


3678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1380              		.loc 3 3678 1
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 8
 1383              		@ frame_needed = 1, uses_anonymous_args = 0
 1384              		@ link register save eliminated.
 1385 0000 80B4     		push	{r7}
 1386              	.LCFI150:
 1387              		.cfi_def_cfa_offset 4
 1388              		.cfi_offset 7, -4
 1389 0002 83B0     		sub	sp, sp, #12
 1390              	.LCFI151:
 1391              		.cfi_def_cfa_offset 16
 1392 0004 00AF     		add	r7, sp, #0
 1393              	.LCFI152:
 1394              		.cfi_def_cfa_register 7
 1395 0006 7860     		str	r0, [r7, #4]
3679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 1396              		.loc 3 3679 3
 1397 0008 7B68     		ldr	r3, [r7, #4]
 1398 000a 5B6C     		ldr	r3, [r3, #68]
 1399 000c 23F40042 		bic	r2, r3, #32768
 1400 0010 7B68     		ldr	r3, [r7, #4]
 1401 0012 5A64     		str	r2, [r3, #68]
3680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1402              		.loc 3 3680 1
 1403 0014 00BF     		nop
 1404 0016 0C37     		adds	r7, r7, #12
 1405              	.LCFI153:
 1406              		.cfi_def_cfa_offset 4
 1407 0018 BD46     		mov	sp, r7
 1408              	.LCFI154:
 1409              		.cfi_def_cfa_register 13
 1410              		@ sp needed
 1411 001a 5DF8047B 		ldr	r7, [sp], #4
 1412              	.LCFI155:
 1413              		.cfi_restore 7
 1414              		.cfi_def_cfa_offset 0
 1415 001e 7047     		bx	lr
 1416              		.cfi_endproc
 1417              	.LFE507:
 1419              		.section	.text.LL_TIM_ClearFlag_UPDATE,"ax",%progbits
 1420              		.align	1
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1425              	LL_TIM_ClearFlag_UPDATE:
 1426              	.LFB515:
3681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether outputs are enabled.
3684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a timer instance provides a break input.
3686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
3687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 252


3690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(const TIM_TypeDef *TIMx)
3691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
3693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable the signals connected to the designated timer break input.
3697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
3698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
3699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          BKINE         LL_TIM_EnableBreakInputSource\n
3700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP1E       LL_TIM_EnableBreakInputSource\n
3701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP2E       LL_TIM_EnableBreakInputSource\n
3702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKDF1BK0E     LL_TIM_EnableBreakInputSource\n
3703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2INE        LL_TIM_EnableBreakInputSource\n
3704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP1E      LL_TIM_EnableBreakInputSource\n
3705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP2E      LL_TIM_EnableBreakInputSource\n
3706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2DF1BK1E    LL_TIM_EnableBreakInputSource
3707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
3709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
3710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
3711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
3712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
3713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
3714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
3715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_DF1BK
3716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t
3719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->OR2) + BreakInput));
3721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(*pReg, Source);
3722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable the signals connected to the designated timer break input.
3726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
3727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
3728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          BKINE         LL_TIM_DisableBreakInputSource\n
3729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP1E       LL_TIM_DisableBreakInputSource\n
3730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP2E       LL_TIM_DisableBreakInputSource\n
3731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKDF1BK0E     LL_TIM_DisableBreakInputSource\n
3732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2INE        LL_TIM_DisableBreakInputSource\n
3733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP1E      LL_TIM_DisableBreakInputSource\n
3734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP2E      LL_TIM_DisableBreakInputSource\n
3735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2DF1BK1E    LL_TIM_DisableBreakInputSource
3736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
3738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
3739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
3740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
3741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
3742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
3743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
3744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_DF1BK
3745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 253


3747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_
3748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->OR2) + BreakInput));
3750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(*pReg, Source);
3751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the polarity of the break signal for the timer break input.
3755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
3756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
3757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll OR2          BKINP         LL_TIM_SetBreakInputSourcePolarity\n
3758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP1P       LL_TIM_SetBreakInputSourcePolarity\n
3759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR2          BKCMP2P       LL_TIM_SetBreakInputSourcePolarity\n
3760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2INP        LL_TIM_SetBreakInputSourcePolarity\n
3761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP1P      LL_TIM_SetBreakInputSourcePolarity\n
3762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         OR3          BK2CMP2P      LL_TIM_SetBreakInputSourcePolarity
3763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
3765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
3766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
3767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
3768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
3769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
3770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
3771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
3772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_LOW
3773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_HIGH
3774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uin
3777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****                                                         uint32_t Polarity)
3778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->OR2) + BreakInput));
3780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(*pReg, (TIMx_OR2_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOUR
3781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
3784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
3787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
3788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
3791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
3792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
3793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
3794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
3795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
3797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
3798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
3799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
3800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
3801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
3802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
3803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 254


3804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
3805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
3806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
3807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
3808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
3809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
3810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
3811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
3812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
3813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
3814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
3815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR1
3816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3
3817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5
3818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6
3819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR2
3820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR3
3821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
3822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
3823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
3824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
3825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
3826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
3827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
3828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
3829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
3830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
3831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
3832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
3833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
3834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
3835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
3836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
3837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
3838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
3839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
3840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
3841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
3843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
3844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
3845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
3846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
3849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
3851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
3852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
3853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
3854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
3855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
3856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
3857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *       a some timer inputs can be remapped.
3858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   @if STM32L486xx
3859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll TIM1_OR1    ETR_ADC1_RMP      LL_TIM_SetRemap\n
3860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    ETR_ADC3_RMP      LL_TIM_SetRemap\n
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 255


3861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    TI1_RMP           LL_TIM_SetRemap\n
3862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM8_OR1    ETR_ADC2_RMP      LL_TIM_SetRemap\n
3863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM8_OR1    ETR_ADC3_RMP      LL_TIM_SetRemap\n
3864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM8_OR1    TI1_RMP           LL_TIM_SetRemap\n
3865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    ITR1_RMP          LL_TIM_SetRemap\n
3866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI4_RMP           LL_TIM_SetRemap\n
3867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI1_RMP           LL_TIM_SetRemap\n
3868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM3_OR1    TI1_RMP           LL_TIM_SetRemap\n
3869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   TI1_RMP           LL_TIM_SetRemap\n
3870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   ENCODER_MODE      LL_TIM_SetRemap\n
3871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM16_OR1   TI1_RMP           LL_TIM_SetRemap\n
3872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM17_OR1   TI1_RMP           LL_TIM_SetRemap
3873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   @endif
3874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   @if STM32L443xx
3875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll TIM1_OR1    ETR_ADC1_RMP      LL_TIM_SetRemap\n
3876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    ETR_ADC3_RMP      LL_TIM_SetRemap\n
3877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM1_OR1    TI1_RMP           LL_TIM_SetRemap\n
3878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    ITR1_RMP          LL_TIM_SetRemap\n
3879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI4_RMP           LL_TIM_SetRemap\n
3880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2_OR1    TI1_RMP           LL_TIM_SetRemap\n
3881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   TI1_RMP           LL_TIM_SetRemap\n
3882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM15_OR1   ENCODER_MODE      LL_TIM_SetRemap\n
3883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM16_OR1   TI1_RMP           LL_TIM_SetRemap\n
3884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   @endif
3885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
3886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  Remap Remap param depends on the TIMx. Description available only
3887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
3888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         Otherwise see Reference Manual description of OR registers.
3889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
3891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   @if STM32L486xx
3893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM1: any combination of TI1_RMP, ADC3_RMP, ADC1_RMP where
3894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ADC1_RMP can be one of the following values
3896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_NC
3897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD1
3898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD2
3899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD3
3900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ADC3_RMP can be one of the following values
3902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_NC
3903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_AWD1
3904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_AWD2
3905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC3_RMP_AWD3
3906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
3909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1
3910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2: any combination of ITR1_RMP, ETR1_RMP, TI4_RMP where
3912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            ITR1_RMP can be one of the following values
3914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO
3915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF
3916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ETR1_RMP can be one of the following values
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 256


3918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_GPIO
3919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_LSE
3920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
3922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
3923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
3924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
3925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1_COMP2
3926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM3: one of the following values
3928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_GPIO
3930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1
3931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP2
3932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1_COMP2
3933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM8: any combination of TI1_RMP, ADC3_RMP, ADC1_RMP where
3935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ADC1_RMP can be one of the following values
3937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_NC
3938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_AWD1
3939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_AWD2
3940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC2_RMP_AWD3
3941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ADC3_RMP can be one of the following values
3943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_NC
3944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_AWD1
3945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_AWD2
3946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETR_ADC3_RMP_AWD3
3947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_GPIO
3950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP2
3951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM15: any combination of TI1_RMP, ENCODER_MODE where
3953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
3956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_LSE
3957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ENCODER_MODE can be one of the following values
3959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_NOREDIRECTION
3960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM2
3961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM3
3962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM4
3963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM16: one of the following values
3965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
3967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
3968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
3969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC
3970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MSI
3971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_HSE_32
3972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO
3973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM17: one of the following values
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 257


3975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO
3977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_MSI
3978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32
3979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_MCO
3980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****    @endif
3981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   @if STM32L443xx
3982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM1: any combination of TI1_RMP, ADC3_RMP, ADC1_RMP where
3983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ADC1_RMP can be one of the following values
3985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_NC
3986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD1
3987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD2
3988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD3
3989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
3991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
3992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1
3993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM2: any combination of ITR1_RMP, ETR1_RMP, TI4_RMP where
3995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
3996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            ITR1_RMP can be one of the following values
3997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_NONE
3998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_USB_SOF
3999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
4000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ETR1_RMP can be one of the following values
4001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_GPIO
4002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_LSE
4003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
4004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
4005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
4006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
4007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
4008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1_COMP2
4009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
4010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM15: any combination of TI1_RMP, ENCODER_MODE where
4011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
4012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
4013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
4014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_LSE
4015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
4016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            . . ENCODER_MODE can be one of the following values
4017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_NOREDIRECTION
4018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM2
4019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM3
4020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_ENCODERMODE_TIM4
4021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
4022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         TIM16: one of the following values
4023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *
4024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
4025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
4026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
4027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC
4028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MSI
4029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_HSE_32
4030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO
4031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   @endif
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 258


4032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
4035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->OR1, (Remap >> TIMx_OR1_RMP_SHIFT), (Remap & TIMx_OR1_RMP_MASK));
4037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
4041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management
4044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
4045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Set the OCREF clear input source
4048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the O
4049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes.
4050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SMCR          OCCS                LL_TIM_SetOCRefClearInputSource
4051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  OCRefClearInputSource This parameter can be one of the following values:
4053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_NC
4054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
4055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSou
4058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);
4060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
4063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
4066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
4067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
4070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
4071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
4075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1427              		.loc 3 4075 1
 1428              		.cfi_startproc
 1429              		@ args = 0, pretend = 0, frame = 8
 1430              		@ frame_needed = 1, uses_anonymous_args = 0
 1431              		@ link register save eliminated.
 1432 0000 80B4     		push	{r7}
 1433              	.LCFI156:
 1434              		.cfi_def_cfa_offset 4
 1435              		.cfi_offset 7, -4
 1436 0002 83B0     		sub	sp, sp, #12
 1437              	.LCFI157:
 1438              		.cfi_def_cfa_offset 16
 1439 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 259


 1440              	.LCFI158:
 1441              		.cfi_def_cfa_register 7
 1442 0006 7860     		str	r0, [r7, #4]
4076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 1443              		.loc 3 4076 3
 1444 0008 7B68     		ldr	r3, [r7, #4]
 1445 000a 6FF00102 		mvn	r2, #1
 1446 000e 1A61     		str	r2, [r3, #16]
4077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1447              		.loc 3 4077 1
 1448 0010 00BF     		nop
 1449 0012 0C37     		adds	r7, r7, #12
 1450              	.LCFI159:
 1451              		.cfi_def_cfa_offset 4
 1452 0014 BD46     		mov	sp, r7
 1453              	.LCFI160:
 1454              		.cfi_def_cfa_register 13
 1455              		@ sp needed
 1456 0016 5DF8047B 		ldr	r7, [sp], #4
 1457              	.LCFI161:
 1458              		.cfi_restore 7
 1459              		.cfi_def_cfa_offset 0
 1460 001a 7047     		bx	lr
 1461              		.cfi_endproc
 1462              	.LFE515:
 1464              		.section	.text.LL_TIM_IsActiveFlag_UPDATE,"ax",%progbits
 1465              		.align	1
 1466              		.syntax unified
 1467              		.thumb
 1468              		.thumb_func
 1470              	LL_TIM_IsActiveFlag_UPDATE:
 1471              	.LFB516:
4078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
4081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
4082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
4086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1472              		.loc 3 4086 1
 1473              		.cfi_startproc
 1474              		@ args = 0, pretend = 0, frame = 8
 1475              		@ frame_needed = 1, uses_anonymous_args = 0
 1476              		@ link register save eliminated.
 1477 0000 80B4     		push	{r7}
 1478              	.LCFI162:
 1479              		.cfi_def_cfa_offset 4
 1480              		.cfi_offset 7, -4
 1481 0002 83B0     		sub	sp, sp, #12
 1482              	.LCFI163:
 1483              		.cfi_def_cfa_offset 16
 1484 0004 00AF     		add	r7, sp, #0
 1485              	.LCFI164:
 1486              		.cfi_def_cfa_register 7
 1487 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 260


4087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 1488              		.loc 3 4087 12
 1489 0008 7B68     		ldr	r3, [r7, #4]
 1490 000a 1B69     		ldr	r3, [r3, #16]
 1491 000c 03F00103 		and	r3, r3, #1
 1492              		.loc 3 4087 66
 1493 0010 012B     		cmp	r3, #1
 1494 0012 01D1     		bne	.L55
 1495              		.loc 3 4087 66 is_stmt 0 discriminator 1
 1496 0014 0123     		movs	r3, #1
 1497 0016 00E0     		b	.L57
 1498              	.L55:
 1499              		.loc 3 4087 66 discriminator 2
 1500 0018 0023     		movs	r3, #0
 1501              	.L57:
4088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1502              		.loc 3 4088 1 is_stmt 1 discriminator 5
 1503 001a 1846     		mov	r0, r3
 1504 001c 0C37     		adds	r7, r7, #12
 1505              	.LCFI165:
 1506              		.cfi_def_cfa_offset 4
 1507 001e BD46     		mov	sp, r7
 1508              	.LCFI166:
 1509              		.cfi_def_cfa_register 13
 1510              		@ sp needed
 1511 0020 5DF8047B 		ldr	r7, [sp], #4
 1512              	.LCFI167:
 1513              		.cfi_restore 7
 1514              		.cfi_def_cfa_offset 0
 1515 0024 7047     		bx	lr
 1516              		.cfi_endproc
 1517              	.LFE516:
 1519              		.section	.text.LL_TIM_ClearFlag_BRK,"ax",%progbits
 1520              		.align	1
 1521              		.syntax unified
 1522              		.thumb
 1523              		.thumb_func
 1525              	LL_TIM_ClearFlag_BRK:
 1526              	.LFB533:
4089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
4092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
4093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
4097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
4099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 inte
4103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
4104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 261


4107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
4108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
4110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
4114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
4115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
4119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
4121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 inte
4125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
4126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
4130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
4132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
4136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
4137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
4141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
4143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 inte
4147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
4148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
4152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
4154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
4158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
4159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
4163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 262


4164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
4165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 inte
4169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
4170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
4174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
4176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 5 interrupt flag (CC5F).
4180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC5IF         LL_TIM_ClearFlag_CC5
4181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC5(TIM_TypeDef *TIMx)
4185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
4187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 inte
4191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC5IF         LL_TIM_IsActiveFlag_CC5
4192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(const TIM_TypeDef *TIMx)
4196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
4198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 6 interrupt flag (CC6F).
4202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC6IF         LL_TIM_ClearFlag_CC6
4203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC6(TIM_TypeDef *TIMx)
4207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
4209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 inte
4213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC6IF         LL_TIM_IsActiveFlag_CC6
4214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(const TIM_TypeDef *TIMx)
4218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC6IF) == (TIM_SR_CC6IF)) ? 1UL : 0UL);
4220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 263


4221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the commutation interrupt flag (COMIF).
4224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           COMIF         LL_TIM_ClearFlag_COM
4225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)
4229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF));
4231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pe
4235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           COMIF         LL_TIM_IsActiveFlag_COM
4236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(const TIM_TypeDef *TIMx)
4240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL);
4242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the trigger interrupt flag (TIF).
4246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
4247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
4251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
4253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
4257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
4258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(const TIM_TypeDef *TIMx)
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
4264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the break interrupt flag (BIF).
4268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           BIF           LL_TIM_ClearFlag_BRK
4269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
4273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1527              		.loc 3 4273 1
 1528              		.cfi_startproc
 1529              		@ args = 0, pretend = 0, frame = 8
 1530              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 264


 1531              		@ link register save eliminated.
 1532 0000 80B4     		push	{r7}
 1533              	.LCFI168:
 1534              		.cfi_def_cfa_offset 4
 1535              		.cfi_offset 7, -4
 1536 0002 83B0     		sub	sp, sp, #12
 1537              	.LCFI169:
 1538              		.cfi_def_cfa_offset 16
 1539 0004 00AF     		add	r7, sp, #0
 1540              	.LCFI170:
 1541              		.cfi_def_cfa_register 7
 1542 0006 7860     		str	r0, [r7, #4]
4274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 1543              		.loc 3 4274 3
 1544 0008 7B68     		ldr	r3, [r7, #4]
 1545 000a 6FF08002 		mvn	r2, #128
 1546 000e 1A61     		str	r2, [r3, #16]
4275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1547              		.loc 3 4275 1
 1548 0010 00BF     		nop
 1549 0012 0C37     		adds	r7, r7, #12
 1550              	.LCFI171:
 1551              		.cfi_def_cfa_offset 4
 1552 0014 BD46     		mov	sp, r7
 1553              	.LCFI172:
 1554              		.cfi_def_cfa_register 13
 1555              		@ sp needed
 1556 0016 5DF8047B 		ldr	r7, [sp], #4
 1557              	.LCFI173:
 1558              		.cfi_restore 7
 1559              		.cfi_def_cfa_offset 0
 1560 001a 7047     		bx	lr
 1561              		.cfi_endproc
 1562              	.LFE533:
 1564              		.section	.text.LL_TIM_ClearFlag_BRK2,"ax",%progbits
 1565              		.align	1
 1566              		.syntax unified
 1567              		.thumb
 1568              		.thumb_func
 1570              	LL_TIM_ClearFlag_BRK2:
 1571              	.LFB535:
4276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).
4279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           BIF           LL_TIM_IsActiveFlag_BRK
4280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(const TIM_TypeDef *TIMx)
4284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the break 2 interrupt flag (B2IF).
4290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           B2IF          LL_TIM_ClearFlag_BRK2
4291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 265


4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_BRK2(TIM_TypeDef *TIMx)
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1572              		.loc 3 4295 1
 1573              		.cfi_startproc
 1574              		@ args = 0, pretend = 0, frame = 8
 1575              		@ frame_needed = 1, uses_anonymous_args = 0
 1576              		@ link register save eliminated.
 1577 0000 80B4     		push	{r7}
 1578              	.LCFI174:
 1579              		.cfi_def_cfa_offset 4
 1580              		.cfi_offset 7, -4
 1581 0002 83B0     		sub	sp, sp, #12
 1582              	.LCFI175:
 1583              		.cfi_def_cfa_offset 16
 1584 0004 00AF     		add	r7, sp, #0
 1585              	.LCFI176:
 1586              		.cfi_def_cfa_register 7
 1587 0006 7860     		str	r0, [r7, #4]
4296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 1588              		.loc 3 4296 3
 1589 0008 7B68     		ldr	r3, [r7, #4]
 1590 000a 6FF48072 		mvn	r2, #256
 1591 000e 1A61     		str	r2, [r3, #16]
4297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1592              		.loc 3 4297 1
 1593 0010 00BF     		nop
 1594 0012 0C37     		adds	r7, r7, #12
 1595              	.LCFI177:
 1596              		.cfi_def_cfa_offset 4
 1597 0014 BD46     		mov	sp, r7
 1598              	.LCFI178:
 1599              		.cfi_def_cfa_register 13
 1600              		@ sp needed
 1601 0016 5DF8047B 		ldr	r7, [sp], #4
 1602              	.LCFI179:
 1603              		.cfi_restore 7
 1604              		.cfi_def_cfa_offset 0
 1605 001a 7047     		bx	lr
 1606              		.cfi_endproc
 1607              	.LFE535:
 1609              		.section	.text.LL_TIM_EnableIT_UPDATE,"ax",%progbits
 1610              		.align	1
 1611              		.syntax unified
 1612              		.thumb
 1613              		.thumb_func
 1615              	LL_TIM_EnableIT_UPDATE:
 1616              	.LFB547:
4298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending).
4301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           B2IF          LL_TIM_IsActiveFlag_BRK2
4302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(const TIM_TypeDef *TIMx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 266


4306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
4308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
4312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
4313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
4317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
4319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set
4323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         (Capture/Compare 1 interrupt is pending).
4324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
4325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(const TIM_TypeDef *TIMx)
4329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
4331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
4335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
4336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
4340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
4342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set
4346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         (Capture/Compare 2 over-capture interrupt is pending).
4347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
4348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(const TIM_TypeDef *TIMx)
4352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
4354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
4358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
4359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 267


4363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
4365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set
4369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         (Capture/Compare 3 over-capture interrupt is pending).
4370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
4371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(const TIM_TypeDef *TIMx)
4375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
4377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
4381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
4382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
4386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
4388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set
4392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   *         (Capture/Compare 4 over-capture interrupt is pending).
4393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
4394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(const TIM_TypeDef *TIMx)
4398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
4400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Clear the system break interrupt flag (SBIF).
4404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           SBIF          LL_TIM_ClearFlag_SYSBRK
4405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_SYSBRK(TIM_TypeDef *TIMx)
4409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_SBIF));
4411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicate whether system break interrupt flag (SBIF) is set (system break interrupt is p
4415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll SR           SBIF          LL_TIM_IsActiveFlag_SYSBRK
4416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(const TIM_TypeDef *TIMx)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 268


4420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_SBIF) == (TIM_SR_SBIF)) ? 1UL : 0UL);
4422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @}
4426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_IT_Management IT-Management
4429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @{
4430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable update interrupt (UIE).
4433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
4434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
4438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1617              		.loc 3 4438 1
 1618              		.cfi_startproc
 1619              		@ args = 0, pretend = 0, frame = 8
 1620              		@ frame_needed = 1, uses_anonymous_args = 0
 1621              		@ link register save eliminated.
 1622 0000 80B4     		push	{r7}
 1623              	.LCFI180:
 1624              		.cfi_def_cfa_offset 4
 1625              		.cfi_offset 7, -4
 1626 0002 83B0     		sub	sp, sp, #12
 1627              	.LCFI181:
 1628              		.cfi_def_cfa_offset 16
 1629 0004 00AF     		add	r7, sp, #0
 1630              	.LCFI182:
 1631              		.cfi_def_cfa_register 7
 1632 0006 7860     		str	r0, [r7, #4]
4439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 1633              		.loc 3 4439 3
 1634 0008 7B68     		ldr	r3, [r7, #4]
 1635 000a DB68     		ldr	r3, [r3, #12]
 1636 000c 43F00102 		orr	r2, r3, #1
 1637 0010 7B68     		ldr	r3, [r7, #4]
 1638 0012 DA60     		str	r2, [r3, #12]
4440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1639              		.loc 3 4440 1
 1640 0014 00BF     		nop
 1641 0016 0C37     		adds	r7, r7, #12
 1642              	.LCFI183:
 1643              		.cfi_def_cfa_offset 4
 1644 0018 BD46     		mov	sp, r7
 1645              	.LCFI184:
 1646              		.cfi_def_cfa_register 13
 1647              		@ sp needed
 1648 001a 5DF8047B 		ldr	r7, [sp], #4
 1649              	.LCFI185:
 1650              		.cfi_restore 7
 1651              		.cfi_def_cfa_offset 0
 1652 001e 7047     		bx	lr
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 269


 1653              		.cfi_endproc
 1654              	.LFE547:
 1656              		.section	.text.LL_TIM_DisableIT_UPDATE,"ax",%progbits
 1657              		.align	1
 1658              		.syntax unified
 1659              		.thumb
 1660              		.thumb_func
 1662              	LL_TIM_DisableIT_UPDATE:
 1663              	.LFB548:
4441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable update interrupt (UIE).
4444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE
4445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
4449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1664              		.loc 3 4449 1
 1665              		.cfi_startproc
 1666              		@ args = 0, pretend = 0, frame = 8
 1667              		@ frame_needed = 1, uses_anonymous_args = 0
 1668              		@ link register save eliminated.
 1669 0000 80B4     		push	{r7}
 1670              	.LCFI186:
 1671              		.cfi_def_cfa_offset 4
 1672              		.cfi_offset 7, -4
 1673 0002 83B0     		sub	sp, sp, #12
 1674              	.LCFI187:
 1675              		.cfi_def_cfa_offset 16
 1676 0004 00AF     		add	r7, sp, #0
 1677              	.LCFI188:
 1678              		.cfi_def_cfa_register 7
 1679 0006 7860     		str	r0, [r7, #4]
4450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 1680              		.loc 3 4450 3
 1681 0008 7B68     		ldr	r3, [r7, #4]
 1682 000a DB68     		ldr	r3, [r3, #12]
 1683 000c 23F00102 		bic	r2, r3, #1
 1684 0010 7B68     		ldr	r3, [r7, #4]
 1685 0012 DA60     		str	r2, [r3, #12]
4451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1686              		.loc 3 4451 1
 1687 0014 00BF     		nop
 1688 0016 0C37     		adds	r7, r7, #12
 1689              	.LCFI189:
 1690              		.cfi_def_cfa_offset 4
 1691 0018 BD46     		mov	sp, r7
 1692              	.LCFI190:
 1693              		.cfi_def_cfa_register 13
 1694              		@ sp needed
 1695 001a 5DF8047B 		ldr	r7, [sp], #4
 1696              	.LCFI191:
 1697              		.cfi_restore 7
 1698              		.cfi_def_cfa_offset 0
 1699 001e 7047     		bx	lr
 1700              		.cfi_endproc
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 270


 1701              	.LFE548:
 1703              		.section	.text.LL_TIM_EnableIT_BRK,"ax",%progbits
 1704              		.align	1
 1705              		.syntax unified
 1706              		.thumb
 1707              		.thumb_func
 1709              	LL_TIM_EnableIT_BRK:
 1710              	.LFB568:
4452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the update interrupt (UIE) is enabled.
4455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
4456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
4460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
4462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 1 interrupt (CC1IE).
4466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
4467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
4471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
4473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 1  interrupt (CC1IE).
4477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_DisableIT_CC1
4478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)
4482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
4484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.
4488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_IsEnabledIT_CC1
4489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(const TIM_TypeDef *TIMx)
4493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);
4495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 2 interrupt (CC2IE).
4499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2
4500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 271


4501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
4504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
4506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 2  interrupt (CC2IE).
4510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_DisableIT_CC2
4511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)
4515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE);
4517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.
4521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_IsEnabledIT_CC2
4522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(const TIM_TypeDef *TIMx)
4526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);
4528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 3 interrupt (CC3IE).
4532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_EnableIT_CC3
4533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)
4537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC3IE);
4539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 3  interrupt (CC3IE).
4543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_DisableIT_CC3
4544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)
4548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE);
4550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.
4554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_IsEnabledIT_CC3
4555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 272


4558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(const TIM_TypeDef *TIMx)
4559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);
4561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable capture/compare 4 interrupt (CC4IE).
4565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_EnableIT_CC4
4566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)
4570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
4572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable capture/compare 4  interrupt (CC4IE).
4576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_DisableIT_CC4
4577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)
4581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE);
4583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.
4587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_IsEnabledIT_CC4
4588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(const TIM_TypeDef *TIMx)
4592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);
4594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable commutation interrupt (COMIE).
4598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_EnableIT_COM
4599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)
4603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_COMIE);
4605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable commutation interrupt (COMIE).
4609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_DisableIT_COM
4610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)
4614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 273


4615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE);
4616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the commutation interrupt (COMIE) is enabled.
4620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_IsEnabledIT_COM
4621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(const TIM_TypeDef *TIMx)
4625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL);
4627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable trigger interrupt (TIE).
4631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_EnableIT_TRIG
4632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)
4636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_TIE);
4638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Disable trigger interrupt (TIE).
4642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
4643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
4647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
4649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Indicates whether the trigger interrupt (TIE) is enabled.
4653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_IsEnabledIT_TRIG
4654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(const TIM_TypeDef *TIMx)
4658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
4659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL);
4660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
4661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** 
4662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** /**
4663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @brief  Enable break interrupt (BIE).
4664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @rmtoll DIER         BIE           LL_TIM_EnableIT_BRK
4665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @param  TIMx Timer instance
4666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   * @retval None
4667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   */
4668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
4669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** {
 1711              		.loc 3 4669 1
 1712              		.cfi_startproc
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 274


 1713              		@ args = 0, pretend = 0, frame = 8
 1714              		@ frame_needed = 1, uses_anonymous_args = 0
 1715              		@ link register save eliminated.
 1716 0000 80B4     		push	{r7}
 1717              	.LCFI192:
 1718              		.cfi_def_cfa_offset 4
 1719              		.cfi_offset 7, -4
 1720 0002 83B0     		sub	sp, sp, #12
 1721              	.LCFI193:
 1722              		.cfi_def_cfa_offset 16
 1723 0004 00AF     		add	r7, sp, #0
 1724              	.LCFI194:
 1725              		.cfi_def_cfa_register 7
 1726 0006 7860     		str	r0, [r7, #4]
4670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 1727              		.loc 3 4670 3
 1728 0008 7B68     		ldr	r3, [r7, #4]
 1729 000a DB68     		ldr	r3, [r3, #12]
 1730 000c 43F08002 		orr	r2, r3, #128
 1731 0010 7B68     		ldr	r3, [r7, #4]
 1732 0012 DA60     		str	r2, [r3, #12]
4671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_tim.h **** }
 1733              		.loc 3 4671 1
 1734 0014 00BF     		nop
 1735 0016 0C37     		adds	r7, r7, #12
 1736              	.LCFI195:
 1737              		.cfi_def_cfa_offset 4
 1738 0018 BD46     		mov	sp, r7
 1739              	.LCFI196:
 1740              		.cfi_def_cfa_register 13
 1741              		@ sp needed
 1742 001a 5DF8047B 		ldr	r7, [sp], #4
 1743              	.LCFI197:
 1744              		.cfi_restore 7
 1745              		.cfi_def_cfa_offset 0
 1746 001e 7047     		bx	lr
 1747              		.cfi_endproc
 1748              	.LFE568:
 1750              		.section	.text.LL_GPIO_SetOutputPin,"ax",%progbits
 1751              		.align	1
 1752              		.syntax unified
 1753              		.thumb
 1754              		.thumb_func
 1756              	LL_GPIO_SetOutputPin:
 1757              	.LFB623:
 1758              		.file 4 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @file    stm32l4xx_ll_gpio.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 275


  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * in the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   ******************************************************************************
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #ifndef STM32L4xx_LL_GPIO_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define STM32L4xx_LL_GPIO_H
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #ifdef __cplusplus
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** extern "C" {
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #include "stm32l4xx.h"
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @addtogroup STM32L4xx_LL_Driver
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 276


  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** typedef struct
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 277


 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 278


 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Register value
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 279


 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 280


 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 281


 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 282


 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 283


 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 284


 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 285


 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 286


 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined(GPIO_ASCR_ASC0)
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Connect analog switch to ADC input of several pins for a dedicated port.
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   This bit must be set prior to the ADC conversion.
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         Only the IO which connected to the ADC input are effective.
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         Other IO must be kept reset value
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ASCR         ASCy          LL_GPIO_EnablePinAnalogControl
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 287


 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_EnablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   SET_BIT(GPIOx->ASCR, PinMask);
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Disconnect analog switch to ADC input of several pins for a dedicated port.
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ASCR         ASCy          LL_GPIO_DisablePinAnalogControl
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_DisablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   CLEAR_BIT(GPIOx->ASCR, PinMask);
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif /* GPIO_ASCR_ASC0 */
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 288


 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         next reset.
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         (control and alternate function registers).
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   __IO uint32_t temp;
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   (void) temp;
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 289


 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Input data register value of port
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 290


 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Output data register value of port
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 291


 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 1759              		.loc 4 957 1
 1760              		.cfi_startproc
 1761              		@ args = 0, pretend = 0, frame = 8
 1762              		@ frame_needed = 1, uses_anonymous_args = 0
 1763              		@ link register save eliminated.
 1764 0000 80B4     		push	{r7}
 1765              	.LCFI198:
 1766              		.cfi_def_cfa_offset 4
 1767              		.cfi_offset 7, -4
 1768 0002 83B0     		sub	sp, sp, #12
 1769              	.LCFI199:
 1770              		.cfi_def_cfa_offset 16
 1771 0004 00AF     		add	r7, sp, #0
 1772              	.LCFI200:
 1773              		.cfi_def_cfa_register 7
 1774 0006 7860     		str	r0, [r7, #4]
 1775 0008 3960     		str	r1, [r7]
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 1776              		.loc 4 958 3
 1777 000a 7B68     		ldr	r3, [r7, #4]
 1778 000c 3A68     		ldr	r2, [r7]
 1779 000e 9A61     		str	r2, [r3, #24]
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 292


 1780              		.loc 4 959 1
 1781 0010 00BF     		nop
 1782 0012 0C37     		adds	r7, r7, #12
 1783              	.LCFI201:
 1784              		.cfi_def_cfa_offset 4
 1785 0014 BD46     		mov	sp, r7
 1786              	.LCFI202:
 1787              		.cfi_def_cfa_register 13
 1788              		@ sp needed
 1789 0016 5DF8047B 		ldr	r7, [sp], #4
 1790              	.LCFI203:
 1791              		.cfi_restore 7
 1792              		.cfi_def_cfa_offset 0
 1793 001a 7047     		bx	lr
 1794              		.cfi_endproc
 1795              	.LFE623:
 1797              		.section	.text.LL_GPIO_ResetOutputPin,"ax",%progbits
 1798              		.align	1
 1799              		.syntax unified
 1800              		.thumb
 1801              		.thumb_func
 1803              	LL_GPIO_ResetOutputPin:
 1804              	.LFB624:
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 1805              		.loc 4 986 1
 1806              		.cfi_startproc
 1807              		@ args = 0, pretend = 0, frame = 8
 1808              		@ frame_needed = 1, uses_anonymous_args = 0
 1809              		@ link register save eliminated.
 1810 0000 80B4     		push	{r7}
 1811              	.LCFI204:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 293


 1812              		.cfi_def_cfa_offset 4
 1813              		.cfi_offset 7, -4
 1814 0002 83B0     		sub	sp, sp, #12
 1815              	.LCFI205:
 1816              		.cfi_def_cfa_offset 16
 1817 0004 00AF     		add	r7, sp, #0
 1818              	.LCFI206:
 1819              		.cfi_def_cfa_register 7
 1820 0006 7860     		str	r0, [r7, #4]
 1821 0008 3960     		str	r1, [r7]
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 1822              		.loc 4 987 3
 1823 000a 7B68     		ldr	r3, [r7, #4]
 1824 000c 3A68     		ldr	r2, [r7]
 1825 000e 9A62     		str	r2, [r3, #40]
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 1826              		.loc 4 988 1
 1827 0010 00BF     		nop
 1828 0012 0C37     		adds	r7, r7, #12
 1829              	.LCFI207:
 1830              		.cfi_def_cfa_offset 4
 1831 0014 BD46     		mov	sp, r7
 1832              	.LCFI208:
 1833              		.cfi_def_cfa_register 13
 1834              		@ sp needed
 1835 0016 5DF8047B 		ldr	r7, [sp], #4
 1836              	.LCFI209:
 1837              		.cfi_restore 7
 1838              		.cfi_def_cfa_offset 0
 1839 001a 7047     		bx	lr
 1840              		.cfi_endproc
 1841              	.LFE624:
 1843              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
 1844              		.align	2
 1847              	CHANNEL_OFFSET_TAB:
 1848 0000 081C3044 		.ascii	"\010\0340DXl\200"
 1848      586C80
 1849              		.section	.text.__LL_TIM_OC_EnablePreload,"ax",%progbits
 1850              		.align	1
 1851              		.syntax unified
 1852              		.thumb
 1853              		.thumb_func
 1855              	__LL_TIM_OC_EnablePreload:
 1856              	.LFB1088:
 1857              		.file 5 "MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c"
   1:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /**
   2:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  ******************************************************************************
   3:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @file    r3_1_l4xx_pwm_curr_fdbk.c
   4:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @author  Motor Control SDK Team, ST Microelectronics
   5:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @brief   This file provides firmware functions that implement current sensor
   6:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *          class to be stantiated when the three shunts current sensing
   7:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *          topology is used.
   8:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * 
   9:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *          It is specifically designed for STM32L4XX microcontrollers and
  10:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *          implements the successive sampling of two motor current using only one ADC.
  11:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *           + MCU peripheral and handle initialization function
  12:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *           + three shunt current sensing
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 294


  13:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *           + space vector modulation function
  14:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *           + ADC sampling function
  15:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *
  16:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  ******************************************************************************
  17:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @attention
  18:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
  19:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  20:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * All rights reserved.</center></h2>
  21:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
  22:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * This software component is licensed by ST under Ultimate Liberty license
  23:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  24:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * the License. You may obtain a copy of the License at:
  25:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *                             www.st.com/SLA0044
  26:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
  27:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  ******************************************************************************
  28:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *
  29:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @ingroup R3_1_L4XX_pwm_curr_fdbk
  30:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  */
  31:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  32:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /* Includes ------------------------------------------------------------------*/
  33:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #include "r3_1_l4xx_pwm_curr_fdbk.h"
  34:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #include "pwm_common.h"
  35:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #include "mc_type.h"
  36:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  37:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /** @addtogroup MCSDK
  38:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @{
  39:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  */
  40:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  41:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /** @addtogroup pwm_curr_fdbk
  42:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @{
  43:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  */
  44:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  45:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /** @addtogroup R3_1_pwm_curr_fdbk
  46:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @{
  47:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
  48:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  49:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /* Private defines -----------------------------------------------------------*/
  50:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #define TIMxCCER_MASK_CH123        ((uint16_t)  (LL_TIM_CHANNEL_CH1|LL_TIM_CHANNEL_CH1N|\
  51:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                                                  LL_TIM_CHANNEL_CH2|LL_TIM_CHANNEL_CH2N|\
  52:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                                                  LL_TIM_CHANNEL_CH3|LL_TIM_CHANNEL_CH3N))
  53:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  54:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /* DIR bits of TIM1 CR1 register identification for correct check of Counting direction detection*/
  55:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #define DIR_MASK 0x0010u       /* binary value: 0000000000010000 */
  56:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  57:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /* Private typedef -----------------------------------------------------------*/
  58:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  59:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  60:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /* Private function prototypes -----------------------------------------------*/
  61:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** static void R3_1_RLGetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents );
  62:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** static void R3_1_RLTurnOnLowSides( PWMC_Handle_t * pHdl, uint32_t ticks );
  63:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** static void R3_1_RLSwitchOnPWM( PWMC_Handle_t * pHdl );
  64:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** void R3_1_HFCurrentsCalibrationAB( PWMC_Handle_t * pHdl, ab_t * pStator_Currents );
  65:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** void R3_1_HFCurrentsCalibrationC( PWMC_Handle_t * pHdl, ab_t * pStator_Currents );
  66:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** uint16_t R3_1_WriteTIMRegisters( PWMC_Handle_t * pHdl, uint16_t hCCR4Reg );
  67:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  68:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /* Private functions ---------------------------------------------------------*/
  69:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 295


  70:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /* Local redefinition of both LL_TIM_OC_EnablePreload & LL_TIM_OC_DisablePreload */
  71:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __STATIC_INLINE void __LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
  72:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 1858              		.loc 5 72 1
 1859              		.cfi_startproc
 1860              		@ args = 0, pretend = 0, frame = 8
 1861              		@ frame_needed = 1, uses_anonymous_args = 0
 1862              		@ link register save eliminated.
 1863 0000 B0B4     		push	{r4, r5, r7}
 1864              	.LCFI210:
 1865              		.cfi_def_cfa_offset 12
 1866              		.cfi_offset 4, -12
 1867              		.cfi_offset 5, -8
 1868              		.cfi_offset 7, -4
 1869 0002 83B0     		sub	sp, sp, #12
 1870              	.LCFI211:
 1871              		.cfi_def_cfa_offset 24
 1872 0004 00AF     		add	r7, sp, #0
 1873              	.LCFI212:
 1874              		.cfi_def_cfa_register 7
 1875 0006 7860     		str	r0, [r7, #4]
 1876 0008 3960     		str	r1, [r7]
  73:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 1877              		.loc 5 73 20
 1878 000a 3B68     		ldr	r3, [r7]
 1879 000c 012B     		cmp	r3, #1
 1880 000e 28D0     		beq	.L66
 1881              		.loc 5 73 20 is_stmt 0 discriminator 1
 1882 0010 3B68     		ldr	r3, [r7]
 1883 0012 042B     		cmp	r3, #4
 1884 0014 23D0     		beq	.L67
 1885              		.loc 5 73 20 discriminator 3
 1886 0016 3B68     		ldr	r3, [r7]
 1887 0018 102B     		cmp	r3, #16
 1888 001a 1ED0     		beq	.L68
 1889              		.loc 5 73 20 discriminator 5
 1890 001c 3B68     		ldr	r3, [r7]
 1891 001e 402B     		cmp	r3, #64
 1892 0020 19D0     		beq	.L69
 1893              		.loc 5 73 20 discriminator 7
 1894 0022 3B68     		ldr	r3, [r7]
 1895 0024 B3F5807F 		cmp	r3, #256
 1896 0028 13D0     		beq	.L70
 1897              		.loc 5 73 20 discriminator 9
 1898 002a 3B68     		ldr	r3, [r7]
 1899 002c B3F5806F 		cmp	r3, #1024
 1900 0030 0DD0     		beq	.L71
 1901              		.loc 5 73 20 discriminator 11
 1902 0032 3B68     		ldr	r3, [r7]
 1903 0034 B3F5805F 		cmp	r3, #4096
 1904 0038 07D0     		beq	.L72
 1905              		.loc 5 73 20 discriminator 13
 1906 003a 3B68     		ldr	r3, [r7]
 1907 003c B3F5803F 		cmp	r3, #65536
 1908 0040 01D1     		bne	.L73
 1909              		.loc 5 73 20 discriminator 15
 1910 0042 0723     		movs	r3, #7
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 296


 1911 0044 0EE0     		b	.L81
 1912              	.L73:
 1913              		.loc 5 73 20 discriminator 16
 1914 0046 0823     		movs	r3, #8
 1915 0048 0CE0     		b	.L81
 1916              	.L72:
 1917              		.loc 5 73 20 discriminator 14
 1918 004a 0623     		movs	r3, #6
 1919 004c 0AE0     		b	.L81
 1920              	.L71:
 1921              		.loc 5 73 20 discriminator 12
 1922 004e 0523     		movs	r3, #5
 1923 0050 08E0     		b	.L81
 1924              	.L70:
 1925              		.loc 5 73 20 discriminator 10
 1926 0052 0423     		movs	r3, #4
 1927 0054 06E0     		b	.L81
 1928              	.L69:
 1929              		.loc 5 73 20 discriminator 8
 1930 0056 0323     		movs	r3, #3
 1931 0058 04E0     		b	.L81
 1932              	.L68:
 1933              		.loc 5 73 20 discriminator 6
 1934 005a 0223     		movs	r3, #2
 1935 005c 02E0     		b	.L81
 1936              	.L67:
 1937              		.loc 5 73 20 discriminator 4
 1938 005e 0123     		movs	r3, #1
 1939 0060 00E0     		b	.L81
 1940              	.L66:
 1941              		.loc 5 73 20 discriminator 2
 1942 0062 0023     		movs	r3, #0
 1943              	.L81:
 1944              		.loc 5 73 20 discriminator 32
 1945 0064 1D46     		mov	r5, r3
  74:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   register volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_
 1946              		.loc 5 74 73 is_stmt 1 discriminator 32
 1947 0066 7B68     		ldr	r3, [r7, #4]
 1948 0068 1833     		adds	r3, r3, #24
 1949              		.loc 5 74 62 discriminator 32
 1950 006a 1A46     		mov	r2, r3
 1951              		.loc 5 74 105 discriminator 32
 1952 006c 2946     		mov	r1, r5
 1953 006e 094B     		ldr	r3, .L82
 1954 0070 5B5C     		ldrb	r3, [r3, r1]	@ zero_extendqisi2
 1955              		.loc 5 74 51 discriminator 32
 1956 0072 1344     		add	r3, r3, r2
 1957              		.loc 5 74 31 discriminator 32
 1958 0074 1C46     		mov	r4, r3
  75:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 1959              		.loc 5 75 3 discriminator 32
 1960 0076 2268     		ldr	r2, [r4]
 1961 0078 2946     		mov	r1, r5
 1962 007a 074B     		ldr	r3, .L82+4
 1963 007c 5B5C     		ldrb	r3, [r3, r1]	@ zero_extendqisi2
 1964 007e 1946     		mov	r1, r3
 1965 0080 0823     		movs	r3, #8
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 297


 1966 0082 8B40     		lsls	r3, r3, r1
 1967 0084 1343     		orrs	r3, r3, r2
 1968 0086 2360     		str	r3, [r4]
  76:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 1969              		.loc 5 76 1 discriminator 32
 1970 0088 00BF     		nop
 1971 008a 0C37     		adds	r7, r7, #12
 1972              	.LCFI213:
 1973              		.cfi_def_cfa_offset 12
 1974 008c BD46     		mov	sp, r7
 1975              	.LCFI214:
 1976              		.cfi_def_cfa_register 13
 1977              		@ sp needed
 1978 008e B0BC     		pop	{r4, r5, r7}
 1979              	.LCFI215:
 1980              		.cfi_restore 7
 1981              		.cfi_restore 5
 1982              		.cfi_restore 4
 1983              		.cfi_def_cfa_offset 0
 1984 0090 7047     		bx	lr
 1985              	.L83:
 1986 0092 00BF     		.align	2
 1987              	.L82:
 1988 0094 00000000 		.word	OFFSET_TAB_CCMRx
 1989 0098 00000000 		.word	SHIFT_TAB_OCxx
 1990              		.cfi_endproc
 1991              	.LFE1088:
 1993              		.section	.text.__LL_TIM_OC_DisablePreload,"ax",%progbits
 1994              		.align	1
 1995              		.syntax unified
 1996              		.thumb
 1997              		.thumb_func
 1999              	__LL_TIM_OC_DisablePreload:
 2000              	.LFB1089:
  77:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  78:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __STATIC_INLINE void __LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
  79:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 2001              		.loc 5 79 1
 2002              		.cfi_startproc
 2003              		@ args = 0, pretend = 0, frame = 8
 2004              		@ frame_needed = 1, uses_anonymous_args = 0
 2005              		@ link register save eliminated.
 2006 0000 B0B4     		push	{r4, r5, r7}
 2007              	.LCFI216:
 2008              		.cfi_def_cfa_offset 12
 2009              		.cfi_offset 4, -12
 2010              		.cfi_offset 5, -8
 2011              		.cfi_offset 7, -4
 2012 0002 83B0     		sub	sp, sp, #12
 2013              	.LCFI217:
 2014              		.cfi_def_cfa_offset 24
 2015 0004 00AF     		add	r7, sp, #0
 2016              	.LCFI218:
 2017              		.cfi_def_cfa_register 7
 2018 0006 7860     		str	r0, [r7, #4]
 2019 0008 3960     		str	r1, [r7]
  80:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 298


 2020              		.loc 5 80 20
 2021 000a 3B68     		ldr	r3, [r7]
 2022 000c 012B     		cmp	r3, #1
 2023 000e 28D0     		beq	.L85
 2024              		.loc 5 80 20 is_stmt 0 discriminator 1
 2025 0010 3B68     		ldr	r3, [r7]
 2026 0012 042B     		cmp	r3, #4
 2027 0014 23D0     		beq	.L86
 2028              		.loc 5 80 20 discriminator 3
 2029 0016 3B68     		ldr	r3, [r7]
 2030 0018 102B     		cmp	r3, #16
 2031 001a 1ED0     		beq	.L87
 2032              		.loc 5 80 20 discriminator 5
 2033 001c 3B68     		ldr	r3, [r7]
 2034 001e 402B     		cmp	r3, #64
 2035 0020 19D0     		beq	.L88
 2036              		.loc 5 80 20 discriminator 7
 2037 0022 3B68     		ldr	r3, [r7]
 2038 0024 B3F5807F 		cmp	r3, #256
 2039 0028 13D0     		beq	.L89
 2040              		.loc 5 80 20 discriminator 9
 2041 002a 3B68     		ldr	r3, [r7]
 2042 002c B3F5806F 		cmp	r3, #1024
 2043 0030 0DD0     		beq	.L90
 2044              		.loc 5 80 20 discriminator 11
 2045 0032 3B68     		ldr	r3, [r7]
 2046 0034 B3F5805F 		cmp	r3, #4096
 2047 0038 07D0     		beq	.L91
 2048              		.loc 5 80 20 discriminator 13
 2049 003a 3B68     		ldr	r3, [r7]
 2050 003c B3F5803F 		cmp	r3, #65536
 2051 0040 01D1     		bne	.L92
 2052              		.loc 5 80 20 discriminator 15
 2053 0042 0723     		movs	r3, #7
 2054 0044 0EE0     		b	.L100
 2055              	.L92:
 2056              		.loc 5 80 20 discriminator 16
 2057 0046 0823     		movs	r3, #8
 2058 0048 0CE0     		b	.L100
 2059              	.L91:
 2060              		.loc 5 80 20 discriminator 14
 2061 004a 0623     		movs	r3, #6
 2062 004c 0AE0     		b	.L100
 2063              	.L90:
 2064              		.loc 5 80 20 discriminator 12
 2065 004e 0523     		movs	r3, #5
 2066 0050 08E0     		b	.L100
 2067              	.L89:
 2068              		.loc 5 80 20 discriminator 10
 2069 0052 0423     		movs	r3, #4
 2070 0054 06E0     		b	.L100
 2071              	.L88:
 2072              		.loc 5 80 20 discriminator 8
 2073 0056 0323     		movs	r3, #3
 2074 0058 04E0     		b	.L100
 2075              	.L87:
 2076              		.loc 5 80 20 discriminator 6
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 299


 2077 005a 0223     		movs	r3, #2
 2078 005c 02E0     		b	.L100
 2079              	.L86:
 2080              		.loc 5 80 20 discriminator 4
 2081 005e 0123     		movs	r3, #1
 2082 0060 00E0     		b	.L100
 2083              	.L85:
 2084              		.loc 5 80 20 discriminator 2
 2085 0062 0023     		movs	r3, #0
 2086              	.L100:
 2087              		.loc 5 80 20 discriminator 32
 2088 0064 1D46     		mov	r5, r3
  81:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   register volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_
 2089              		.loc 5 81 73 is_stmt 1 discriminator 32
 2090 0066 7B68     		ldr	r3, [r7, #4]
 2091 0068 1833     		adds	r3, r3, #24
 2092              		.loc 5 81 62 discriminator 32
 2093 006a 1A46     		mov	r2, r3
 2094              		.loc 5 81 105 discriminator 32
 2095 006c 2946     		mov	r1, r5
 2096 006e 094B     		ldr	r3, .L101
 2097 0070 5B5C     		ldrb	r3, [r3, r1]	@ zero_extendqisi2
 2098              		.loc 5 81 51 discriminator 32
 2099 0072 1344     		add	r3, r3, r2
 2100              		.loc 5 81 31 discriminator 32
 2101 0074 1C46     		mov	r4, r3
  82:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 2102              		.loc 5 82 3 discriminator 32
 2103 0076 2268     		ldr	r2, [r4]
 2104 0078 2946     		mov	r1, r5
 2105 007a 074B     		ldr	r3, .L101+4
 2106 007c 5B5C     		ldrb	r3, [r3, r1]	@ zero_extendqisi2
 2107 007e 1946     		mov	r1, r3
 2108 0080 0823     		movs	r3, #8
 2109 0082 8B40     		lsls	r3, r3, r1
 2110 0084 DB43     		mvns	r3, r3
 2111 0086 1340     		ands	r3, r3, r2
 2112 0088 2360     		str	r3, [r4]
  83:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 2113              		.loc 5 83 1 discriminator 32
 2114 008a 00BF     		nop
 2115 008c 0C37     		adds	r7, r7, #12
 2116              	.LCFI219:
 2117              		.cfi_def_cfa_offset 12
 2118 008e BD46     		mov	sp, r7
 2119              	.LCFI220:
 2120              		.cfi_def_cfa_register 13
 2121              		@ sp needed
 2122 0090 B0BC     		pop	{r4, r5, r7}
 2123              	.LCFI221:
 2124              		.cfi_restore 7
 2125              		.cfi_restore 5
 2126              		.cfi_restore 4
 2127              		.cfi_def_cfa_offset 0
 2128 0092 7047     		bx	lr
 2129              	.L102:
 2130              		.align	2
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 300


 2131              	.L101:
 2132 0094 00000000 		.word	OFFSET_TAB_CCMRx
 2133 0098 00000000 		.word	SHIFT_TAB_OCxx
 2134              		.cfi_endproc
 2135              	.LFE1089:
 2137              		.section	.text.R3_1_Init,"ax",%progbits
 2138              		.align	1
 2139              		.weak	R3_1_Init
 2140              		.syntax unified
 2141              		.thumb
 2142              		.thumb_func
 2144              	R3_1_Init:
 2145              	.LFB1090:
  84:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  85:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
  86:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Initializes TIMx, ADC, GPIO, DMA1 and NVIC for current reading
  87:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         in three shunt topology using one ADC.
  88:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
  89:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
  90:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
  91:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_Init( PWMC_R3_1_Handle_t * pHandle )
  92:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 2146              		.loc 5 92 1
 2147              		.cfi_startproc
 2148              		@ args = 0, pretend = 0, frame = 16
 2149              		@ frame_needed = 1, uses_anonymous_args = 0
 2150 0000 80B5     		push	{r7, lr}
 2151              	.LCFI222:
 2152              		.cfi_def_cfa_offset 8
 2153              		.cfi_offset 7, -8
 2154              		.cfi_offset 14, -4
 2155 0002 84B0     		sub	sp, sp, #16
 2156              	.LCFI223:
 2157              		.cfi_def_cfa_offset 24
 2158 0004 00AF     		add	r7, sp, #0
 2159              	.LCFI224:
 2160              		.cfi_def_cfa_register 7
 2161 0006 7860     		str	r0, [r7, #4]
  93:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 2162              		.loc 5 93 31
 2163 0008 7B68     		ldr	r3, [r7, #4]
 2164 000a D3F8A030 		ldr	r3, [r3, #160]
 2165              		.loc 5 93 17
 2166 000e 5B68     		ldr	r3, [r3, #4]
 2167 0010 FB60     		str	r3, [r7, #12]
  94:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx  = pHandle->pParams_str->ADCx;
 2168              		.loc 5 94 32
 2169 0012 7B68     		ldr	r3, [r7, #4]
 2170 0014 D3F8A030 		ldr	r3, [r3, #160]
 2171              		.loc 5 94 17
 2172 0018 1B68     		ldr	r3, [r3]
 2173 001a BB60     		str	r3, [r7, #8]
  95:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  96:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( ( uint32_t )pHandle == ( uint32_t )&pHandle->_Super )
 2174              		.loc 5 96 43
 2175 001c 7B68     		ldr	r3, [r7, #4]
 2176              		.loc 5 96 31
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 301


 2177 001e 1A46     		mov	r2, r3
 2178              		.loc 5 96 8
 2179 0020 7B68     		ldr	r3, [r7, #4]
 2180              		.loc 5 96 6
 2181 0022 9A42     		cmp	r2, r3
 2182 0024 58D1     		bne	.L108
  97:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
  98:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
  99:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* disable IT and flags in case of LL driver usage
 100:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      * workaround for unwanted interrupt enabling done by LL driver */
 101:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_DisableIT_EOC( ADCx );
 2183              		.loc 5 101 5
 2184 0026 B868     		ldr	r0, [r7, #8]
 2185 0028 FFF7FEFF 		bl	LL_ADC_DisableIT_EOC
 102:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_ClearFlag_EOC( ADCx );
 2186              		.loc 5 102 5
 2187 002c B868     		ldr	r0, [r7, #8]
 2188 002e FFF7FEFF 		bl	LL_ADC_ClearFlag_EOC
 103:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_DisableIT_JEOC( ADCx );
 2189              		.loc 5 103 5
 2190 0032 B868     		ldr	r0, [r7, #8]
 2191 0034 FFF7FEFF 		bl	LL_ADC_DisableIT_JEOC
 104:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_ClearFlag_JEOC( ADCx );
 2192              		.loc 5 104 5
 2193 0038 B868     		ldr	r0, [r7, #8]
 2194 003a FFF7FEFF 		bl	LL_ADC_ClearFlag_JEOC
 105:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 106:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* disable main TIM counter to ensure
 107:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      * a synchronous start by TIM2 trigger */
 108:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_DisableCounter( TIMx );
 2195              		.loc 5 108 5
 2196 003e F868     		ldr	r0, [r7, #12]
 2197 0040 FFF7FEFF 		bl	LL_TIM_DisableCounter
 109:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 110:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( TIMx == TIM1 )
 2198              		.loc 5 110 8
 2199 0044 FB68     		ldr	r3, [r7, #12]
 2200 0046 264A     		ldr	r2, .L109
 2201 0048 9342     		cmp	r3, r2
 2202 004a 04D1     		bne	.L105
 111:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 112:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* TIM1 Counter Clock stopped when the core is halted */
 113:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_DBGMCU_APB2_GRP1_FreezePeriph( LL_DBGMCU_APB2_GRP1_TIM1_STOP );
 2203              		.loc 5 113 7
 2204 004c 4FF40060 		mov	r0, #2048
 2205 0050 FFF7FEFF 		bl	LL_DBGMCU_APB2_GRP1_FreezePeriph
 2206 0054 03E0     		b	.L106
 2207              	.L105:
 114:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 115:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined(TIM8)
 116:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
 117:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 118:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* TIM8 Counter Clock stopped when the core is halted */
 119:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_DBGMCU_APB2_GRP1_FreezePeriph( LL_DBGMCU_APB2_GRP1_TIM8_STOP );
 2208              		.loc 5 119 7
 2209 0056 4FF40050 		mov	r0, #8192
 2210 005a FFF7FEFF 		bl	LL_DBGMCU_APB2_GRP1_FreezePeriph
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 302


 2211              	.L106:
 120:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 121:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 122:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 123:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_ClearFlag_BRK( TIMx );
 2212              		.loc 5 123 5
 2213 005e F868     		ldr	r0, [r7, #12]
 2214 0060 FFF7FEFF 		bl	LL_TIM_ClearFlag_BRK
 124:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_ClearFlag_BRK2( TIMx );
 2215              		.loc 5 124 5
 2216 0064 F868     		ldr	r0, [r7, #12]
 2217 0066 FFF7FEFF 		bl	LL_TIM_ClearFlag_BRK2
 125:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_EnableIT_BRK( TIMx );
 2218              		.loc 5 125 5
 2219 006a F868     		ldr	r0, [r7, #12]
 2220 006c FFF7FEFF 		bl	LL_TIM_EnableIT_BRK
 126:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 127:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Enable PWM channel */
 128:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_EnableChannel( TIMx, TIMxCCER_MASK_CH123 );
 2221              		.loc 5 128 5
 2222 0070 40F25551 		movw	r1, #1365
 2223 0074 F868     		ldr	r0, [r7, #12]
 2224 0076 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
 129:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 130:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_StartCalibration( ADCx, LL_ADC_SINGLE_ENDED );
 2225              		.loc 5 130 5
 2226 007a 7F21     		movs	r1, #127
 2227 007c B868     		ldr	r0, [r7, #8]
 2228 007e FFF7FEFF 		bl	LL_ADC_StartCalibration
 131:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     while ( LL_ADC_IsCalibrationOnGoing( ADCx ) )
 2229              		.loc 5 131 11
 2230 0082 00BF     		nop
 2231              	.L107:
 2232              		.loc 5 131 13 discriminator 1
 2233 0084 B868     		ldr	r0, [r7, #8]
 2234 0086 FFF7FEFF 		bl	LL_ADC_IsCalibrationOnGoing
 2235 008a 0346     		mov	r3, r0
 2236              		.loc 5 131 11 discriminator 1
 2237 008c 002B     		cmp	r3, #0
 2238 008e F9D1     		bne	.L107
 132:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 133:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 134:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 135:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* ADC Enable (must be done after calibration) */
 136:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_Enable( ADCx );
 2239              		.loc 5 136 5
 2240 0090 B868     		ldr	r0, [r7, #8]
 2241 0092 FFF7FEFF 		bl	LL_ADC_Enable
 137:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 138:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* reset regular conversion sequencer length set by cubeMX */
 139:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_REG_SetSequencerLength( ADCx, LL_ADC_REG_SEQ_SCAN_DISABLE );
 2242              		.loc 5 139 5
 2243 0096 0021     		movs	r1, #0
 2244 0098 B868     		ldr	r0, [r7, #8]
 2245 009a FFF7FEFF 		bl	LL_ADC_REG_SetSequencerLength
 140:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 141:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Queue Of Context Mode for injected channels Enabling */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 303


 142:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 	  LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);
 2246              		.loc 5 142 4
 2247 009e 4FF40011 		mov	r1, #2097152
 2248 00a2 B868     		ldr	r0, [r7, #8]
 2249 00a4 FFF7FEFF 		bl	LL_ADC_INJ_SetQueueMode
 143:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 144:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Flush JSQR settings done by CubeMX */
 145:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_INJ_StartConversion(ADCx);
 2250              		.loc 5 145 5
 2251 00a8 B868     		ldr	r0, [r7, #8]
 2252 00aa FFF7FEFF 		bl	LL_ADC_INJ_StartConversion
 146:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_INJ_StopConversion(ADCx);
 2253              		.loc 5 146 5
 2254 00ae B868     		ldr	r0, [r7, #8]
 2255 00b0 FFF7FEFF 		bl	LL_ADC_INJ_StopConversion
 147:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 148:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Disable TIMx ADC trigger */
 149:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
 2256              		.loc 5 149 5
 2257 00b4 0021     		movs	r1, #0
 2258 00b6 F868     		ldr	r0, [r7, #12]
 2259 00b8 FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
 150:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 151:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Enable ADC injected end of sequence interrupt */
 152:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_ClearFlag_JEOS( ADCx );
 2260              		.loc 5 152 5
 2261 00bc B868     		ldr	r0, [r7, #8]
 2262 00be FFF7FEFF 		bl	LL_ADC_ClearFlag_JEOS
 153:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_ADC_EnableIT_JEOS( ADCx );
 2263              		.loc 5 153 5
 2264 00c2 B868     		ldr	r0, [r7, #8]
 2265 00c4 FFF7FEFF 		bl	LL_ADC_EnableIT_JEOS
 154:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
 155:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 156:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 2266              		.loc 5 156 29
 2267 00c8 7B68     		ldr	r3, [r7, #4]
 2268 00ca 4022     		movs	r2, #64
 2269 00cc C3F89420 		str	r2, [r3, #148]
 157:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Clear the flags */
 158:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.DTTest = 0u;
 2270              		.loc 5 158 28
 2271 00d0 7B68     		ldr	r3, [r7, #4]
 2272 00d2 0022     		movs	r2, #0
 2273 00d4 A3F87020 		strh	r2, [r3, #112]	@ movhi
 2274              	.L108:
 159:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 160:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 2275              		.loc 5 160 1
 2276 00d8 00BF     		nop
 2277 00da 1037     		adds	r7, r7, #16
 2278              	.LCFI225:
 2279              		.cfi_def_cfa_offset 8
 2280 00dc BD46     		mov	sp, r7
 2281              	.LCFI226:
 2282              		.cfi_def_cfa_register 13
 2283              		@ sp needed
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 304


 2284 00de 80BD     		pop	{r7, pc}
 2285              	.L110:
 2286              		.align	2
 2287              	.L109:
 2288 00e0 002C0140 		.word	1073818624
 2289              		.cfi_endproc
 2290              	.LFE1090:
 2292              		.section	.text.R3_1_SetOffsetCalib,"ax",%progbits
 2293              		.align	1
 2294              		.weak	R3_1_SetOffsetCalib
 2295              		.syntax unified
 2296              		.thumb
 2297              		.thumb_func
 2299              	R3_1_SetOffsetCalib:
 2300              	.LFB1091:
 161:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 162:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 163:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Stores in @p pHdl handler the calibrated @p offsets.
 164:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
 165:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 166:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_SetOffsetCalib(PWMC_Handle_t *pHdl, PolarizationOffsets_t *offsets)
 167:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 2301              		.loc 5 167 1
 2302              		.cfi_startproc
 2303              		@ args = 0, pretend = 0, frame = 16
 2304              		@ frame_needed = 1, uses_anonymous_args = 0
 2305              		@ link register save eliminated.
 2306 0000 80B4     		push	{r7}
 2307              	.LCFI227:
 2308              		.cfi_def_cfa_offset 4
 2309              		.cfi_offset 7, -4
 2310 0002 85B0     		sub	sp, sp, #20
 2311              	.LCFI228:
 2312              		.cfi_def_cfa_offset 24
 2313 0004 00AF     		add	r7, sp, #0
 2314              	.LCFI229:
 2315              		.cfi_def_cfa_register 7
 2316 0006 7860     		str	r0, [r7, #4]
 2317 0008 3960     		str	r1, [r7]
 168:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
 2318              		.loc 5 168 23
 2319 000a 7B68     		ldr	r3, [r7, #4]
 2320 000c FB60     		str	r3, [r7, #12]
 169:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 170:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->PhaseAOffset = offsets->phaseAOffset;
 2321              		.loc 5 170 34
 2322 000e 3B68     		ldr	r3, [r7]
 2323 0010 1B68     		ldr	r3, [r3]
 2324 0012 1A46     		mov	r2, r3
 2325              		.loc 5 170 25
 2326 0014 FB68     		ldr	r3, [r7, #12]
 2327 0016 C3F88820 		str	r2, [r3, #136]
 171:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->PhaseBOffset = offsets->phaseBOffset;
 2328              		.loc 5 171 34
 2329 001a 3B68     		ldr	r3, [r7]
 2330 001c 5B68     		ldr	r3, [r3, #4]
 2331 001e 1A46     		mov	r2, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 305


 2332              		.loc 5 171 25
 2333 0020 FB68     		ldr	r3, [r7, #12]
 2334 0022 C3F88C20 		str	r2, [r3, #140]
 172:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->PhaseCOffset = offsets->phaseCOffset;
 2335              		.loc 5 172 34
 2336 0026 3B68     		ldr	r3, [r7]
 2337 0028 9B68     		ldr	r3, [r3, #8]
 2338 002a 1A46     		mov	r2, r3
 2339              		.loc 5 172 25
 2340 002c FB68     		ldr	r3, [r7, #12]
 2341 002e C3F89020 		str	r2, [r3, #144]
 173:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHdl->offsetCalibStatus = true;
 2342              		.loc 5 173 27
 2343 0032 7B68     		ldr	r3, [r7, #4]
 2344 0034 0122     		movs	r2, #1
 2345 0036 83F88120 		strb	r2, [r3, #129]
 174:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 2346              		.loc 5 174 1
 2347 003a 00BF     		nop
 2348 003c 1437     		adds	r7, r7, #20
 2349              	.LCFI230:
 2350              		.cfi_def_cfa_offset 4
 2351 003e BD46     		mov	sp, r7
 2352              	.LCFI231:
 2353              		.cfi_def_cfa_register 13
 2354              		@ sp needed
 2355 0040 5DF8047B 		ldr	r7, [sp], #4
 2356              	.LCFI232:
 2357              		.cfi_restore 7
 2358              		.cfi_def_cfa_offset 0
 2359 0044 7047     		bx	lr
 2360              		.cfi_endproc
 2361              	.LFE1091:
 2363              		.section	.text.R3_1_GetOffsetCalib,"ax",%progbits
 2364              		.align	1
 2365              		.weak	R3_1_GetOffsetCalib
 2366              		.syntax unified
 2367              		.thumb
 2368              		.thumb_func
 2370              	R3_1_GetOffsetCalib:
 2371              	.LFB1092:
 175:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 176:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 177:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief Reads the calibrated @p offsets stored in @p pHdl.
 178:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
 179:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 180:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_GetOffsetCalib(PWMC_Handle_t *pHdl, PolarizationOffsets_t *offsets)
 181:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 2372              		.loc 5 181 1
 2373              		.cfi_startproc
 2374              		@ args = 0, pretend = 0, frame = 16
 2375              		@ frame_needed = 1, uses_anonymous_args = 0
 2376              		@ link register save eliminated.
 2377 0000 80B4     		push	{r7}
 2378              	.LCFI233:
 2379              		.cfi_def_cfa_offset 4
 2380              		.cfi_offset 7, -4
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 306


 2381 0002 85B0     		sub	sp, sp, #20
 2382              	.LCFI234:
 2383              		.cfi_def_cfa_offset 24
 2384 0004 00AF     		add	r7, sp, #0
 2385              	.LCFI235:
 2386              		.cfi_def_cfa_register 7
 2387 0006 7860     		str	r0, [r7, #4]
 2388 0008 3960     		str	r1, [r7]
 182:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
 2389              		.loc 5 182 23
 2390 000a 7B68     		ldr	r3, [r7, #4]
 2391 000c FB60     		str	r3, [r7, #12]
 183:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 184:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   offsets->phaseAOffset = pHandle->PhaseAOffset;
 2392              		.loc 5 184 34
 2393 000e FB68     		ldr	r3, [r7, #12]
 2394 0010 D3F88830 		ldr	r3, [r3, #136]
 2395 0014 1A46     		mov	r2, r3
 2396              		.loc 5 184 25
 2397 0016 3B68     		ldr	r3, [r7]
 2398 0018 1A60     		str	r2, [r3]
 185:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   offsets->phaseBOffset = pHandle->PhaseBOffset;
 2399              		.loc 5 185 34
 2400 001a FB68     		ldr	r3, [r7, #12]
 2401 001c D3F88C30 		ldr	r3, [r3, #140]
 2402 0020 1A46     		mov	r2, r3
 2403              		.loc 5 185 25
 2404 0022 3B68     		ldr	r3, [r7]
 2405 0024 5A60     		str	r2, [r3, #4]
 186:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   offsets->phaseCOffset = pHandle->PhaseCOffset;
 2406              		.loc 5 186 34
 2407 0026 FB68     		ldr	r3, [r7, #12]
 2408 0028 D3F89030 		ldr	r3, [r3, #144]
 2409 002c 1A46     		mov	r2, r3
 2410              		.loc 5 186 25
 2411 002e 3B68     		ldr	r3, [r7]
 2412 0030 9A60     		str	r2, [r3, #8]
 187:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 2413              		.loc 5 187 1
 2414 0032 00BF     		nop
 2415 0034 1437     		adds	r7, r7, #20
 2416              	.LCFI236:
 2417              		.cfi_def_cfa_offset 4
 2418 0036 BD46     		mov	sp, r7
 2419              	.LCFI237:
 2420              		.cfi_def_cfa_register 13
 2421              		@ sp needed
 2422 0038 5DF8047B 		ldr	r7, [sp], #4
 2423              	.LCFI238:
 2424              		.cfi_restore 7
 2425              		.cfi_def_cfa_offset 0
 2426 003c 7047     		bx	lr
 2427              		.cfi_endproc
 2428              	.LFE1092:
 2430              		.section	.text.R3_1_CurrentReadingCalibration,"ax",%progbits
 2431              		.align	1
 2432              		.weak	R3_1_CurrentReadingCalibration
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 307


 2433              		.syntax unified
 2434              		.thumb
 2435              		.thumb_func
 2437              	R3_1_CurrentReadingCalibration:
 2438              	.LFB1093:
 188:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 189:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 190:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 191:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Stores into the @p pHdl the voltage present on Ia and Ib current 
 192:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         feedback analog channels when no current is flowing into the motor.
 193:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
 194:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 195:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_CurrentReadingCalibration( PWMC_Handle_t * pHdl )
 196:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 2439              		.loc 5 196 1
 2440              		.cfi_startproc
 2441              		@ args = 0, pretend = 0, frame = 24
 2442              		@ frame_needed = 1, uses_anonymous_args = 0
 2443 0000 80B5     		push	{r7, lr}
 2444              	.LCFI239:
 2445              		.cfi_def_cfa_offset 8
 2446              		.cfi_offset 7, -8
 2447              		.cfi_offset 14, -4
 2448 0002 86B0     		sub	sp, sp, #24
 2449              	.LCFI240:
 2450              		.cfi_def_cfa_offset 32
 2451 0004 00AF     		add	r7, sp, #0
 2452              	.LCFI241:
 2453              		.cfi_def_cfa_register 7
 2454 0006 7860     		str	r0, [r7, #4]
 197:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 198:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 199:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 200:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 2455              		.loc 5 200 24
 2456 0008 7B68     		ldr	r3, [r7, #4]
 2457 000a 7B61     		str	r3, [r7, #20]
 201:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 202:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 203:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 204:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 2458              		.loc 5 204 31
 2459 000c 7B69     		ldr	r3, [r7, #20]
 2460 000e D3F8A030 		ldr	r3, [r3, #160]
 2461              		.loc 5 204 17
 2462 0012 5B68     		ldr	r3, [r3, #4]
 2463 0014 3B61     		str	r3, [r7, #16]
 205:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   volatile PWMC_GetPhaseCurr_Cb_t GetPhaseCurrCbSave;
 206:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   volatile PWMC_SetSampPointSectX_Cb_t SetSampPointSectXCbSave;
 207:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 208:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if (false == pHandle->_Super.offsetCalibStatus)
 2464              		.loc 5 208 31
 2465 0016 7B69     		ldr	r3, [r7, #20]
 2466 0018 93F88130 		ldrb	r3, [r3, #129]	@ zero_extendqisi2
 2467              		.loc 5 208 13
 2468 001c 83F00103 		eor	r3, r3, #1
 2469 0020 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 308


 2470              		.loc 5 208 6
 2471 0022 002B     		cmp	r3, #0
 2472 0024 00F08680 		beq	.L114
 209:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 210:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Save callback routines */
 211:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 2473              		.loc 5 211 41
 2474 0028 7B69     		ldr	r3, [r7, #20]
 2475 002a 1B68     		ldr	r3, [r3]
 2476              		.loc 5 211 24
 2477 002c FB60     		str	r3, [r7, #12]
 212:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 2478              		.loc 5 212 46
 2479 002e 7B69     		ldr	r3, [r7, #20]
 2480 0030 5B69     		ldr	r3, [r3, #20]
 2481              		.loc 5 212 29
 2482 0032 BB60     		str	r3, [r7, #8]
 213:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 214:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseAOffset = 0u;
 2483              		.loc 5 214 27
 2484 0034 7B69     		ldr	r3, [r7, #20]
 2485 0036 0022     		movs	r2, #0
 2486 0038 C3F88820 		str	r2, [r3, #136]
 215:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseBOffset = 0u;
 2487              		.loc 5 215 27
 2488 003c 7B69     		ldr	r3, [r7, #20]
 2489 003e 0022     		movs	r2, #0
 2490 0040 C3F88C20 		str	r2, [r3, #140]
 216:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseCOffset = 0u;
 2491              		.loc 5 216 27
 2492 0044 7B69     		ldr	r3, [r7, #20]
 2493 0046 0022     		movs	r2, #0
 2494 0048 C3F89020 		str	r2, [r3, #144]
 217:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 218:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PolarizationCounter = 0u;
 2495              		.loc 5 218 34
 2496 004c 7B69     		ldr	r3, [r7, #20]
 2497 004e 0022     		movs	r2, #0
 2498 0050 83F89D20 		strb	r2, [r3, #157]
 219:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 220:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* It forces inactive level on TIMx CHy and CHyN */
 221:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_DisableChannel(TIMx, TIMxCCER_MASK_CH123);
 2499              		.loc 5 221 5
 2500 0054 40F25551 		movw	r1, #1365
 2501 0058 3869     		ldr	r0, [r7, #16]
 2502 005a FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
 222:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 223:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Offset calibration for A & B phases */
 224:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Change function to be executed in ADCx_ISR */
 225:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationAB;
 2503              		.loc 5 225 42
 2504 005e 7B69     		ldr	r3, [r7, #20]
 2505 0060 544A     		ldr	r2, .L116
 2506 0062 1A60     		str	r2, [r3]
 226:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointCalibration;
 2507              		.loc 5 226 46
 2508 0064 7B69     		ldr	r3, [r7, #20]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 309


 2509 0066 544A     		ldr	r2, .L116+4
 2510 0068 5A61     		str	r2, [r3, #20]
 227:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 228:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->CalibSector = SECTOR_5;
 2511              		.loc 5 228 26
 2512 006a 7B69     		ldr	r3, [r7, #20]
 2513 006c 0422     		movs	r2, #4
 2514 006e 83F89C20 		strb	r2, [r3, #156]
 229:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Required to force first polarization conversion on SECTOR_5*/
 230:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.Sector = SECTOR_5;
 2515              		.loc 5 230 28
 2516 0072 7B69     		ldr	r3, [r7, #20]
 2517 0074 0422     		movs	r2, #4
 2518 0076 83F87C20 		strb	r2, [r3, #124]
 231:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 232:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     R3_1_SwitchOnPWM( &pHandle->_Super );
 2519              		.loc 5 232 5
 2520 007a 7B69     		ldr	r3, [r7, #20]
 2521 007c 1846     		mov	r0, r3
 2522 007e FFF7FEFF 		bl	R3_1_SwitchOnPWM
 233:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 234:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Wait for NB_CONVERSIONS to be executed */
 235:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     waitForPolarizationEnd( TIMx,
 2523              		.loc 5 235 5
 2524 0082 7B69     		ldr	r3, [r7, #20]
 2525 0084 03F15601 		add	r1, r3, #86
 236:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             &pHandle->_Super.SWerror,
 237:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             pHandle->pParams_str->RepetitionCounter,
 2526              		.loc 5 237 36
 2527 0088 7B69     		ldr	r3, [r7, #20]
 2528 008a D3F8A030 		ldr	r3, [r3, #160]
 235:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             &pHandle->_Super.SWerror,
 2529              		.loc 5 235 5
 2530 008e 93F82E20 		ldrb	r2, [r3, #46]	@ zero_extendqisi2
 2531 0092 7B69     		ldr	r3, [r7, #20]
 2532 0094 9D33     		adds	r3, r3, #157
 2533 0096 3869     		ldr	r0, [r7, #16]
 2534 0098 FFF7FEFF 		bl	waitForPolarizationEnd
 238:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             &pHandle->PolarizationCounter );
 239:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 240:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     R3_1_SwitchOffPWM( &pHandle->_Super );
 2535              		.loc 5 240 5
 2536 009c 7B69     		ldr	r3, [r7, #20]
 2537 009e 1846     		mov	r0, r3
 2538 00a0 FFF7FEFF 		bl	R3_1_SwitchOffPWM
 241:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 242:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Offset calibration for C phase */
 243:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Reset PolarizationCounter */
 244:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PolarizationCounter = 0u;
 2539              		.loc 5 244 34
 2540 00a4 7B69     		ldr	r3, [r7, #20]
 2541 00a6 0022     		movs	r2, #0
 2542 00a8 83F89D20 		strb	r2, [r3, #157]
 245:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 246:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Change function to be executed in ADCx_ISR */
 247:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 2543              		.loc 5 247 42
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 310


 2544 00ac 7B69     		ldr	r3, [r7, #20]
 2545 00ae 434A     		ldr	r2, .L116+8
 2546 00b0 1A60     		str	r2, [r3]
 248:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 249:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* "Phase C current calibration to verify"    */
 250:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->CalibSector = SECTOR_1;
 2547              		.loc 5 250 26
 2548 00b2 7B69     		ldr	r3, [r7, #20]
 2549 00b4 0022     		movs	r2, #0
 2550 00b6 83F89C20 		strb	r2, [r3, #156]
 251:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Required to force first polarization conversion on SECTOR_1*/
 252:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.Sector = SECTOR_1;
 2551              		.loc 5 252 28
 2552 00ba 7B69     		ldr	r3, [r7, #20]
 2553 00bc 0022     		movs	r2, #0
 2554 00be 83F87C20 		strb	r2, [r3, #124]
 253:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 254:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     R3_1_SwitchOnPWM( &pHandle->_Super );
 2555              		.loc 5 254 5
 2556 00c2 7B69     		ldr	r3, [r7, #20]
 2557 00c4 1846     		mov	r0, r3
 2558 00c6 FFF7FEFF 		bl	R3_1_SwitchOnPWM
 255:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 256:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Wait for NB_CONVERSIONS to be executed */
 257:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     waitForPolarizationEnd( TIMx,
 2559              		.loc 5 257 5
 2560 00ca 7B69     		ldr	r3, [r7, #20]
 2561 00cc 03F15601 		add	r1, r3, #86
 258:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             &pHandle->_Super.SWerror,
 259:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             pHandle->pParams_str->RepetitionCounter,
 2562              		.loc 5 259 36
 2563 00d0 7B69     		ldr	r3, [r7, #20]
 2564 00d2 D3F8A030 		ldr	r3, [r3, #160]
 257:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             &pHandle->_Super.SWerror,
 2565              		.loc 5 257 5
 2566 00d6 93F82E20 		ldrb	r2, [r3, #46]	@ zero_extendqisi2
 2567 00da 7B69     		ldr	r3, [r7, #20]
 2568 00dc 9D33     		adds	r3, r3, #157
 2569 00de 3869     		ldr	r0, [r7, #16]
 2570 00e0 FFF7FEFF 		bl	waitForPolarizationEnd
 260:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****                             &pHandle->PolarizationCounter );
 261:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 262:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     R3_1_SwitchOffPWM( &pHandle->_Super );
 2571              		.loc 5 262 5
 2572 00e4 7B69     		ldr	r3, [r7, #20]
 2573 00e6 1846     		mov	r0, r3
 2574 00e8 FFF7FEFF 		bl	R3_1_SwitchOffPWM
 263:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 264:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Shift of N bits to divide for the NB_ CONVERSIONS = 16= 2^N with N = 4 */
 265:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseAOffset >>= 4;
 2575              		.loc 5 265 27
 2576 00ec 7B69     		ldr	r3, [r7, #20]
 2577 00ee D3F88830 		ldr	r3, [r3, #136]
 2578 00f2 1A09     		lsrs	r2, r3, #4
 2579 00f4 7B69     		ldr	r3, [r7, #20]
 2580 00f6 C3F88820 		str	r2, [r3, #136]
 266:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseBOffset >>= 4;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 311


 2581              		.loc 5 266 27
 2582 00fa 7B69     		ldr	r3, [r7, #20]
 2583 00fc D3F88C30 		ldr	r3, [r3, #140]
 2584 0100 1A09     		lsrs	r2, r3, #4
 2585 0102 7B69     		ldr	r3, [r7, #20]
 2586 0104 C3F88C20 		str	r2, [r3, #140]
 267:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseCOffset >>= 4;
 2587              		.loc 5 267 27
 2588 0108 7B69     		ldr	r3, [r7, #20]
 2589 010a D3F89030 		ldr	r3, [r3, #144]
 2590 010e 1A09     		lsrs	r2, r3, #4
 2591 0110 7B69     		ldr	r3, [r7, #20]
 2592 0112 C3F89020 		str	r2, [r3, #144]
 268:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if (0U == pHandle->_Super.SWerror)
 2593              		.loc 5 268 30
 2594 0116 7B69     		ldr	r3, [r7, #20]
 2595 0118 B3F85630 		ldrh	r3, [r3, #86]
 2596              		.loc 5 268 8
 2597 011c 002B     		cmp	r3, #0
 2598 011e 03D1     		bne	.L115
 269:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 270:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       pHandle->_Super.offsetCalibStatus = true;
 2599              		.loc 5 270 41
 2600 0120 7B69     		ldr	r3, [r7, #20]
 2601 0122 0122     		movs	r2, #1
 2602 0124 83F88120 		strb	r2, [r3, #129]
 2603              	.L115:
 271:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 272:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
 273:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 274:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* nothing to do */
 275:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 276:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 277:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Change back function to be executed in ADCx_ISR */
 278:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 2604              		.loc 5 278 42
 2605 0128 FA68     		ldr	r2, [r7, #12]
 2606 012a 7B69     		ldr	r3, [r7, #20]
 2607 012c 1A60     		str	r2, [r3]
 279:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 2608              		.loc 5 279 46
 2609 012e BA68     		ldr	r2, [r7, #8]
 2610 0130 7B69     		ldr	r3, [r7, #20]
 2611 0132 5A61     		str	r2, [r3, #20]
 2612              	.L114:
 280:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 281:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* It over write TIMx CCRy wrongly written by FOC during calibration so as to
 282:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      force 50% duty cycle on the three inverer legs */
 283:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Disable TIMx preload */
 284:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   __LL_TIM_OC_DisablePreload( TIMx, LL_TIM_CHANNEL_CH1 );
 2613              		.loc 5 284 3
 2614 0134 0121     		movs	r1, #1
 2615 0136 3869     		ldr	r0, [r7, #16]
 2616 0138 FFF7FEFF 		bl	__LL_TIM_OC_DisablePreload
 285:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   __LL_TIM_OC_DisablePreload( TIMx, LL_TIM_CHANNEL_CH2 );
 2617              		.loc 5 285 3
 2618 013c 1021     		movs	r1, #16
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 312


 2619 013e 3869     		ldr	r0, [r7, #16]
 2620 0140 FFF7FEFF 		bl	__LL_TIM_OC_DisablePreload
 286:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   __LL_TIM_OC_DisablePreload( TIMx, LL_TIM_CHANNEL_CH3 );
 2621              		.loc 5 286 3
 2622 0144 4FF48071 		mov	r1, #256
 2623 0148 3869     		ldr	r0, [r7, #16]
 2624 014a FFF7FEFF 		bl	__LL_TIM_OC_DisablePreload
 287:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 288:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1( TIMx, pHandle->Half_PWMPeriod );
 2625              		.loc 5 288 41
 2626 014e 7B69     		ldr	r3, [r7, #20]
 2627 0150 B3F89830 		ldrh	r3, [r3, #152]
 2628              		.loc 5 288 3
 2629 0154 1946     		mov	r1, r3
 2630 0156 3869     		ldr	r0, [r7, #16]
 2631 0158 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
 289:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH2( TIMx, pHandle->Half_PWMPeriod );
 2632              		.loc 5 289 41
 2633 015c 7B69     		ldr	r3, [r7, #20]
 2634 015e B3F89830 		ldrh	r3, [r3, #152]
 2635              		.loc 5 289 3
 2636 0162 1946     		mov	r1, r3
 2637 0164 3869     		ldr	r0, [r7, #16]
 2638 0166 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH2
 290:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH3( TIMx, pHandle->Half_PWMPeriod );
 2639              		.loc 5 290 41
 2640 016a 7B69     		ldr	r3, [r7, #20]
 2641 016c B3F89830 		ldrh	r3, [r3, #152]
 2642              		.loc 5 290 3
 2643 0170 1946     		mov	r1, r3
 2644 0172 3869     		ldr	r0, [r7, #16]
 2645 0174 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH3
 291:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 292:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   __LL_TIM_OC_EnablePreload( TIMx, LL_TIM_CHANNEL_CH1 );
 2646              		.loc 5 292 3
 2647 0178 0121     		movs	r1, #1
 2648 017a 3869     		ldr	r0, [r7, #16]
 2649 017c FFF7FEFF 		bl	__LL_TIM_OC_EnablePreload
 293:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   __LL_TIM_OC_EnablePreload( TIMx, LL_TIM_CHANNEL_CH2 );
 2650              		.loc 5 293 3
 2651 0180 1021     		movs	r1, #16
 2652 0182 3869     		ldr	r0, [r7, #16]
 2653 0184 FFF7FEFF 		bl	__LL_TIM_OC_EnablePreload
 294:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   __LL_TIM_OC_EnablePreload( TIMx, LL_TIM_CHANNEL_CH3 );
 2654              		.loc 5 294 3
 2655 0188 4FF48071 		mov	r1, #256
 2656 018c 3869     		ldr	r0, [r7, #16]
 2657 018e FFF7FEFF 		bl	__LL_TIM_OC_EnablePreload
 295:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 296:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* It re-enable drive of TIMx CHy and CHyN by TIMx CHyRef*/
 297:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_CC_EnableChannel(TIMx, TIMxCCER_MASK_CH123);
 2658              		.loc 5 297 3
 2659 0192 40F25551 		movw	r1, #1365
 2660 0196 3869     		ldr	r0, [r7, #16]
 2661 0198 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
 298:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 299:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* sector and phase sequence for the switch on phase */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 313


 300:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.Sector = SECTOR_5;
 2662              		.loc 5 300 26
 2663 019c 7B69     		ldr	r3, [r7, #20]
 2664 019e 0422     		movs	r2, #4
 2665 01a0 83F87C20 		strb	r2, [r3, #124]
 301:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.BrakeActionLock = false;
 2666              		.loc 5 301 35
 2667 01a4 7B69     		ldr	r3, [r7, #20]
 2668 01a6 0022     		movs	r2, #0
 2669 01a8 83F88520 		strb	r2, [r3, #133]
 302:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 2670              		.loc 5 302 1
 2671 01ac 00BF     		nop
 2672 01ae 1837     		adds	r7, r7, #24
 2673              	.LCFI242:
 2674              		.cfi_def_cfa_offset 8
 2675 01b0 BD46     		mov	sp, r7
 2676              	.LCFI243:
 2677              		.cfi_def_cfa_register 13
 2678              		@ sp needed
 2679 01b2 80BD     		pop	{r7, pc}
 2680              	.L117:
 2681              		.align	2
 2682              	.L116:
 2683 01b4 00000000 		.word	R3_1_HFCurrentsCalibrationAB
 2684 01b8 00000000 		.word	R3_1_SetADCSampPointCalibration
 2685 01bc 00000000 		.word	R3_1_HFCurrentsCalibrationC
 2686              		.cfi_endproc
 2687              	.LFE1093:
 2689              		.section	.text.R3_1_GetPhaseCurrents,"ax",%progbits
 2690              		.align	1
 2691              		.weak	R3_1_GetPhaseCurrents
 2692              		.syntax unified
 2693              		.thumb
 2694              		.thumb_func
 2696              	R3_1_GetPhaseCurrents:
 2697              	.LFB1094:
 303:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 304:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 305:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Computes and stores in @p pHdl handler the latest converted motor phase currents in @p 
 306:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
 307:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 308:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_GetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
 309:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 2698              		.loc 5 309 1
 2699              		.cfi_startproc
 2700              		@ args = 0, pretend = 0, frame = 40
 2701              		@ frame_needed = 1, uses_anonymous_args = 0
 2702 0000 80B5     		push	{r7, lr}
 2703              	.LCFI244:
 2704              		.cfi_def_cfa_offset 8
 2705              		.cfi_offset 7, -8
 2706              		.cfi_offset 14, -4
 2707 0002 8AB0     		sub	sp, sp, #40
 2708              	.LCFI245:
 2709              		.cfi_def_cfa_offset 48
 2710 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 314


 2711              	.LCFI246:
 2712              		.cfi_def_cfa_register 7
 2713 0006 7860     		str	r0, [r7, #4]
 2714 0008 3960     		str	r1, [r7]
 310:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 311:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 312:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 313:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 2715              		.loc 5 313 24
 2716 000a 7B68     		ldr	r3, [r7, #4]
 2717 000c 7B62     		str	r3, [r7, #36]
 314:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 315:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 316:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 317:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 2718              		.loc 5 317 31
 2719 000e 7B6A     		ldr	r3, [r7, #36]
 2720 0010 D3F8A030 		ldr	r3, [r3, #160]
 2721              		.loc 5 317 17
 2722 0014 5B68     		ldr	r3, [r3, #4]
 2723 0016 3B62     		str	r3, [r7, #32]
 318:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 2724              		.loc 5 318 31
 2725 0018 7B6A     		ldr	r3, [r7, #36]
 2726 001a D3F8A030 		ldr	r3, [r3, #160]
 2727              		.loc 5 318 17
 2728 001e 1B68     		ldr	r3, [r3]
 2729 0020 FB61     		str	r3, [r7, #28]
 319:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   int32_t wAux;
 320:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint32_t hReg1;
 321:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint32_t hReg2;
 322:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint8_t bSector;
 323:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 324:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* disable ADC trigger source */
 325:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
 2730              		.loc 5 325 3
 2731 0022 0021     		movs	r1, #0
 2732 0024 386A     		ldr	r0, [r7, #32]
 2733 0026 FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
 326:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 327:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   bSector = ( uint8_t )( pHandle->_Super.Sector );
 2734              		.loc 5 327 11
 2735 002a 7B6A     		ldr	r3, [r7, #36]
 2736 002c 93F87C30 		ldrb	r3, [r3, #124]
 2737 0030 FB76     		strb	r3, [r7, #27]
 328:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   hReg1 =  ADCx->JDR1;
 2738              		.loc 5 328 9
 2739 0032 FB69     		ldr	r3, [r7, #28]
 2740 0034 D3F88030 		ldr	r3, [r3, #128]
 2741 0038 7B61     		str	r3, [r7, #20]
 329:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   hReg2 =  ADCx->JDR2;
 2742              		.loc 5 329 9
 2743 003a FB69     		ldr	r3, [r7, #28]
 2744 003c D3F88430 		ldr	r3, [r3, #132]
 2745 0040 3B61     		str	r3, [r7, #16]
 330:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 331:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   switch ( bSector )
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 315


 2746              		.loc 5 331 3
 2747 0042 FB7E     		ldrb	r3, [r7, #27]	@ zero_extendqisi2
 2748 0044 052B     		cmp	r3, #5
 2749 0046 00F2CE80 		bhi	.L143
 2750 004a 01A2     		adr	r2, .L121
 2751 004c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2752              		.p2align 2
 2753              	.L121:
 2754 0050 DF000000 		.word	.L120+1
 2755 0054 63010000 		.word	.L123+1
 2756 0058 63010000 		.word	.L123+1
 2757 005c 69000000 		.word	.L122+1
 2758 0060 69000000 		.word	.L122+1
 2759 0064 DF000000 		.word	.L120+1
 2760              		.p2align 1
 2761              	.L122:
 332:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 333:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_4:
 334:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_5:
 335:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 336:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase C is not accessible     */
 337:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = PhaseAOffset - ADC converted value) */
 338:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 2762              		.loc 5 338 34
 2763 0068 7B6A     		ldr	r3, [r7, #36]
 2764 006a D3F88830 		ldr	r3, [r3, #136]
 2765              		.loc 5 338 14
 2766 006e 1A46     		mov	r2, r3
 2767              		.loc 5 338 53
 2768 0070 7B69     		ldr	r3, [r7, #20]
 2769              		.loc 5 338 12
 2770 0072 D31A     		subs	r3, r2, r3
 2771 0074 FB60     		str	r3, [r7, #12]
 339:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 340:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( wAux < -INT16_MAX )
 2772              		.loc 5 340 10
 2773 0076 FB68     		ldr	r3, [r7, #12]
 2774 0078 13F5004F 		cmn	r3, #32768
 2775 007c 04DC     		bgt	.L124
 341:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 342:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = -INT16_MAX;
 2776              		.loc 5 342 29
 2777 007e 3B68     		ldr	r3, [r7]
 2778 0080 48F20102 		movw	r2, #32769
 2779 0084 1A80     		strh	r2, [r3]	@ movhi
 2780 0086 0CE0     		b	.L125
 2781              	.L124:
 343:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 344:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( wAux > INT16_MAX )
 2782              		.loc 5 344 16
 2783 0088 FB68     		ldr	r3, [r7, #12]
 2784 008a B3F5004F 		cmp	r3, #32768
 2785 008e 04DB     		blt	.L126
 345:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 346:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = INT16_MAX;
 2786              		.loc 5 346 29
 2787 0090 3B68     		ldr	r3, [r7]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 316


 2788 0092 47F6FF72 		movw	r2, #32767
 2789 0096 1A80     		strh	r2, [r3]	@ movhi
 2790 0098 03E0     		b	.L125
 2791              	.L126:
 347:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 348:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 349:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 350:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = ( int16_t )wAux;
 2792              		.loc 5 350 31
 2793 009a FB68     		ldr	r3, [r7, #12]
 2794 009c 1AB2     		sxth	r2, r3
 2795              		.loc 5 350 29
 2796 009e 3B68     		ldr	r3, [r7]
 2797 00a0 1A80     		strh	r2, [r3]	@ movhi
 2798              	.L125:
 351:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 352:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 353:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ib = PhaseBOffset - ADC converted value) */
 354:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 2799              		.loc 5 354 34
 2800 00a2 7B6A     		ldr	r3, [r7, #36]
 2801 00a4 D3F88C30 		ldr	r3, [r3, #140]
 2802              		.loc 5 354 14
 2803 00a8 1A46     		mov	r2, r3
 2804              		.loc 5 354 53
 2805 00aa 3B69     		ldr	r3, [r7, #16]
 2806              		.loc 5 354 12
 2807 00ac D31A     		subs	r3, r2, r3
 2808 00ae FB60     		str	r3, [r7, #12]
 355:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 356:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 357:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( wAux < -INT16_MAX )
 2809              		.loc 5 357 10
 2810 00b0 FB68     		ldr	r3, [r7, #12]
 2811 00b2 13F5004F 		cmn	r3, #32768
 2812 00b6 04DC     		bgt	.L127
 358:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 359:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = -INT16_MAX;
 2813              		.loc 5 359 29
 2814 00b8 3B68     		ldr	r3, [r7]
 2815 00ba 48F20102 		movw	r2, #32769
 2816 00be 5A80     		strh	r2, [r3, #2]	@ movhi
 360:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 361:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( wAux > INT16_MAX )
 362:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 363:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = INT16_MAX;
 364:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 365:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 366:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 367:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = ( int16_t )wAux;
 368:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 369:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 370:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     break;
 2817              		.loc 5 370 5
 2818 00c0 92E0     		b	.L130
 2819              	.L127:
 361:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 317


 2820              		.loc 5 361 16
 2821 00c2 FB68     		ldr	r3, [r7, #12]
 2822 00c4 B3F5004F 		cmp	r3, #32768
 2823 00c8 04DB     		blt	.L129
 363:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 2824              		.loc 5 363 29
 2825 00ca 3B68     		ldr	r3, [r7]
 2826 00cc 47F6FF72 		movw	r2, #32767
 2827 00d0 5A80     		strh	r2, [r3, #2]	@ movhi
 2828              		.loc 5 370 5
 2829 00d2 89E0     		b	.L130
 2830              	.L129:
 367:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 2831              		.loc 5 367 31
 2832 00d4 FB68     		ldr	r3, [r7, #12]
 2833 00d6 1AB2     		sxth	r2, r3
 367:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 2834              		.loc 5 367 29
 2835 00d8 3B68     		ldr	r3, [r7]
 2836 00da 5A80     		strh	r2, [r3, #2]	@ movhi
 2837              		.loc 5 370 5
 2838 00dc 84E0     		b	.L130
 2839              	.L120:
 371:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 372:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_6:
 373:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_1:
 374:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 375:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase A is not accessible     */
 376:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ib = PhaseBOffset - ADC converted value) */
 377:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 2840              		.loc 5 377 34
 2841 00de 7B6A     		ldr	r3, [r7, #36]
 2842 00e0 D3F88C30 		ldr	r3, [r3, #140]
 2843              		.loc 5 377 14
 2844 00e4 1A46     		mov	r2, r3
 2845              		.loc 5 377 53
 2846 00e6 7B69     		ldr	r3, [r7, #20]
 2847              		.loc 5 377 12
 2848 00e8 D31A     		subs	r3, r2, r3
 2849 00ea FB60     		str	r3, [r7, #12]
 378:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 379:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( wAux < -INT16_MAX )
 2850              		.loc 5 379 10
 2851 00ec FB68     		ldr	r3, [r7, #12]
 2852 00ee 13F5004F 		cmn	r3, #32768
 2853 00f2 04DC     		bgt	.L131
 380:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 381:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = -INT16_MAX;
 2854              		.loc 5 381 29
 2855 00f4 3B68     		ldr	r3, [r7]
 2856 00f6 48F20102 		movw	r2, #32769
 2857 00fa 5A80     		strh	r2, [r3, #2]	@ movhi
 2858 00fc 0CE0     		b	.L132
 2859              	.L131:
 382:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 383:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( wAux > INT16_MAX )
 2860              		.loc 5 383 16
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 318


 2861 00fe FB68     		ldr	r3, [r7, #12]
 2862 0100 B3F5004F 		cmp	r3, #32768
 2863 0104 04DB     		blt	.L133
 384:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 385:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = INT16_MAX;
 2864              		.loc 5 385 29
 2865 0106 3B68     		ldr	r3, [r7]
 2866 0108 47F6FF72 		movw	r2, #32767
 2867 010c 5A80     		strh	r2, [r3, #2]	@ movhi
 2868 010e 03E0     		b	.L132
 2869              	.L133:
 386:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 387:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 388:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 389:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = ( int16_t )wAux;
 2870              		.loc 5 389 31
 2871 0110 FB68     		ldr	r3, [r7, #12]
 2872 0112 1AB2     		sxth	r2, r3
 2873              		.loc 5 389 29
 2874 0114 3B68     		ldr	r3, [r7]
 2875 0116 5A80     		strh	r2, [r3, #2]	@ movhi
 2876              	.L132:
 390:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 391:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 392:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ic = PhaseCOffset - ADC converted value) */
 393:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = -Ic -Ib */
 394:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = ( int32_t )( pHandle->PhaseCOffset ) - ( int32_t )( hReg2 );
 2877              		.loc 5 394 34
 2878 0118 7B6A     		ldr	r3, [r7, #36]
 2879 011a D3F89030 		ldr	r3, [r3, #144]
 2880              		.loc 5 394 14
 2881 011e 1A46     		mov	r2, r3
 2882              		.loc 5 394 53
 2883 0120 3B69     		ldr	r3, [r7, #16]
 2884              		.loc 5 394 12
 2885 0122 D31A     		subs	r3, r2, r3
 2886 0124 FB60     		str	r3, [r7, #12]
 395:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = -wAux - ( int32_t )pStator_Currents->b;
 2887              		.loc 5 395 14
 2888 0126 FB68     		ldr	r3, [r7, #12]
 2889 0128 5B42     		rsbs	r3, r3, #0
 2890              		.loc 5 395 49
 2891 012a 3A68     		ldr	r2, [r7]
 2892 012c B2F90220 		ldrsh	r2, [r2, #2]
 2893              		.loc 5 395 12
 2894 0130 9B1A     		subs	r3, r3, r2
 2895 0132 FB60     		str	r3, [r7, #12]
 396:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 397:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 398:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( wAux > INT16_MAX )
 2896              		.loc 5 398 10
 2897 0134 FB68     		ldr	r3, [r7, #12]
 2898 0136 B3F5004F 		cmp	r3, #32768
 2899 013a 04DB     		blt	.L134
 399:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 400:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = INT16_MAX;
 2900              		.loc 5 400 29
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 319


 2901 013c 3B68     		ldr	r3, [r7]
 2902 013e 47F6FF72 		movw	r2, #32767
 2903 0142 1A80     		strh	r2, [r3]	@ movhi
 401:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 402:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( wAux < -INT16_MAX )
 403:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 404:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = -INT16_MAX;
 405:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 406:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 407:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 408:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = ( int16_t )wAux;
 409:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 410:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 411:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     break;
 2904              		.loc 5 411 5
 2905 0144 50E0     		b	.L130
 2906              	.L134:
 402:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 2907              		.loc 5 402 16
 2908 0146 FB68     		ldr	r3, [r7, #12]
 2909 0148 13F5004F 		cmn	r3, #32768
 2910 014c 04DC     		bgt	.L136
 404:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 2911              		.loc 5 404 29
 2912 014e 3B68     		ldr	r3, [r7]
 2913 0150 48F20102 		movw	r2, #32769
 2914 0154 1A80     		strh	r2, [r3]	@ movhi
 2915              		.loc 5 411 5
 2916 0156 47E0     		b	.L130
 2917              	.L136:
 408:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 2918              		.loc 5 408 31
 2919 0158 FB68     		ldr	r3, [r7, #12]
 2920 015a 1AB2     		sxth	r2, r3
 408:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 2921              		.loc 5 408 29
 2922 015c 3B68     		ldr	r3, [r7]
 2923 015e 1A80     		strh	r2, [r3]	@ movhi
 2924              		.loc 5 411 5
 2925 0160 42E0     		b	.L130
 2926              	.L123:
 412:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 413:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_2:
 414:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_3:
 415:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 416:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase B is not accessible     */
 417:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = PhaseAOffset - ADC converted value) */
 418:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 2927              		.loc 5 418 34
 2928 0162 7B6A     		ldr	r3, [r7, #36]
 2929 0164 D3F88830 		ldr	r3, [r3, #136]
 2930              		.loc 5 418 14
 2931 0168 1A46     		mov	r2, r3
 2932              		.loc 5 418 53
 2933 016a 7B69     		ldr	r3, [r7, #20]
 2934              		.loc 5 418 12
 2935 016c D31A     		subs	r3, r2, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 320


 2936 016e FB60     		str	r3, [r7, #12]
 419:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 420:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( wAux < -INT16_MAX )
 2937              		.loc 5 420 10
 2938 0170 FB68     		ldr	r3, [r7, #12]
 2939 0172 13F5004F 		cmn	r3, #32768
 2940 0176 04DC     		bgt	.L137
 421:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 422:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = -INT16_MAX;
 2941              		.loc 5 422 29
 2942 0178 3B68     		ldr	r3, [r7]
 2943 017a 48F20102 		movw	r2, #32769
 2944 017e 1A80     		strh	r2, [r3]	@ movhi
 2945 0180 0CE0     		b	.L138
 2946              	.L137:
 423:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 424:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( wAux > INT16_MAX )
 2947              		.loc 5 424 16
 2948 0182 FB68     		ldr	r3, [r7, #12]
 2949 0184 B3F5004F 		cmp	r3, #32768
 2950 0188 04DB     		blt	.L139
 425:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 426:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = INT16_MAX;
 2951              		.loc 5 426 29
 2952 018a 3B68     		ldr	r3, [r7]
 2953 018c 47F6FF72 		movw	r2, #32767
 2954 0190 1A80     		strh	r2, [r3]	@ movhi
 2955 0192 03E0     		b	.L138
 2956              	.L139:
 427:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 428:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 429:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 430:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->a = ( int16_t )wAux;
 2957              		.loc 5 430 31
 2958 0194 FB68     		ldr	r3, [r7, #12]
 2959 0196 1AB2     		sxth	r2, r3
 2960              		.loc 5 430 29
 2961 0198 3B68     		ldr	r3, [r7]
 2962 019a 1A80     		strh	r2, [r3]	@ movhi
 2963              	.L138:
 431:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 432:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 433:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ic = PhaseCOffset - ADC converted value) */
 434:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ib = -Ic -Ia */
 435:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = ( int32_t )( pHandle->PhaseCOffset ) - ( int32_t )( hReg2 );
 2964              		.loc 5 435 34
 2965 019c 7B6A     		ldr	r3, [r7, #36]
 2966 019e D3F89030 		ldr	r3, [r3, #144]
 2967              		.loc 5 435 14
 2968 01a2 1A46     		mov	r2, r3
 2969              		.loc 5 435 53
 2970 01a4 3B69     		ldr	r3, [r7, #16]
 2971              		.loc 5 435 12
 2972 01a6 D31A     		subs	r3, r2, r3
 2973 01a8 FB60     		str	r3, [r7, #12]
 436:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = -wAux -  ( int32_t )pStator_Currents->a;
 2974              		.loc 5 436 14
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 321


 2975 01aa FB68     		ldr	r3, [r7, #12]
 2976 01ac 5B42     		rsbs	r3, r3, #0
 2977              		.loc 5 436 50
 2978 01ae 3A68     		ldr	r2, [r7]
 2979 01b0 B2F90020 		ldrsh	r2, [r2]
 2980              		.loc 5 436 12
 2981 01b4 9B1A     		subs	r3, r3, r2
 2982 01b6 FB60     		str	r3, [r7, #12]
 437:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 438:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 439:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( wAux > INT16_MAX )
 2983              		.loc 5 439 10
 2984 01b8 FB68     		ldr	r3, [r7, #12]
 2985 01ba B3F5004F 		cmp	r3, #32768
 2986 01be 04DB     		blt	.L140
 440:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 441:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = INT16_MAX;
 2987              		.loc 5 441 29
 2988 01c0 3B68     		ldr	r3, [r7]
 2989 01c2 47F6FF72 		movw	r2, #32767
 2990 01c6 5A80     		strh	r2, [r3, #2]	@ movhi
 442:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 443:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( wAux < -INT16_MAX )
 444:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 445:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = -INT16_MAX;
 446:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 447:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 448:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 449:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pStator_Currents->b = ( int16_t )wAux;
 450:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 451:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 452:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     break;
 2991              		.loc 5 452 5
 2992 01c8 0EE0     		b	.L130
 2993              	.L140:
 443:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 2994              		.loc 5 443 16
 2995 01ca FB68     		ldr	r3, [r7, #12]
 2996 01cc 13F5004F 		cmn	r3, #32768
 2997 01d0 04DC     		bgt	.L142
 445:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 2998              		.loc 5 445 29
 2999 01d2 3B68     		ldr	r3, [r7]
 3000 01d4 48F20102 		movw	r2, #32769
 3001 01d8 5A80     		strh	r2, [r3, #2]	@ movhi
 3002              		.loc 5 452 5
 3003 01da 05E0     		b	.L130
 3004              	.L142:
 449:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3005              		.loc 5 449 31
 3006 01dc FB68     		ldr	r3, [r7, #12]
 3007 01de 1AB2     		sxth	r2, r3
 449:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3008              		.loc 5 449 29
 3009 01e0 3B68     		ldr	r3, [r7]
 3010 01e2 5A80     		strh	r2, [r3, #2]	@ movhi
 3011              		.loc 5 452 5
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 322


 3012 01e4 00E0     		b	.L130
 3013              	.L143:
 453:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 454:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     default:
 455:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 456:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 457:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     break;
 3014              		.loc 5 457 5
 3015 01e6 00BF     		nop
 3016              	.L130:
 458:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 459:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.Ia = pStator_Currents->a;
 3017              		.loc 5 459 40
 3018 01e8 3B68     		ldr	r3, [r7]
 3019 01ea B3F90020 		ldrsh	r2, [r3]
 3020              		.loc 5 459 22
 3021 01ee 7B6A     		ldr	r3, [r7, #36]
 3022 01f0 A3F86220 		strh	r2, [r3, #98]	@ movhi
 460:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.Ib = pStator_Currents->b;
 3023              		.loc 5 460 40
 3024 01f4 3B68     		ldr	r3, [r7]
 3025 01f6 B3F90220 		ldrsh	r2, [r3, #2]
 3026              		.loc 5 460 22
 3027 01fa 7B6A     		ldr	r3, [r7, #36]
 3028 01fc A3F86420 		strh	r2, [r3, #100]	@ movhi
 461:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 3029              		.loc 5 461 41
 3030 0200 3B68     		ldr	r3, [r7]
 3031 0202 B3F90030 		ldrsh	r3, [r3]
 3032 0206 9BB2     		uxth	r3, r3
 3033              		.loc 5 461 45
 3034 0208 5B42     		rsbs	r3, r3, #0
 3035 020a 9AB2     		uxth	r2, r3
 3036              		.loc 5 461 63
 3037 020c 3B68     		ldr	r3, [r7]
 3038 020e B3F90230 		ldrsh	r3, [r3, #2]
 3039 0212 9BB2     		uxth	r3, r3
 3040              		.loc 5 461 45
 3041 0214 D31A     		subs	r3, r2, r3
 3042 0216 9BB2     		uxth	r3, r3
 3043 0218 1AB2     		sxth	r2, r3
 3044              		.loc 5 461 22
 3045 021a 7B6A     		ldr	r3, [r7, #36]
 3046 021c A3F86620 		strh	r2, [r3, #102]	@ movhi
 462:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 3047              		.loc 5 462 1
 3048 0220 00BF     		nop
 3049 0222 2837     		adds	r7, r7, #40
 3050              	.LCFI247:
 3051              		.cfi_def_cfa_offset 8
 3052 0224 BD46     		mov	sp, r7
 3053              	.LCFI248:
 3054              		.cfi_def_cfa_register 13
 3055              		@ sp needed
 3056 0226 80BD     		pop	{r7, pc}
 3057              		.cfi_endproc
 3058              	.LFE1094:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 323


 3060              		.section	.text.R3_1_GetPhaseCurrents_OVM,"ax",%progbits
 3061              		.align	1
 3062              		.weak	R3_1_GetPhaseCurrents_OVM
 3063              		.syntax unified
 3064              		.thumb
 3065              		.thumb_func
 3067              	R3_1_GetPhaseCurrents_OVM:
 3068              	.LFB1095:
 463:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 464:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 465:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Computes and stores in @p pHdl handler the latest converted motor phase currents in @p 
 466:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
 467:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 468:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_GetPhaseCurrents_OVM( PWMC_Handle_t * pHdl, ab_t * Iab )
 469:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 3069              		.loc 5 469 1
 3070              		.cfi_startproc
 3071              		@ args = 0, pretend = 0, frame = 40
 3072              		@ frame_needed = 1, uses_anonymous_args = 0
 3073 0000 80B5     		push	{r7, lr}
 3074              	.LCFI249:
 3075              		.cfi_def_cfa_offset 8
 3076              		.cfi_offset 7, -8
 3077              		.cfi_offset 14, -4
 3078 0002 8AB0     		sub	sp, sp, #40
 3079              	.LCFI250:
 3080              		.cfi_def_cfa_offset 48
 3081 0004 00AF     		add	r7, sp, #0
 3082              	.LCFI251:
 3083              		.cfi_def_cfa_register 7
 3084 0006 7860     		str	r0, [r7, #4]
 3085 0008 3960     		str	r1, [r7]
 470:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 471:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 472:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif /* __ICCARM__ */
 473:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 3086              		.loc 5 473 24
 3087 000a 7B68     		ldr	r3, [r7, #4]
 3088 000c 3B62     		str	r3, [r7, #32]
 474:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 475:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 476:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif /* __ICCARM__ */
 477:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 3089              		.loc 5 477 31
 3090 000e 3B6A     		ldr	r3, [r7, #32]
 3091 0010 D3F8A030 		ldr	r3, [r3, #160]
 3092              		.loc 5 477 17
 3093 0014 5B68     		ldr	r3, [r3, #4]
 3094 0016 FB61     		str	r3, [r7, #28]
 478:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 3095              		.loc 5 478 31
 3096 0018 3B6A     		ldr	r3, [r7, #32]
 3097 001a D3F8A030 		ldr	r3, [r3, #160]
 3098              		.loc 5 478 17
 3099 001e 1B68     		ldr	r3, [r3]
 3100 0020 BB61     		str	r3, [r7, #24]
 479:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint8_t Sector;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 324


 480:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   int32_t Aux;
 481:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint32_t ADCDataReg1;
 482:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint32_t ADCDataReg2;
 483:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 484:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* disable ADC trigger source */
 485:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
 3101              		.loc 5 485 3
 3102 0022 0021     		movs	r1, #0
 3103 0024 F869     		ldr	r0, [r7, #28]
 3104 0026 FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
 486:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 487:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   Sector = ( uint8_t )pHandle->_Super.Sector;
 3105              		.loc 5 487 10
 3106 002a 3B6A     		ldr	r3, [r7, #32]
 3107 002c 93F87C30 		ldrb	r3, [r3, #124]
 3108 0030 FB75     		strb	r3, [r7, #23]
 488:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADCDataReg1 = ADCx->JDR1;;
 3109              		.loc 5 488 15
 3110 0032 BB69     		ldr	r3, [r7, #24]
 3111 0034 D3F88030 		ldr	r3, [r3, #128]
 3112 0038 3B61     		str	r3, [r7, #16]
 489:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADCDataReg2 = ADCx->JDR2;
 3113              		.loc 5 489 15
 3114 003a BB69     		ldr	r3, [r7, #24]
 3115 003c D3F88430 		ldr	r3, [r3, #132]
 3116 0040 FB60     		str	r3, [r7, #12]
 490:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 491:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** switch ( Sector )
 3117              		.loc 5 491 1
 3118 0042 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 3119 0044 052B     		cmp	r3, #5
 3120 0046 00F2D981 		bhi	.L202
 3121 004a 01A2     		adr	r2, .L147
 3122 004c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3123              		.p2align 2
 3124              	.L147:
 3125 0050 27020000 		.word	.L152+1
 3126 0054 BF020000 		.word	.L151+1
 3127 0058 57030000 		.word	.L150+1
 3128 005c 69000000 		.word	.L149+1
 3129 0060 F5000000 		.word	.L148+1
 3130 0064 81010000 		.word	.L146+1
 3131              		.p2align 1
 3132              	.L149:
 492:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 493:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_4:
 494:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase C is not accessible     */
 495:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = PhaseAOffset - ADC converted value) */
 496:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 3133              		.loc 5 496 33
 3134 0068 3B6A     		ldr	r3, [r7, #32]
 3135 006a D3F88830 		ldr	r3, [r3, #136]
 3136              		.loc 5 496 13
 3137 006e 1A46     		mov	r2, r3
 3138              		.loc 5 496 52
 3139 0070 3B69     		ldr	r3, [r7, #16]
 3140              		.loc 5 496 11
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 325


 3141 0072 D31A     		subs	r3, r2, r3
 3142 0074 7B62     		str	r3, [r7, #36]
 497:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 498:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 499:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3143              		.loc 5 499 10
 3144 0076 7B6A     		ldr	r3, [r7, #36]
 3145 0078 13F5004F 		cmn	r3, #32768
 3146 007c 04DC     		bgt	.L153
 500:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 501:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = -INT16_MAX;
 3147              		.loc 5 501 16
 3148 007e 3B68     		ldr	r3, [r7]
 3149 0080 48F20102 		movw	r2, #32769
 3150 0084 1A80     		strh	r2, [r3]	@ movhi
 3151 0086 0CE0     		b	.L154
 3152              	.L153:
 502:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 503:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 3153              		.loc 5 503 16
 3154 0088 7B6A     		ldr	r3, [r7, #36]
 3155 008a B3F5004F 		cmp	r3, #32768
 3156 008e 04DB     		blt	.L155
 504:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 505:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = INT16_MAX;
 3157              		.loc 5 505 16
 3158 0090 3B68     		ldr	r3, [r7]
 3159 0092 47F6FF72 		movw	r2, #32767
 3160 0096 1A80     		strh	r2, [r3]	@ movhi
 3161 0098 03E0     		b	.L154
 3162              	.L155:
 506:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 507:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 508:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 509:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = ( int16_t )Aux;
 3163              		.loc 5 509 18
 3164 009a 7B6A     		ldr	r3, [r7, #36]
 3165 009c 1AB2     		sxth	r2, r3
 3166              		.loc 5 509 16
 3167 009e 3B68     		ldr	r3, [r7]
 3168 00a0 1A80     		strh	r2, [r3]	@ movhi
 3169              	.L154:
 510:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 511:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 512:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if (pHandle->_Super.useEstCurrent == true)
 3170              		.loc 5 512 26
 3171 00a2 3B6A     		ldr	r3, [r7, #32]
 3172 00a4 93F88630 		ldrb	r3, [r3, #134]
 3173 00a8 DBB2     		uxtb	r3, r3
 3174              		.loc 5 512 10
 3175 00aa 002B     		cmp	r3, #0
 3176 00ac 04D0     		beq	.L156
 513:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 514:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         // Ib not available, use estimated Ib
 515:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( pHandle->_Super.IbEst );
 3177              		.loc 5 515 43
 3178 00ae 3B6A     		ldr	r3, [r7, #32]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 326


 3179 00b0 B3F96A30 		ldrsh	r3, [r3, #106]
 3180              		.loc 5 515 13
 3181 00b4 7B62     		str	r3, [r7, #36]
 3182 00b6 06E0     		b	.L157
 3183              	.L156:
 516:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 517:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 518:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 519:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         /* Ib = PhaseBOffset - ADC converted value) */
 520:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 3184              		.loc 5 520 35
 3185 00b8 3B6A     		ldr	r3, [r7, #32]
 3186 00ba D3F88C30 		ldr	r3, [r3, #140]
 3187              		.loc 5 520 15
 3188 00be 1A46     		mov	r2, r3
 3189              		.loc 5 520 54
 3190 00c0 FB68     		ldr	r3, [r7, #12]
 3191              		.loc 5 520 13
 3192 00c2 D31A     		subs	r3, r2, r3
 3193 00c4 7B62     		str	r3, [r7, #36]
 3194              	.L157:
 521:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 522:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 523:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 524:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3195              		.loc 5 524 10
 3196 00c6 7B6A     		ldr	r3, [r7, #36]
 3197 00c8 13F5004F 		cmn	r3, #32768
 3198 00cc 04DC     		bgt	.L158
 525:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 526:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = -INT16_MAX;
 3199              		.loc 5 526 16
 3200 00ce 3B68     		ldr	r3, [r7]
 3201 00d0 48F20102 		movw	r2, #32769
 3202 00d4 5A80     		strh	r2, [r3, #2]	@ movhi
 527:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 528:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 529:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 530:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = INT16_MAX;
 531:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 532:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 533:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 534:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = ( int16_t )Aux;
 535:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 536:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       break;
 3203              		.loc 5 536 7
 3204 00d6 92E1     		b	.L161
 3205              	.L158:
 528:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 3206              		.loc 5 528 16
 3207 00d8 7B6A     		ldr	r3, [r7, #36]
 3208 00da B3F5004F 		cmp	r3, #32768
 3209 00de 04DB     		blt	.L160
 530:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3210              		.loc 5 530 16
 3211 00e0 3B68     		ldr	r3, [r7]
 3212 00e2 47F6FF72 		movw	r2, #32767
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 327


 3213 00e6 5A80     		strh	r2, [r3, #2]	@ movhi
 3214              		.loc 5 536 7
 3215 00e8 89E1     		b	.L161
 3216              	.L160:
 534:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3217              		.loc 5 534 18
 3218 00ea 7B6A     		ldr	r3, [r7, #36]
 3219 00ec 1AB2     		sxth	r2, r3
 534:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3220              		.loc 5 534 16
 3221 00ee 3B68     		ldr	r3, [r7]
 3222 00f0 5A80     		strh	r2, [r3, #2]	@ movhi
 3223              		.loc 5 536 7
 3224 00f2 84E1     		b	.L161
 3225              	.L148:
 537:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 538:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_5:
 539:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase C is not accessible     */
 540:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = PhaseAOffset - ADC converted value) */
 541:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if (pHandle->_Super.useEstCurrent == true)
 3226              		.loc 5 541 26
 3227 00f4 3B6A     		ldr	r3, [r7, #32]
 3228 00f6 93F88630 		ldrb	r3, [r3, #134]
 3229 00fa DBB2     		uxtb	r3, r3
 3230              		.loc 5 541 10
 3231 00fc 002B     		cmp	r3, #0
 3232 00fe 04D0     		beq	.L162
 542:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 543:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         // Ia not available, use estimated Ia
 544:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( pHandle->_Super.IaEst );
 3233              		.loc 5 544 43
 3234 0100 3B6A     		ldr	r3, [r7, #32]
 3235 0102 B3F96830 		ldrsh	r3, [r3, #104]
 3236              		.loc 5 544 13
 3237 0106 7B62     		str	r3, [r7, #36]
 3238 0108 06E0     		b	.L163
 3239              	.L162:
 545:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 546:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 547:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 548:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 3240              		.loc 5 548 35
 3241 010a 3B6A     		ldr	r3, [r7, #32]
 3242 010c D3F88830 		ldr	r3, [r3, #136]
 3243              		.loc 5 548 15
 3244 0110 1A46     		mov	r2, r3
 3245              		.loc 5 548 54
 3246 0112 3B69     		ldr	r3, [r7, #16]
 3247              		.loc 5 548 13
 3248 0114 D31A     		subs	r3, r2, r3
 3249 0116 7B62     		str	r3, [r7, #36]
 3250              	.L163:
 549:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 550:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 551:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 552:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3251              		.loc 5 552 10
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 328


 3252 0118 7B6A     		ldr	r3, [r7, #36]
 3253 011a 13F5004F 		cmn	r3, #32768
 3254 011e 04DC     		bgt	.L164
 553:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 554:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = -INT16_MAX;
 3255              		.loc 5 554 16
 3256 0120 3B68     		ldr	r3, [r7]
 3257 0122 48F20102 		movw	r2, #32769
 3258 0126 1A80     		strh	r2, [r3]	@ movhi
 3259 0128 0CE0     		b	.L165
 3260              	.L164:
 555:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 556:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 3261              		.loc 5 556 16
 3262 012a 7B6A     		ldr	r3, [r7, #36]
 3263 012c B3F5004F 		cmp	r3, #32768
 3264 0130 04DB     		blt	.L166
 557:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 558:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = INT16_MAX;
 3265              		.loc 5 558 16
 3266 0132 3B68     		ldr	r3, [r7]
 3267 0134 47F6FF72 		movw	r2, #32767
 3268 0138 1A80     		strh	r2, [r3]	@ movhi
 3269 013a 03E0     		b	.L165
 3270              	.L166:
 559:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 560:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 561:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 562:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = ( int16_t )Aux;
 3271              		.loc 5 562 18
 3272 013c 7B6A     		ldr	r3, [r7, #36]
 3273 013e 1AB2     		sxth	r2, r3
 3274              		.loc 5 562 16
 3275 0140 3B68     		ldr	r3, [r7]
 3276 0142 1A80     		strh	r2, [r3]	@ movhi
 3277              	.L165:
 563:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 564:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 565:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ib = PhaseBOffset - ADC converted value) */
 566:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 3278              		.loc 5 566 33
 3279 0144 3B6A     		ldr	r3, [r7, #32]
 3280 0146 D3F88C30 		ldr	r3, [r3, #140]
 3281              		.loc 5 566 13
 3282 014a 1A46     		mov	r2, r3
 3283              		.loc 5 566 52
 3284 014c FB68     		ldr	r3, [r7, #12]
 3285              		.loc 5 566 11
 3286 014e D31A     		subs	r3, r2, r3
 3287 0150 7B62     		str	r3, [r7, #36]
 567:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 568:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 569:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3288              		.loc 5 569 10
 3289 0152 7B6A     		ldr	r3, [r7, #36]
 3290 0154 13F5004F 		cmn	r3, #32768
 3291 0158 04DC     		bgt	.L167
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 329


 570:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 571:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = -INT16_MAX;
 3292              		.loc 5 571 16
 3293 015a 3B68     		ldr	r3, [r7]
 3294 015c 48F20102 		movw	r2, #32769
 3295 0160 5A80     		strh	r2, [r3, #2]	@ movhi
 572:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 573:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 574:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 575:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = INT16_MAX;
 576:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 577:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 578:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 579:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = ( int16_t )Aux;
 580:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 581:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       break;
 3296              		.loc 5 581 7
 3297 0162 4CE1     		b	.L161
 3298              	.L167:
 573:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 3299              		.loc 5 573 16
 3300 0164 7B6A     		ldr	r3, [r7, #36]
 3301 0166 B3F5004F 		cmp	r3, #32768
 3302 016a 04DB     		blt	.L169
 575:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3303              		.loc 5 575 16
 3304 016c 3B68     		ldr	r3, [r7]
 3305 016e 47F6FF72 		movw	r2, #32767
 3306 0172 5A80     		strh	r2, [r3, #2]	@ movhi
 3307              		.loc 5 581 7
 3308 0174 43E1     		b	.L161
 3309              	.L169:
 579:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3310              		.loc 5 579 18
 3311 0176 7B6A     		ldr	r3, [r7, #36]
 3312 0178 1AB2     		sxth	r2, r3
 579:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3313              		.loc 5 579 16
 3314 017a 3B68     		ldr	r3, [r7]
 3315 017c 5A80     		strh	r2, [r3, #2]	@ movhi
 3316              		.loc 5 581 7
 3317 017e 3EE1     		b	.L161
 3318              	.L146:
 582:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 583:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_6:
 584:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase A is not accessible     */
 585:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ib = PhaseBOffset - ADC converted value) */
 586:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 3319              		.loc 5 586 33
 3320 0180 3B6A     		ldr	r3, [r7, #32]
 3321 0182 D3F88C30 		ldr	r3, [r3, #140]
 3322              		.loc 5 586 13
 3323 0186 1A46     		mov	r2, r3
 3324              		.loc 5 586 52
 3325 0188 3B69     		ldr	r3, [r7, #16]
 3326              		.loc 5 586 11
 3327 018a D31A     		subs	r3, r2, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 330


 3328 018c 7B62     		str	r3, [r7, #36]
 587:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 588:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 589:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3329              		.loc 5 589 10
 3330 018e 7B6A     		ldr	r3, [r7, #36]
 3331 0190 13F5004F 		cmn	r3, #32768
 3332 0194 04DC     		bgt	.L170
 590:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 591:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = -INT16_MAX;
 3333              		.loc 5 591 16
 3334 0196 3B68     		ldr	r3, [r7]
 3335 0198 48F20102 		movw	r2, #32769
 3336 019c 5A80     		strh	r2, [r3, #2]	@ movhi
 3337 019e 0CE0     		b	.L171
 3338              	.L170:
 592:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 593:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 3339              		.loc 5 593 16
 3340 01a0 7B6A     		ldr	r3, [r7, #36]
 3341 01a2 B3F5004F 		cmp	r3, #32768
 3342 01a6 04DB     		blt	.L172
 594:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 595:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = INT16_MAX;
 3343              		.loc 5 595 16
 3344 01a8 3B68     		ldr	r3, [r7]
 3345 01aa 47F6FF72 		movw	r2, #32767
 3346 01ae 5A80     		strh	r2, [r3, #2]	@ movhi
 3347 01b0 03E0     		b	.L171
 3348              	.L172:
 596:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 597:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 598:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 599:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = ( int16_t )Aux;
 3349              		.loc 5 599 18
 3350 01b2 7B6A     		ldr	r3, [r7, #36]
 3351 01b4 1AB2     		sxth	r2, r3
 3352              		.loc 5 599 16
 3353 01b6 3B68     		ldr	r3, [r7]
 3354 01b8 5A80     		strh	r2, [r3, #2]	@ movhi
 3355              	.L171:
 600:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 601:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 602:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if (pHandle->_Super.useEstCurrent == true)
 3356              		.loc 5 602 26
 3357 01ba 3B6A     		ldr	r3, [r7, #32]
 3358 01bc 93F88630 		ldrb	r3, [r3, #134]
 3359 01c0 DBB2     		uxtb	r3, r3
 3360              		.loc 5 602 10
 3361 01c2 002B     		cmp	r3, #0
 3362 01c4 0BD0     		beq	.L173
 603:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 604:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux =  ( int32_t ) pHandle->_Super.IcEst ; /* -Ic */
 3363              		.loc 5 604 43
 3364 01c6 3B6A     		ldr	r3, [r7, #32]
 3365 01c8 B3F96C30 		ldrsh	r3, [r3, #108]
 3366              		.loc 5 604 13
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 331


 3367 01cc 7B62     		str	r3, [r7, #36]
 605:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux -= ( int32_t )Iab->b;
 3368              		.loc 5 605 30
 3369 01ce 3B68     		ldr	r3, [r7]
 3370 01d0 B3F90230 		ldrsh	r3, [r3, #2]
 3371              		.loc 5 605 16
 3372 01d4 1A46     		mov	r2, r3
 3373              		.loc 5 605 13
 3374 01d6 7B6A     		ldr	r3, [r7, #36]
 3375 01d8 9B1A     		subs	r3, r3, r2
 3376 01da 7B62     		str	r3, [r7, #36]
 3377 01dc 0CE0     		b	.L174
 3378              	.L173:
 606:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 607:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 608:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 609:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = -Ic -Ib */
 610:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 3379              		.loc 5 610 15
 3380 01de FB68     		ldr	r3, [r7, #12]
 3381              		.loc 5 610 64
 3382 01e0 3A6A     		ldr	r2, [r7, #32]
 3383 01e2 D2F89020 		ldr	r2, [r2, #144]
 3384              		.loc 5 610 13
 3385 01e6 9B1A     		subs	r3, r3, r2
 3386 01e8 7B62     		str	r3, [r7, #36]
 611:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux -= ( int32_t )Iab->b;             /* Ia  */
 3387              		.loc 5 611 30
 3388 01ea 3B68     		ldr	r3, [r7]
 3389 01ec B3F90230 		ldrsh	r3, [r3, #2]
 3390              		.loc 5 611 16
 3391 01f0 1A46     		mov	r2, r3
 3392              		.loc 5 611 13
 3393 01f2 7B6A     		ldr	r3, [r7, #36]
 3394 01f4 9B1A     		subs	r3, r3, r2
 3395 01f6 7B62     		str	r3, [r7, #36]
 3396              	.L174:
 612:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 613:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 614:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux > INT16_MAX )
 3397              		.loc 5 614 10
 3398 01f8 7B6A     		ldr	r3, [r7, #36]
 3399 01fa B3F5004F 		cmp	r3, #32768
 3400 01fe 04DB     		blt	.L175
 615:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 616:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = INT16_MAX;
 3401              		.loc 5 616 16
 3402 0200 3B68     		ldr	r3, [r7]
 3403 0202 47F6FF72 		movw	r2, #32767
 3404 0206 1A80     		strh	r2, [r3]	@ movhi
 617:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 618:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux < -INT16_MAX )
 619:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 620:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = -INT16_MAX;
 621:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 622:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 623:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 332


 624:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = ( int16_t )Aux;
 625:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 626:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       break;
 3405              		.loc 5 626 7
 3406 0208 F9E0     		b	.L161
 3407              	.L175:
 618:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 3408              		.loc 5 618 16
 3409 020a 7B6A     		ldr	r3, [r7, #36]
 3410 020c 13F5004F 		cmn	r3, #32768
 3411 0210 04DC     		bgt	.L177
 620:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3412              		.loc 5 620 16
 3413 0212 3B68     		ldr	r3, [r7]
 3414 0214 48F20102 		movw	r2, #32769
 3415 0218 1A80     		strh	r2, [r3]	@ movhi
 3416              		.loc 5 626 7
 3417 021a F0E0     		b	.L161
 3418              	.L177:
 624:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3419              		.loc 5 624 18
 3420 021c 7B6A     		ldr	r3, [r7, #36]
 3421 021e 1AB2     		sxth	r2, r3
 624:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3422              		.loc 5 624 16
 3423 0220 3B68     		ldr	r3, [r7]
 3424 0222 1A80     		strh	r2, [r3]	@ movhi
 3425              		.loc 5 626 7
 3426 0224 EBE0     		b	.L161
 3427              	.L152:
 627:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 628:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_1:
 629:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase A is not accessible     */
 630:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ib = PhaseBOffset - ADC converted value) */
 631:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if (pHandle->_Super.useEstCurrent == true)
 3428              		.loc 5 631 26
 3429 0226 3B6A     		ldr	r3, [r7, #32]
 3430 0228 93F88630 		ldrb	r3, [r3, #134]
 3431 022c DBB2     		uxtb	r3, r3
 3432              		.loc 5 631 10
 3433 022e 002B     		cmp	r3, #0
 3434 0230 04D0     		beq	.L178
 632:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 633:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t ) pHandle->_Super.IbEst;
 3435              		.loc 5 633 42
 3436 0232 3B6A     		ldr	r3, [r7, #32]
 3437 0234 B3F96A30 		ldrsh	r3, [r3, #106]
 3438              		.loc 5 633 13
 3439 0238 7B62     		str	r3, [r7, #36]
 3440 023a 06E0     		b	.L179
 3441              	.L178:
 634:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 635:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 636:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 637:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 3442              		.loc 5 637 35
 3443 023c 3B6A     		ldr	r3, [r7, #32]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 333


 3444 023e D3F88C30 		ldr	r3, [r3, #140]
 3445              		.loc 5 637 15
 3446 0242 1A46     		mov	r2, r3
 3447              		.loc 5 637 54
 3448 0244 3B69     		ldr	r3, [r7, #16]
 3449              		.loc 5 637 13
 3450 0246 D31A     		subs	r3, r2, r3
 3451 0248 7B62     		str	r3, [r7, #36]
 3452              	.L179:
 638:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 639:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 640:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3453              		.loc 5 640 10
 3454 024a 7B6A     		ldr	r3, [r7, #36]
 3455 024c 13F5004F 		cmn	r3, #32768
 3456 0250 04DC     		bgt	.L180
 641:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 642:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = -INT16_MAX;
 3457              		.loc 5 642 16
 3458 0252 3B68     		ldr	r3, [r7]
 3459 0254 48F20102 		movw	r2, #32769
 3460 0258 5A80     		strh	r2, [r3, #2]	@ movhi
 3461 025a 0CE0     		b	.L181
 3462              	.L180:
 643:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 644:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 3463              		.loc 5 644 16
 3464 025c 7B6A     		ldr	r3, [r7, #36]
 3465 025e B3F5004F 		cmp	r3, #32768
 3466 0262 04DB     		blt	.L182
 645:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 646:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = INT16_MAX;
 3467              		.loc 5 646 16
 3468 0264 3B68     		ldr	r3, [r7]
 3469 0266 47F6FF72 		movw	r2, #32767
 3470 026a 5A80     		strh	r2, [r3, #2]	@ movhi
 3471 026c 03E0     		b	.L181
 3472              	.L182:
 647:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 648:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 649:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 650:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = ( int16_t )Aux;
 3473              		.loc 5 650 18
 3474 026e 7B6A     		ldr	r3, [r7, #36]
 3475 0270 1AB2     		sxth	r2, r3
 3476              		.loc 5 650 16
 3477 0272 3B68     		ldr	r3, [r7]
 3478 0274 5A80     		strh	r2, [r3, #2]	@ movhi
 3479              	.L181:
 651:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 652:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 653:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = -Ic -Ib */
 654:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 3480              		.loc 5 654 13
 3481 0276 FB68     		ldr	r3, [r7, #12]
 3482              		.loc 5 654 62
 3483 0278 3A6A     		ldr	r2, [r7, #32]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 334


 3484 027a D2F89020 		ldr	r2, [r2, #144]
 3485              		.loc 5 654 11
 3486 027e 9B1A     		subs	r3, r3, r2
 3487 0280 7B62     		str	r3, [r7, #36]
 655:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux -= ( int32_t )Iab->b;             /* Ia  */
 3488              		.loc 5 655 28
 3489 0282 3B68     		ldr	r3, [r7]
 3490 0284 B3F90230 		ldrsh	r3, [r3, #2]
 3491              		.loc 5 655 14
 3492 0288 1A46     		mov	r2, r3
 3493              		.loc 5 655 11
 3494 028a 7B6A     		ldr	r3, [r7, #36]
 3495 028c 9B1A     		subs	r3, r3, r2
 3496 028e 7B62     		str	r3, [r7, #36]
 656:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 657:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 658:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux > INT16_MAX )
 3497              		.loc 5 658 10
 3498 0290 7B6A     		ldr	r3, [r7, #36]
 3499 0292 B3F5004F 		cmp	r3, #32768
 3500 0296 04DB     		blt	.L183
 659:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 660:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = INT16_MAX;
 3501              		.loc 5 660 16
 3502 0298 3B68     		ldr	r3, [r7]
 3503 029a 47F6FF72 		movw	r2, #32767
 3504 029e 1A80     		strh	r2, [r3]	@ movhi
 661:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 662:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux < -INT16_MAX )
 663:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 664:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = -INT16_MAX;
 665:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 666:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 667:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 668:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = ( int16_t )Aux;
 669:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 670:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       break;
 3505              		.loc 5 670 7
 3506 02a0 ADE0     		b	.L161
 3507              	.L183:
 662:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 3508              		.loc 5 662 16
 3509 02a2 7B6A     		ldr	r3, [r7, #36]
 3510 02a4 13F5004F 		cmn	r3, #32768
 3511 02a8 04DC     		bgt	.L185
 664:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3512              		.loc 5 664 16
 3513 02aa 3B68     		ldr	r3, [r7]
 3514 02ac 48F20102 		movw	r2, #32769
 3515 02b0 1A80     		strh	r2, [r3]	@ movhi
 3516              		.loc 5 670 7
 3517 02b2 A4E0     		b	.L161
 3518              	.L185:
 668:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3519              		.loc 5 668 18
 3520 02b4 7B6A     		ldr	r3, [r7, #36]
 3521 02b6 1AB2     		sxth	r2, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 335


 668:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3522              		.loc 5 668 16
 3523 02b8 3B68     		ldr	r3, [r7]
 3524 02ba 1A80     		strh	r2, [r3]	@ movhi
 3525              		.loc 5 670 7
 3526 02bc 9FE0     		b	.L161
 3527              	.L151:
 671:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 672:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_2:
 673:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase B is not accessible     */
 674:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = PhaseAOffset - ADC converted value) */
 675:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if (pHandle->_Super.useEstCurrent == true)
 3528              		.loc 5 675 26
 3529 02be 3B6A     		ldr	r3, [r7, #32]
 3530 02c0 93F88630 		ldrb	r3, [r3, #134]
 3531 02c4 DBB2     		uxtb	r3, r3
 3532              		.loc 5 675 10
 3533 02c6 002B     		cmp	r3, #0
 3534 02c8 04D0     		beq	.L186
 676:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 677:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t ) pHandle->_Super.IaEst;
 3535              		.loc 5 677 42
 3536 02ca 3B6A     		ldr	r3, [r7, #32]
 3537 02cc B3F96830 		ldrsh	r3, [r3, #104]
 3538              		.loc 5 677 13
 3539 02d0 7B62     		str	r3, [r7, #36]
 3540 02d2 06E0     		b	.L187
 3541              	.L186:
 678:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 679:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 680:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 681:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 3542              		.loc 5 681 35
 3543 02d4 3B6A     		ldr	r3, [r7, #32]
 3544 02d6 D3F88830 		ldr	r3, [r3, #136]
 3545              		.loc 5 681 15
 3546 02da 1A46     		mov	r2, r3
 3547              		.loc 5 681 54
 3548 02dc 3B69     		ldr	r3, [r7, #16]
 3549              		.loc 5 681 13
 3550 02de D31A     		subs	r3, r2, r3
 3551 02e0 7B62     		str	r3, [r7, #36]
 3552              	.L187:
 682:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 683:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
 684:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3553              		.loc 5 684 10
 3554 02e2 7B6A     		ldr	r3, [r7, #36]
 3555 02e4 13F5004F 		cmn	r3, #32768
 3556 02e8 04DC     		bgt	.L188
 685:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 686:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = -INT16_MAX;
 3557              		.loc 5 686 16
 3558 02ea 3B68     		ldr	r3, [r7]
 3559 02ec 48F20102 		movw	r2, #32769
 3560 02f0 1A80     		strh	r2, [r3]	@ movhi
 3561 02f2 0CE0     		b	.L189
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 336


 3562              	.L188:
 687:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 688:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 3563              		.loc 5 688 16
 3564 02f4 7B6A     		ldr	r3, [r7, #36]
 3565 02f6 B3F5004F 		cmp	r3, #32768
 3566 02fa 04DB     		blt	.L190
 689:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 690:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = INT16_MAX;
 3567              		.loc 5 690 16
 3568 02fc 3B68     		ldr	r3, [r7]
 3569 02fe 47F6FF72 		movw	r2, #32767
 3570 0302 1A80     		strh	r2, [r3]	@ movhi
 3571 0304 03E0     		b	.L189
 3572              	.L190:
 691:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 692:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 693:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 694:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = ( int16_t )Aux;
 3573              		.loc 5 694 18
 3574 0306 7B6A     		ldr	r3, [r7, #36]
 3575 0308 1AB2     		sxth	r2, r3
 3576              		.loc 5 694 16
 3577 030a 3B68     		ldr	r3, [r7]
 3578 030c 1A80     		strh	r2, [r3]	@ movhi
 3579              	.L189:
 695:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 696:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 697:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ib = -Ic -Ia */
 698:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 3580              		.loc 5 698 13
 3581 030e FB68     		ldr	r3, [r7, #12]
 3582              		.loc 5 698 62
 3583 0310 3A6A     		ldr	r2, [r7, #32]
 3584 0312 D2F89020 		ldr	r2, [r2, #144]
 3585              		.loc 5 698 11
 3586 0316 9B1A     		subs	r3, r3, r2
 3587 0318 7B62     		str	r3, [r7, #36]
 699:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux -= ( int32_t )Iab->a;             /* Ib */
 3588              		.loc 5 699 28
 3589 031a 3B68     		ldr	r3, [r7]
 3590 031c B3F90030 		ldrsh	r3, [r3]
 3591              		.loc 5 699 14
 3592 0320 1A46     		mov	r2, r3
 3593              		.loc 5 699 11
 3594 0322 7B6A     		ldr	r3, [r7, #36]
 3595 0324 9B1A     		subs	r3, r3, r2
 3596 0326 7B62     		str	r3, [r7, #36]
 700:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 701:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 702:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux > INT16_MAX )
 3597              		.loc 5 702 10
 3598 0328 7B6A     		ldr	r3, [r7, #36]
 3599 032a B3F5004F 		cmp	r3, #32768
 3600 032e 04DB     		blt	.L191
 703:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 704:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = INT16_MAX;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 337


 3601              		.loc 5 704 16
 3602 0330 3B68     		ldr	r3, [r7]
 3603 0332 47F6FF72 		movw	r2, #32767
 3604 0336 5A80     		strh	r2, [r3, #2]	@ movhi
 705:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 706:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux < -INT16_MAX )
 707:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 708:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = -INT16_MAX;
 709:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 710:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 711:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 712:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = ( int16_t )Aux;
 713:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 714:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       break;
 3605              		.loc 5 714 7
 3606 0338 61E0     		b	.L161
 3607              	.L191:
 706:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 3608              		.loc 5 706 16
 3609 033a 7B6A     		ldr	r3, [r7, #36]
 3610 033c 13F5004F 		cmn	r3, #32768
 3611 0340 04DC     		bgt	.L193
 708:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3612              		.loc 5 708 16
 3613 0342 3B68     		ldr	r3, [r7]
 3614 0344 48F20102 		movw	r2, #32769
 3615 0348 5A80     		strh	r2, [r3, #2]	@ movhi
 3616              		.loc 5 714 7
 3617 034a 58E0     		b	.L161
 3618              	.L193:
 712:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3619              		.loc 5 712 18
 3620 034c 7B6A     		ldr	r3, [r7, #36]
 3621 034e 1AB2     		sxth	r2, r3
 712:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3622              		.loc 5 712 16
 3623 0350 3B68     		ldr	r3, [r7]
 3624 0352 5A80     		strh	r2, [r3, #2]	@ movhi
 3625              		.loc 5 714 7
 3626 0354 53E0     		b	.L161
 3627              	.L150:
 715:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     case SECTOR_3:
 716:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Current on Phase B is not accessible     */
 717:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Ia = PhaseAOffset - ADC converted value) */
 718:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 3628              		.loc 5 718 33
 3629 0356 3B6A     		ldr	r3, [r7, #32]
 3630 0358 D3F88830 		ldr	r3, [r3, #136]
 3631              		.loc 5 718 13
 3632 035c 1A46     		mov	r2, r3
 3633              		.loc 5 718 52
 3634 035e 3B69     		ldr	r3, [r7, #16]
 3635              		.loc 5 718 11
 3636 0360 D31A     		subs	r3, r2, r3
 3637 0362 7B62     		str	r3, [r7, #36]
 719:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 720:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ia */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 338


 721:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux < -INT16_MAX )
 3638              		.loc 5 721 10
 3639 0364 7B6A     		ldr	r3, [r7, #36]
 3640 0366 13F5004F 		cmn	r3, #32768
 3641 036a 04DC     		bgt	.L194
 722:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 723:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = -INT16_MAX;
 3642              		.loc 5 723 16
 3643 036c 3B68     		ldr	r3, [r7]
 3644 036e 48F20102 		movw	r2, #32769
 3645 0372 1A80     		strh	r2, [r3]	@ movhi
 3646 0374 0CE0     		b	.L195
 3647              	.L194:
 724:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 725:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux > INT16_MAX )
 3648              		.loc 5 725 16
 3649 0376 7B6A     		ldr	r3, [r7, #36]
 3650 0378 B3F5004F 		cmp	r3, #32768
 3651 037c 04DB     		blt	.L196
 726:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 727:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = INT16_MAX;
 3652              		.loc 5 727 16
 3653 037e 3B68     		ldr	r3, [r7]
 3654 0380 47F6FF72 		movw	r2, #32767
 3655 0384 1A80     		strh	r2, [r3]	@ movhi
 3656 0386 03E0     		b	.L195
 3657              	.L196:
 728:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 729:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 730:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 731:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->a = ( int16_t )Aux;
 3658              		.loc 5 731 18
 3659 0388 7B6A     		ldr	r3, [r7, #36]
 3660 038a 1AB2     		sxth	r2, r3
 3661              		.loc 5 731 16
 3662 038c 3B68     		ldr	r3, [r7]
 3663 038e 1A80     		strh	r2, [r3]	@ movhi
 3664              	.L195:
 732:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 733:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 734:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if (pHandle->_Super.useEstCurrent == true)
 3665              		.loc 5 734 26
 3666 0390 3B6A     		ldr	r3, [r7, #32]
 3667 0392 93F88630 		ldrb	r3, [r3, #134]
 3668 0396 DBB2     		uxtb	r3, r3
 3669              		.loc 5 734 10
 3670 0398 002B     		cmp	r3, #0
 3671 039a 0BD0     		beq	.L197
 735:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 736:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         /* Ib = -Ic -Ia */
 737:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t ) pHandle->_Super.IcEst; /* -Ic */
 3672              		.loc 5 737 42
 3673 039c 3B6A     		ldr	r3, [r7, #32]
 3674 039e B3F96C30 		ldrsh	r3, [r3, #108]
 3675              		.loc 5 737 13
 3676 03a2 7B62     		str	r3, [r7, #36]
 738:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux -= ( int32_t )Iab->a;             /* Ib */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 339


 3677              		.loc 5 738 30
 3678 03a4 3B68     		ldr	r3, [r7]
 3679 03a6 B3F90030 		ldrsh	r3, [r3]
 3680              		.loc 5 738 16
 3681 03aa 1A46     		mov	r2, r3
 3682              		.loc 5 738 13
 3683 03ac 7B6A     		ldr	r3, [r7, #36]
 3684 03ae 9B1A     		subs	r3, r3, r2
 3685 03b0 7B62     		str	r3, [r7, #36]
 3686 03b2 0CE0     		b	.L198
 3687              	.L197:
 739:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 740:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 741:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 742:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         /* Ib = -Ic -Ia */
 743:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 3688              		.loc 5 743 15
 3689 03b4 FB68     		ldr	r3, [r7, #12]
 3690              		.loc 5 743 64
 3691 03b6 3A6A     		ldr	r2, [r7, #32]
 3692 03b8 D2F89020 		ldr	r2, [r2, #144]
 3693              		.loc 5 743 13
 3694 03bc 9B1A     		subs	r3, r3, r2
 3695 03be 7B62     		str	r3, [r7, #36]
 744:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Aux -= ( int32_t )Iab->a;             /* Ib */
 3696              		.loc 5 744 30
 3697 03c0 3B68     		ldr	r3, [r7]
 3698 03c2 B3F90030 		ldrsh	r3, [r3]
 3699              		.loc 5 744 16
 3700 03c6 1A46     		mov	r2, r3
 3701              		.loc 5 744 13
 3702 03c8 7B6A     		ldr	r3, [r7, #36]
 3703 03ca 9B1A     		subs	r3, r3, r2
 3704 03cc 7B62     		str	r3, [r7, #36]
 3705              	.L198:
 745:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 746:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 747:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* Saturation of Ib */
 748:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( Aux > INT16_MAX )
 3706              		.loc 5 748 10
 3707 03ce 7B6A     		ldr	r3, [r7, #36]
 3708 03d0 B3F5004F 		cmp	r3, #32768
 3709 03d4 04DB     		blt	.L199
 749:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 750:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = INT16_MAX;
 3710              		.loc 5 750 16
 3711 03d6 3B68     		ldr	r3, [r7]
 3712 03d8 47F6FF72 		movw	r2, #32767
 3713 03dc 5A80     		strh	r2, [r3, #2]	@ movhi
 751:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 752:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else  if ( Aux < -INT16_MAX )
 753:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 754:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = -INT16_MAX;
 755:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 756:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
 757:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 758:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         Iab->b = ( int16_t )Aux;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 340


 759:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 760:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       break;
 3714              		.loc 5 760 7
 3715 03de 0EE0     		b	.L161
 3716              	.L199:
 752:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
 3717              		.loc 5 752 16
 3718 03e0 7B6A     		ldr	r3, [r7, #36]
 3719 03e2 13F5004F 		cmn	r3, #32768
 3720 03e6 04DC     		bgt	.L201
 754:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3721              		.loc 5 754 16
 3722 03e8 3B68     		ldr	r3, [r7]
 3723 03ea 48F20102 		movw	r2, #32769
 3724 03ee 5A80     		strh	r2, [r3, #2]	@ movhi
 3725              		.loc 5 760 7
 3726 03f0 05E0     		b	.L161
 3727              	.L201:
 758:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3728              		.loc 5 758 18
 3729 03f2 7B6A     		ldr	r3, [r7, #36]
 3730 03f4 1AB2     		sxth	r2, r3
 758:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
 3731              		.loc 5 758 16
 3732 03f6 3B68     		ldr	r3, [r7]
 3733 03f8 5A80     		strh	r2, [r3, #2]	@ movhi
 3734              		.loc 5 760 7
 3735 03fa 00E0     		b	.L161
 3736              	.L202:
 761:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 762:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     default:
 763:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       break;
 3737              		.loc 5 763 7
 3738 03fc 00BF     		nop
 3739              	.L161:
 764:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 765:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 766:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.Ia = Iab->a;
 3740              		.loc 5 766 29
 3741 03fe 3B68     		ldr	r3, [r7]
 3742 0400 B3F90020 		ldrsh	r2, [r3]
 3743              		.loc 5 766 24
 3744 0404 3B6A     		ldr	r3, [r7, #32]
 3745 0406 A3F86220 		strh	r2, [r3, #98]	@ movhi
 767:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.Ib = Iab->b;
 3746              		.loc 5 767 29
 3747 040a 3B68     		ldr	r3, [r7]
 3748 040c B3F90220 		ldrsh	r2, [r3, #2]
 3749              		.loc 5 767 24
 3750 0410 3B6A     		ldr	r3, [r7, #32]
 3751 0412 A3F86420 		strh	r2, [r3, #100]	@ movhi
 768:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.Ic = -Iab->a - Iab->b;
 3752              		.loc 5 768 30
 3753 0416 3B68     		ldr	r3, [r7]
 3754 0418 B3F90030 		ldrsh	r3, [r3]
 3755 041c 9BB2     		uxth	r3, r3
 3756              		.loc 5 768 34
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 341


 3757 041e 5B42     		rsbs	r3, r3, #0
 3758 0420 9AB2     		uxth	r2, r3
 3759              		.loc 5 768 39
 3760 0422 3B68     		ldr	r3, [r7]
 3761 0424 B3F90230 		ldrsh	r3, [r3, #2]
 3762 0428 9BB2     		uxth	r3, r3
 3763              		.loc 5 768 34
 3764 042a D31A     		subs	r3, r2, r3
 3765 042c 9BB2     		uxth	r3, r3
 3766 042e 1AB2     		sxth	r2, r3
 3767              		.loc 5 768 24
 3768 0430 3B6A     		ldr	r3, [r7, #32]
 3769 0432 A3F86620 		strh	r2, [r3, #102]	@ movhi
 769:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 3770              		.loc 5 769 1
 3771 0436 00BF     		nop
 3772 0438 2837     		adds	r7, r7, #40
 3773              	.LCFI252:
 3774              		.cfi_def_cfa_offset 8
 3775 043a BD46     		mov	sp, r7
 3776              	.LCFI253:
 3777              		.cfi_def_cfa_register 13
 3778              		@ sp needed
 3779 043c 80BD     		pop	{r7, pc}
 3780              		.cfi_endproc
 3781              	.LFE1095:
 3783 043e 00BF     		.section	.text.R3_1_HFCurrentsCalibrationAB,"ax",%progbits
 3784              		.align	1
 3785              		.weak	R3_1_HFCurrentsCalibrationAB
 3786              		.syntax unified
 3787              		.thumb
 3788              		.thumb_func
 3790              	R3_1_HFCurrentsCalibrationAB:
 3791              	.LFB1096:
 770:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 771:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 772:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Implementation of PWMC_GetPhaseCurrents to be performed during calibration.
 773:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         
 774:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * It sums up injected conversion data into PhaseAOffset and wPhaseBOffset
 775:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * to compute the offset introduced in the current feedback network. It is required to 
 776:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * properly configure ADC inputs before in order to enable offset computation.
 777:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
 778:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Pointer on the target component instance.
 779:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pStator_Currents: Pointer to the structure that will receive motor current
 780:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         of phase A and B in ab_t format.
 781:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 782:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_HFCurrentsCalibrationAB( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
 783:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 3792              		.loc 5 783 1
 3793              		.cfi_startproc
 3794              		@ args = 0, pretend = 0, frame = 24
 3795              		@ frame_needed = 1, uses_anonymous_args = 0
 3796 0000 80B5     		push	{r7, lr}
 3797              	.LCFI254:
 3798              		.cfi_def_cfa_offset 8
 3799              		.cfi_offset 7, -8
 3800              		.cfi_offset 14, -4
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 342


 3801 0002 86B0     		sub	sp, sp, #24
 3802              	.LCFI255:
 3803              		.cfi_def_cfa_offset 32
 3804 0004 00AF     		add	r7, sp, #0
 3805              	.LCFI256:
 3806              		.cfi_def_cfa_register 7
 3807 0006 7860     		str	r0, [r7, #4]
 3808 0008 3960     		str	r1, [r7]
 784:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 785:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 786:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 787:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 3809              		.loc 5 787 24
 3810 000a 7B68     		ldr	r3, [r7, #4]
 3811 000c 7B61     		str	r3, [r7, #20]
 788:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 789:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 790:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 791:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 3812              		.loc 5 791 31
 3813 000e 7B69     		ldr	r3, [r7, #20]
 3814 0010 D3F8A030 		ldr	r3, [r3, #160]
 3815              		.loc 5 791 17
 3816 0014 5B68     		ldr	r3, [r3, #4]
 3817 0016 3B61     		str	r3, [r7, #16]
 792:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 3818              		.loc 5 792 31
 3819 0018 7B69     		ldr	r3, [r7, #20]
 3820 001a D3F8A030 		ldr	r3, [r3, #160]
 3821              		.loc 5 792 17
 3822 001e 1B68     		ldr	r3, [r3]
 3823 0020 FB60     		str	r3, [r7, #12]
 793:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 794:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* disable ADC trigger source */
 795:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
 3824              		.loc 5 795 3
 3825 0022 0021     		movs	r1, #0
 3826 0024 3869     		ldr	r0, [r7, #16]
 3827 0026 FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
 796:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 797:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 3828              		.loc 5 797 15
 3829 002a 7B69     		ldr	r3, [r7, #20]
 3830 002c 93F89D30 		ldrb	r3, [r3, #157]
 3831 0030 DBB2     		uxtb	r3, r3
 3832              		.loc 5 797 6
 3833 0032 0F2B     		cmp	r3, #15
 3834 0034 1CD8     		bhi	.L204
 798:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 799:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseAOffset += ADCx->JDR1;
 3835              		.loc 5 799 34
 3836 0036 FB68     		ldr	r3, [r7, #12]
 3837 0038 D3F88020 		ldr	r2, [r3, #128]
 3838              		.loc 5 799 27
 3839 003c 7B69     		ldr	r3, [r7, #20]
 3840 003e D3F88830 		ldr	r3, [r3, #136]
 3841 0042 1A44     		add	r2, r2, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 343


 3842 0044 7B69     		ldr	r3, [r7, #20]
 3843 0046 C3F88820 		str	r2, [r3, #136]
 800:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseBOffset += ADCx->JDR2;
 3844              		.loc 5 800 34
 3845 004a FB68     		ldr	r3, [r7, #12]
 3846 004c D3F88420 		ldr	r2, [r3, #132]
 3847              		.loc 5 800 27
 3848 0050 7B69     		ldr	r3, [r7, #20]
 3849 0052 D3F88C30 		ldr	r3, [r3, #140]
 3850 0056 1A44     		add	r2, r2, r3
 3851 0058 7B69     		ldr	r3, [r7, #20]
 3852 005a C3F88C20 		str	r2, [r3, #140]
 801:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PolarizationCounter++;
 3853              		.loc 5 801 12
 3854 005e 7B69     		ldr	r3, [r7, #20]
 3855 0060 93F89D30 		ldrb	r3, [r3, #157]
 3856 0064 DBB2     		uxtb	r3, r3
 3857              		.loc 5 801 33
 3858 0066 0133     		adds	r3, r3, #1
 3859 0068 DAB2     		uxtb	r2, r3
 3860 006a 7B69     		ldr	r3, [r7, #20]
 3861 006c 83F89D20 		strb	r2, [r3, #157]
 3862              	.L204:
 802:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 803:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 804:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* during offset calibration no current is flowing in the phases */
 805:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pStator_Currents->a = 0;
 3863              		.loc 5 805 23
 3864 0070 3B68     		ldr	r3, [r7]
 3865 0072 0022     		movs	r2, #0
 3866 0074 1A80     		strh	r2, [r3]	@ movhi
 806:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pStator_Currents->b = 0;
 3867              		.loc 5 806 23
 3868 0076 3B68     		ldr	r3, [r7]
 3869 0078 0022     		movs	r2, #0
 3870 007a 5A80     		strh	r2, [r3, #2]	@ movhi
 807:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 3871              		.loc 5 807 1
 3872 007c 00BF     		nop
 3873 007e 1837     		adds	r7, r7, #24
 3874              	.LCFI257:
 3875              		.cfi_def_cfa_offset 8
 3876 0080 BD46     		mov	sp, r7
 3877              	.LCFI258:
 3878              		.cfi_def_cfa_register 13
 3879              		@ sp needed
 3880 0082 80BD     		pop	{r7, pc}
 3881              		.cfi_endproc
 3882              	.LFE1096:
 3884              		.section	.text.R3_1_HFCurrentsCalibrationC,"ax",%progbits
 3885              		.align	1
 3886              		.weak	R3_1_HFCurrentsCalibrationC
 3887              		.syntax unified
 3888              		.thumb
 3889              		.thumb_func
 3891              	R3_1_HFCurrentsCalibrationC:
 3892              	.LFB1097:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 344


 808:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 809:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 810:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Implementation of PWMC_GetPhaseCurrents to be performed during calibration.
 811:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         
 812:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * It sums up injected conversion data into PhaseCOffset to compute the offset
 813:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * introduced in the current feedback network. It is required to properly configure 
 814:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * ADC inputs before in order to enable offset computation.
 815:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
 816:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Pointer on the target component instance.
 817:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pStator_Currents: Pointer to the structure that will receive motor current
 818:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         of phase A and B in ab_t format.
 819:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 820:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_HFCurrentsCalibrationC( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
 821:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 3893              		.loc 5 821 1
 3894              		.cfi_startproc
 3895              		@ args = 0, pretend = 0, frame = 24
 3896              		@ frame_needed = 1, uses_anonymous_args = 0
 3897 0000 80B5     		push	{r7, lr}
 3898              	.LCFI259:
 3899              		.cfi_def_cfa_offset 8
 3900              		.cfi_offset 7, -8
 3901              		.cfi_offset 14, -4
 3902 0002 86B0     		sub	sp, sp, #24
 3903              	.LCFI260:
 3904              		.cfi_def_cfa_offset 32
 3905 0004 00AF     		add	r7, sp, #0
 3906              	.LCFI261:
 3907              		.cfi_def_cfa_register 7
 3908 0006 7860     		str	r0, [r7, #4]
 3909 0008 3960     		str	r1, [r7]
 822:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 823:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 824:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 825:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 3910              		.loc 5 825 24
 3911 000a 7B68     		ldr	r3, [r7, #4]
 3912 000c 7B61     		str	r3, [r7, #20]
 826:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 827:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 828:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 829:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 3913              		.loc 5 829 31
 3914 000e 7B69     		ldr	r3, [r7, #20]
 3915 0010 D3F8A030 		ldr	r3, [r3, #160]
 3916              		.loc 5 829 17
 3917 0014 5B68     		ldr	r3, [r3, #4]
 3918 0016 3B61     		str	r3, [r7, #16]
 830:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 3919              		.loc 5 830 31
 3920 0018 7B69     		ldr	r3, [r7, #20]
 3921 001a D3F8A030 		ldr	r3, [r3, #160]
 3922              		.loc 5 830 17
 3923 001e 1B68     		ldr	r3, [r3]
 3924 0020 FB60     		str	r3, [r7, #12]
 831:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* disable ADC trigger source */
 832:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 345


 3925              		.loc 5 832 3
 3926 0022 0021     		movs	r1, #0
 3927 0024 3869     		ldr	r0, [r7, #16]
 3928 0026 FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
 833:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 834:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 3929              		.loc 5 834 15
 3930 002a 7B69     		ldr	r3, [r7, #20]
 3931 002c 93F89D30 		ldrb	r3, [r3, #157]
 3932 0030 DBB2     		uxtb	r3, r3
 3933              		.loc 5 834 6
 3934 0032 0F2B     		cmp	r3, #15
 3935 0034 12D8     		bhi	.L206
 835:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 836:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PhaseCOffset += ADCx->JDR2;
 3936              		.loc 5 836 34
 3937 0036 FB68     		ldr	r3, [r7, #12]
 3938 0038 D3F88420 		ldr	r2, [r3, #132]
 3939              		.loc 5 836 27
 3940 003c 7B69     		ldr	r3, [r7, #20]
 3941 003e D3F89030 		ldr	r3, [r3, #144]
 3942 0042 1A44     		add	r2, r2, r3
 3943 0044 7B69     		ldr	r3, [r7, #20]
 3944 0046 C3F89020 		str	r2, [r3, #144]
 837:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->PolarizationCounter++;
 3945              		.loc 5 837 12
 3946 004a 7B69     		ldr	r3, [r7, #20]
 3947 004c 93F89D30 		ldrb	r3, [r3, #157]
 3948 0050 DBB2     		uxtb	r3, r3
 3949              		.loc 5 837 33
 3950 0052 0133     		adds	r3, r3, #1
 3951 0054 DAB2     		uxtb	r2, r3
 3952 0056 7B69     		ldr	r3, [r7, #20]
 3953 0058 83F89D20 		strb	r2, [r3, #157]
 3954              	.L206:
 838:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 839:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 840:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* during offset calibration no current is flowing in the phases */
 841:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pStator_Currents->a = 0;
 3955              		.loc 5 841 23
 3956 005c 3B68     		ldr	r3, [r7]
 3957 005e 0022     		movs	r2, #0
 3958 0060 1A80     		strh	r2, [r3]	@ movhi
 842:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pStator_Currents->b = 0;
 3959              		.loc 5 842 23
 3960 0062 3B68     		ldr	r3, [r7]
 3961 0064 0022     		movs	r2, #0
 3962 0066 5A80     		strh	r2, [r3, #2]	@ movhi
 843:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 3963              		.loc 5 843 1
 3964 0068 00BF     		nop
 3965 006a 1837     		adds	r7, r7, #24
 3966              	.LCFI262:
 3967              		.cfi_def_cfa_offset 8
 3968 006c BD46     		mov	sp, r7
 3969              	.LCFI263:
 3970              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 346


 3971              		@ sp needed
 3972 006e 80BD     		pop	{r7, pc}
 3973              		.cfi_endproc
 3974              	.LFE1097:
 3976              		.section	.text.R3_1_TurnOnLowSides,"ax",%progbits
 3977              		.align	1
 3978              		.weak	R3_1_TurnOnLowSides
 3979              		.syntax unified
 3980              		.thumb
 3981              		.thumb_func
 3983              	R3_1_TurnOnLowSides:
 3984              	.LFB1098:
 844:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 845:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 846:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Turns on low sides switches.
 847:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
 848:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * This function is intended to be used for charging boot capacitors of driving section. It has to
 849:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * called each motor start-up when using high voltage drivers.
 850:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
 851:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component
 852:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  ticks: Timer ticks value to be applied
 853:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *                Min value: 0 (low sides ON)
 854:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *                Max value: PWM_PERIOD_CYCLES/2 (low sides OFF)
 855:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 856:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_TurnOnLowSides( PWMC_Handle_t * pHdl, uint32_t ticks )
 857:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 3985              		.loc 5 857 1
 3986              		.cfi_startproc
 3987              		@ args = 0, pretend = 0, frame = 16
 3988              		@ frame_needed = 1, uses_anonymous_args = 0
 3989 0000 80B5     		push	{r7, lr}
 3990              	.LCFI264:
 3991              		.cfi_def_cfa_offset 8
 3992              		.cfi_offset 7, -8
 3993              		.cfi_offset 14, -4
 3994 0002 84B0     		sub	sp, sp, #16
 3995              	.LCFI265:
 3996              		.cfi_def_cfa_offset 24
 3997 0004 00AF     		add	r7, sp, #0
 3998              	.LCFI266:
 3999              		.cfi_def_cfa_register 7
 4000 0006 7860     		str	r0, [r7, #4]
 4001 0008 3960     		str	r1, [r7]
 858:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 859:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 860:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 861:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4002              		.loc 5 861 24
 4003 000a 7B68     		ldr	r3, [r7, #4]
 4004 000c FB60     		str	r3, [r7, #12]
 862:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 863:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 864:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 865:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 4005              		.loc 5 865 31
 4006 000e FB68     		ldr	r3, [r7, #12]
 4007 0010 D3F8A030 		ldr	r3, [r3, #160]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 347


 4008              		.loc 5 865 17
 4009 0014 5B68     		ldr	r3, [r3, #4]
 4010 0016 BB60     		str	r3, [r7, #8]
 866:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 867:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.TurnOnLowSidesAction = true;
 4011              		.loc 5 867 40
 4012 0018 FB68     		ldr	r3, [r7, #12]
 4013 001a 0122     		movs	r2, #1
 4014 001c 83F87E20 		strb	r2, [r3, #126]
 868:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 869:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Clear Update Flag */
 870:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 4015              		.loc 5 870 3
 4016 0020 B868     		ldr	r0, [r7, #8]
 4017 0022 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
 871:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 872:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /*Turn on the three low side switches */
 873:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1( TIMx, ticks );
 4018              		.loc 5 873 3
 4019 0026 3968     		ldr	r1, [r7]
 4020 0028 B868     		ldr	r0, [r7, #8]
 4021 002a FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
 874:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH2( TIMx, ticks );
 4022              		.loc 5 874 3
 4023 002e 3968     		ldr	r1, [r7]
 4024 0030 B868     		ldr	r0, [r7, #8]
 4025 0032 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH2
 875:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH3( TIMx, ticks );
 4026              		.loc 5 875 3
 4027 0036 3968     		ldr	r1, [r7]
 4028 0038 B868     		ldr	r0, [r7, #8]
 4029 003a FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH3
 876:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 877:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Wait until next update */
 878:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == RESET )
 4030              		.loc 5 878 9
 4031 003e 00BF     		nop
 4032              	.L208:
 4033              		.loc 5 878 11 discriminator 1
 4034 0040 B868     		ldr	r0, [r7, #8]
 4035 0042 FFF7FEFF 		bl	LL_TIM_IsActiveFlag_UPDATE
 4036 0046 0346     		mov	r3, r0
 4037              		.loc 5 878 9 discriminator 1
 4038 0048 002B     		cmp	r3, #0
 4039 004a F9D0     		beq	.L208
 879:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {}
 880:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 4040              		.loc 5 880 3
 4041 004c B868     		ldr	r0, [r7, #8]
 4042 004e FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
 881:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 882:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Main PWM Output Enable */
 883:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableAllOutputs( TIMx );
 4043              		.loc 5 883 3
 4044 0052 B868     		ldr	r0, [r7, #8]
 4045 0054 FFF7FEFF 		bl	LL_TIM_EnableAllOutputs
 884:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 348


 885:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 4046              		.loc 5 885 25
 4047 0058 FB68     		ldr	r3, [r7, #12]
 4048 005a 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 4049              		.loc 5 885 6
 4050 005e 022B     		cmp	r3, #2
 4051 0060 1BD1     		bne	.L211
 886:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 887:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Enable signals activation */
 888:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 4052              		.loc 5 888 5
 4053 0062 FB68     		ldr	r3, [r7, #12]
 4054 0064 DA6B     		ldr	r2, [r3, #60]
 4055              		.loc 5 888 73
 4056 0066 FB68     		ldr	r3, [r7, #12]
 4057 0068 B3F84830 		ldrh	r3, [r3, #72]
 4058              		.loc 5 888 5
 4059 006c 1946     		mov	r1, r3
 4060 006e 1046     		mov	r0, r2
 4061 0070 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 889:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 4062              		.loc 5 889 5
 4063 0074 FB68     		ldr	r3, [r7, #12]
 4064 0076 1A6C     		ldr	r2, [r3, #64]
 4065              		.loc 5 889 73
 4066 0078 FB68     		ldr	r3, [r7, #12]
 4067 007a B3F84A30 		ldrh	r3, [r3, #74]
 4068              		.loc 5 889 5
 4069 007e 1946     		mov	r1, r3
 4070 0080 1046     		mov	r0, r2
 4071 0082 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 890:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 4072              		.loc 5 890 5
 4073 0086 FB68     		ldr	r3, [r7, #12]
 4074 0088 5A6C     		ldr	r2, [r3, #68]
 4075              		.loc 5 890 73
 4076 008a FB68     		ldr	r3, [r7, #12]
 4077 008c B3F84C30 		ldrh	r3, [r3, #76]
 4078              		.loc 5 890 5
 4079 0090 1946     		mov	r1, r3
 4080 0092 1046     		mov	r0, r2
 4081 0094 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 891:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 892:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return;
 4082              		.loc 5 892 3
 4083 0098 00BF     		nop
 4084              	.L211:
 4085 009a 00BF     		nop
 893:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4086              		.loc 5 893 1
 4087 009c 1037     		adds	r7, r7, #16
 4088              	.LCFI267:
 4089              		.cfi_def_cfa_offset 8
 4090 009e BD46     		mov	sp, r7
 4091              	.LCFI268:
 4092              		.cfi_def_cfa_register 13
 4093              		@ sp needed
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 349


 4094 00a0 80BD     		pop	{r7, pc}
 4095              		.cfi_endproc
 4096              	.LFE1098:
 4098              		.section	.text.R3_1_SwitchOnPWM,"ax",%progbits
 4099              		.align	1
 4100              		.weak	R3_1_SwitchOnPWM
 4101              		.syntax unified
 4102              		.thumb
 4103              		.thumb_func
 4105              	R3_1_SwitchOnPWM:
 4106              	.LFB1099:
 894:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 895:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 896:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Enables PWM generation on the proper Timer peripheral acting on MOE bit.
 897:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
 898:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
 899:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 900:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_SwitchOnPWM( PWMC_Handle_t * pHdl )
 901:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4107              		.loc 5 901 1
 4108              		.cfi_startproc
 4109              		@ args = 0, pretend = 0, frame = 16
 4110              		@ frame_needed = 1, uses_anonymous_args = 0
 4111 0000 80B5     		push	{r7, lr}
 4112              	.LCFI269:
 4113              		.cfi_def_cfa_offset 8
 4114              		.cfi_offset 7, -8
 4115              		.cfi_offset 14, -4
 4116 0002 84B0     		sub	sp, sp, #16
 4117              	.LCFI270:
 4118              		.cfi_def_cfa_offset 24
 4119 0004 00AF     		add	r7, sp, #0
 4120              	.LCFI271:
 4121              		.cfi_def_cfa_register 7
 4122 0006 7860     		str	r0, [r7, #4]
 902:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 903:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 904:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 905:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4123              		.loc 5 905 24
 4124 0008 7B68     		ldr	r3, [r7, #4]
 4125 000a FB60     		str	r3, [r7, #12]
 906:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 907:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 908:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 909:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 4126              		.loc 5 909 31
 4127 000c FB68     		ldr	r3, [r7, #12]
 4128 000e D3F8A030 		ldr	r3, [r3, #160]
 4129              		.loc 5 909 17
 4130 0012 5B68     		ldr	r3, [r3, #4]
 4131 0014 BB60     		str	r3, [r7, #8]
 910:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 911:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.TurnOnLowSidesAction = false;
 4132              		.loc 5 911 40
 4133 0016 FB68     		ldr	r3, [r7, #12]
 4134 0018 0022     		movs	r2, #0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 350


 4135 001a 83F87E20 		strb	r2, [r3, #126]
 912:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 913:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Set all duty to 50% */
 914:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 4136              		.loc 5 914 51
 4137 001e FB68     		ldr	r3, [r7, #12]
 4138 0020 B3F89830 		ldrh	r3, [r3, #152]
 4139              		.loc 5 914 3
 4140 0024 5B08     		lsrs	r3, r3, #1
 4141 0026 9BB2     		uxth	r3, r3
 4142 0028 1946     		mov	r1, r3
 4143 002a B868     		ldr	r0, [r7, #8]
 4144 002c FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
 915:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 4145              		.loc 5 915 51
 4146 0030 FB68     		ldr	r3, [r7, #12]
 4147 0032 B3F89830 		ldrh	r3, [r3, #152]
 4148              		.loc 5 915 3
 4149 0036 5B08     		lsrs	r3, r3, #1
 4150 0038 9BB2     		uxth	r3, r3
 4151 003a 1946     		mov	r1, r3
 4152 003c B868     		ldr	r0, [r7, #8]
 4153 003e FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH2
 916:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 4154              		.loc 5 916 51
 4155 0042 FB68     		ldr	r3, [r7, #12]
 4156 0044 B3F89830 		ldrh	r3, [r3, #152]
 4157              		.loc 5 916 3
 4158 0048 5B08     		lsrs	r3, r3, #1
 4159 004a 9BB2     		uxth	r3, r3
 4160 004c 1946     		mov	r1, r3
 4161 004e B868     		ldr	r0, [r7, #8]
 4162 0050 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH3
 917:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 4163              		.loc 5 917 51
 4164 0054 FB68     		ldr	r3, [r7, #12]
 4165 0056 B3F89830 		ldrh	r3, [r3, #152]
 4166              		.loc 5 917 68
 4167 005a 053B     		subs	r3, r3, #5
 4168              		.loc 5 917 3
 4169 005c 1946     		mov	r1, r3
 4170 005e B868     		ldr	r0, [r7, #8]
 4171 0060 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH4
 918:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 919:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* wait for a new PWM period */
 920:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 4172              		.loc 5 920 3
 4173 0064 B868     		ldr	r0, [r7, #8]
 4174 0066 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
 921:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 4175              		.loc 5 921 9
 4176 006a 00BF     		nop
 4177              	.L213:
 4178              		.loc 5 921 11 discriminator 1
 4179 006c B868     		ldr	r0, [r7, #8]
 4180 006e FFF7FEFF 		bl	LL_TIM_IsActiveFlag_UPDATE
 4181 0072 0346     		mov	r3, r0
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 351


 4182              		.loc 5 921 9 discriminator 1
 4183 0074 002B     		cmp	r3, #0
 4184 0076 F9D0     		beq	.L213
 922:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {}
 923:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 4185              		.loc 5 923 3
 4186 0078 B868     		ldr	r0, [r7, #8]
 4187 007a FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
 924:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 925:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Main PWM Output Enable */
 926:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 4188              		.loc 5 926 14
 4189 007e BB68     		ldr	r3, [r7, #8]
 4190 0080 5B6C     		ldr	r3, [r3, #68]
 4191 0082 43F48062 		orr	r2, r3, #1024
 4192 0086 BB68     		ldr	r3, [r7, #8]
 4193 0088 5A64     		str	r2, [r3, #68]
 927:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableAllOutputs( TIMx );
 4194              		.loc 5 927 3
 4195 008a B868     		ldr	r0, [r7, #8]
 4196 008c FFF7FEFF 		bl	LL_TIM_EnableAllOutputs
 928:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 929:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 4197              		.loc 5 929 25
 4198 0090 FB68     		ldr	r3, [r7, #12]
 4199 0092 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 4200              		.loc 5 929 6
 4201 0096 022B     		cmp	r3, #2
 4202 0098 3ED1     		bne	.L214
 930:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 931:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( LL_TIM_CC_IsEnabledChannel(TIMx, TIMxCCER_MASK_CH123) != 0u )
 4203              		.loc 5 931 10
 4204 009a 40F25551 		movw	r1, #1365
 4205 009e B868     		ldr	r0, [r7, #8]
 4206 00a0 FFF7FEFF 		bl	LL_TIM_CC_IsEnabledChannel
 4207 00a4 0346     		mov	r3, r0
 4208              		.loc 5 931 8
 4209 00a6 002B     		cmp	r3, #0
 4210 00a8 1BD0     		beq	.L215
 932:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 933:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 4211              		.loc 5 933 7
 4212 00aa FB68     		ldr	r3, [r7, #12]
 4213 00ac DA6B     		ldr	r2, [r3, #60]
 4214              		.loc 5 933 75
 4215 00ae FB68     		ldr	r3, [r7, #12]
 4216 00b0 B3F84830 		ldrh	r3, [r3, #72]
 4217              		.loc 5 933 7
 4218 00b4 1946     		mov	r1, r3
 4219 00b6 1046     		mov	r0, r2
 4220 00b8 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 934:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 4221              		.loc 5 934 7
 4222 00bc FB68     		ldr	r3, [r7, #12]
 4223 00be 1A6C     		ldr	r2, [r3, #64]
 4224              		.loc 5 934 75
 4225 00c0 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 352


 4226 00c2 B3F84A30 		ldrh	r3, [r3, #74]
 4227              		.loc 5 934 7
 4228 00c6 1946     		mov	r1, r3
 4229 00c8 1046     		mov	r0, r2
 4230 00ca FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 935:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 4231              		.loc 5 935 7
 4232 00ce FB68     		ldr	r3, [r7, #12]
 4233 00d0 5A6C     		ldr	r2, [r3, #68]
 4234              		.loc 5 935 75
 4235 00d2 FB68     		ldr	r3, [r7, #12]
 4236 00d4 B3F84C30 		ldrh	r3, [r3, #76]
 4237              		.loc 5 935 7
 4238 00d8 1946     		mov	r1, r3
 4239 00da 1046     		mov	r0, r2
 4240 00dc FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 4241 00e0 1AE0     		b	.L214
 4242              	.L215:
 936:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 937:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
 938:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 939:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* It is executed during calibration phase the EN signal shall stay off */
 940:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 4243              		.loc 5 940 7
 4244 00e2 FB68     		ldr	r3, [r7, #12]
 4245 00e4 DA6B     		ldr	r2, [r3, #60]
 4246              		.loc 5 940 77
 4247 00e6 FB68     		ldr	r3, [r7, #12]
 4248 00e8 B3F84830 		ldrh	r3, [r3, #72]
 4249              		.loc 5 940 7
 4250 00ec 1946     		mov	r1, r3
 4251 00ee 1046     		mov	r0, r2
 4252 00f0 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 941:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 4253              		.loc 5 941 7
 4254 00f4 FB68     		ldr	r3, [r7, #12]
 4255 00f6 1A6C     		ldr	r2, [r3, #64]
 4256              		.loc 5 941 77
 4257 00f8 FB68     		ldr	r3, [r7, #12]
 4258 00fa B3F84A30 		ldrh	r3, [r3, #74]
 4259              		.loc 5 941 7
 4260 00fe 1946     		mov	r1, r3
 4261 0100 1046     		mov	r0, r2
 4262 0102 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 942:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 4263              		.loc 5 942 7
 4264 0106 FB68     		ldr	r3, [r7, #12]
 4265 0108 5A6C     		ldr	r2, [r3, #68]
 4266              		.loc 5 942 77
 4267 010a FB68     		ldr	r3, [r7, #12]
 4268 010c B3F84C30 		ldrh	r3, [r3, #76]
 4269              		.loc 5 942 7
 4270 0110 1946     		mov	r1, r3
 4271 0112 1046     		mov	r0, r2
 4272 0114 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 4273              	.L214:
 943:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 353


 944:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 945:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 946:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Clear Update Flag */
 947:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 4274              		.loc 5 947 3
 4275 0118 B868     		ldr	r0, [r7, #8]
 4276 011a FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
 948:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Enable Update IRQ */
 949:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableIT_UPDATE( TIMx );
 4277              		.loc 5 949 3
 4278 011e B868     		ldr	r0, [r7, #8]
 4279 0120 FFF7FEFF 		bl	LL_TIM_EnableIT_UPDATE
 950:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
 951:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return;
 4280              		.loc 5 951 3
 4281 0124 00BF     		nop
 952:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4282              		.loc 5 952 1
 4283 0126 1037     		adds	r7, r7, #16
 4284              	.LCFI272:
 4285              		.cfi_def_cfa_offset 8
 4286 0128 BD46     		mov	sp, r7
 4287              	.LCFI273:
 4288              		.cfi_def_cfa_register 13
 4289              		@ sp needed
 4290 012a 80BD     		pop	{r7, pc}
 4291              		.cfi_endproc
 4292              	.LFE1099:
 4294              		.section	.text.R3_1_SwitchOffPWM,"ax",%progbits
 4295              		.align	1
 4296              		.weak	R3_1_SwitchOffPWM
 4297              		.syntax unified
 4298              		.thumb
 4299              		.thumb_func
 4301              	R3_1_SwitchOffPWM:
 4302              	.LFB1100:
 953:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 954:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 955:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
 956:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Disables PWM generation on the proper Timer peripheral acting on MOE bit.
 957:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
 958:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
 959:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
 960:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak void R3_1_SwitchOffPWM( PWMC_Handle_t * pHdl )
 961:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4303              		.loc 5 961 1
 4304              		.cfi_startproc
 4305              		@ args = 0, pretend = 0, frame = 16
 4306              		@ frame_needed = 1, uses_anonymous_args = 0
 4307 0000 80B5     		push	{r7, lr}
 4308              	.LCFI274:
 4309              		.cfi_def_cfa_offset 8
 4310              		.cfi_offset 7, -8
 4311              		.cfi_offset 14, -4
 4312 0002 84B0     		sub	sp, sp, #16
 4313              	.LCFI275:
 4314              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 354


 4315 0004 00AF     		add	r7, sp, #0
 4316              	.LCFI276:
 4317              		.cfi_def_cfa_register 7
 4318 0006 7860     		str	r0, [r7, #4]
 962:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 963:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
 964:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 965:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4319              		.loc 5 965 24
 4320 0008 7B68     		ldr	r3, [r7, #4]
 4321 000a FB60     		str	r3, [r7, #12]
 966:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 967:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
 968:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
 969:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 4322              		.loc 5 969 31
 4323 000c FB68     		ldr	r3, [r7, #12]
 4324 000e D3F8A030 		ldr	r3, [r3, #160]
 4325              		.loc 5 969 17
 4326 0012 5B68     		ldr	r3, [r3, #4]
 4327 0014 BB60     		str	r3, [r7, #8]
 970:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 971:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Disable UPDATE ISR */
 972:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_DisableIT_UPDATE( TIMx );
 4328              		.loc 5 972 3
 4329 0016 B868     		ldr	r0, [r7, #8]
 4330 0018 FFF7FEFF 		bl	LL_TIM_DisableIT_UPDATE
 973:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
 974:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.TurnOnLowSidesAction = false;
 4331              		.loc 5 974 40
 4332 001c FB68     		ldr	r3, [r7, #12]
 4333 001e 0022     		movs	r2, #0
 4334 0020 83F87E20 		strb	r2, [r3, #126]
 975:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 976:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Main PWM Output Disable */
 977:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_DisableAllOutputs(TIMx);
 4335              		.loc 5 977 3
 4336 0024 B868     		ldr	r0, [r7, #8]
 4337 0026 FFF7FEFF 		bl	LL_TIM_DisableAllOutputs
 978:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( pHandle->_Super.BrakeActionLock == true )
 4338              		.loc 5 978 23
 4339 002a FB68     		ldr	r3, [r7, #12]
 4340 002c 93F88530 		ldrb	r3, [r3, #133]	@ zero_extendqisi2
 4341              		.loc 5 978 6
 4342 0030 002B     		cmp	r3, #0
 4343 0032 1FD1     		bne	.L218
 979:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 980:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 981:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   else
 982:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
 983:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 4344              		.loc 5 983 27
 4345 0034 FB68     		ldr	r3, [r7, #12]
 4346 0036 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 4347              		.loc 5 983 8
 4348 003a 022B     		cmp	r3, #2
 4349 003c 1AD1     		bne	.L218
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 355


 984:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
 985:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 4350              		.loc 5 985 7
 4351 003e FB68     		ldr	r3, [r7, #12]
 4352 0040 DA6B     		ldr	r2, [r3, #60]
 4353              		.loc 5 985 77
 4354 0042 FB68     		ldr	r3, [r7, #12]
 4355 0044 B3F84830 		ldrh	r3, [r3, #72]
 4356              		.loc 5 985 7
 4357 0048 1946     		mov	r1, r3
 4358 004a 1046     		mov	r0, r2
 4359 004c FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 986:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 4360              		.loc 5 986 7
 4361 0050 FB68     		ldr	r3, [r7, #12]
 4362 0052 1A6C     		ldr	r2, [r3, #64]
 4363              		.loc 5 986 77
 4364 0054 FB68     		ldr	r3, [r7, #12]
 4365 0056 B3F84A30 		ldrh	r3, [r3, #74]
 4366              		.loc 5 986 7
 4367 005a 1946     		mov	r1, r3
 4368 005c 1046     		mov	r0, r2
 4369 005e FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 987:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 4370              		.loc 5 987 7
 4371 0062 FB68     		ldr	r3, [r7, #12]
 4372 0064 5A6C     		ldr	r2, [r3, #68]
 4373              		.loc 5 987 77
 4374 0066 FB68     		ldr	r3, [r7, #12]
 4375 0068 B3F84C30 		ldrh	r3, [r3, #76]
 4376              		.loc 5 987 7
 4377 006c 1946     		mov	r1, r3
 4378 006e 1046     		mov	r0, r2
 4379 0070 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 4380              	.L218:
 988:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
 989:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
 990:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 991:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* wait for a new PWM period to flush last HF task */
 992:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 4381              		.loc 5 992 3
 4382 0074 B868     		ldr	r0, [r7, #8]
 4383 0076 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
 993:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 4384              		.loc 5 993 9
 4385 007a 00BF     		nop
 4386              	.L219:
 4387              		.loc 5 993 11 discriminator 1
 4388 007c B868     		ldr	r0, [r7, #8]
 4389 007e FFF7FEFF 		bl	LL_TIM_IsActiveFlag_UPDATE
 4390 0082 0346     		mov	r3, r0
 4391              		.loc 5 993 9 discriminator 1
 4392 0084 002B     		cmp	r3, #0
 4393 0086 F9D0     		beq	.L219
 994:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {}
 995:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 4394              		.loc 5 995 3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 356


 4395 0088 B868     		ldr	r0, [r7, #8]
 4396 008a FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
 996:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
 997:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return;
 4397              		.loc 5 997 3
 4398 008e 00BF     		nop
 998:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4399              		.loc 5 998 1
 4400 0090 1037     		adds	r7, r7, #16
 4401              	.LCFI277:
 4402              		.cfi_def_cfa_offset 8
 4403 0092 BD46     		mov	sp, r7
 4404              	.LCFI278:
 4405              		.cfi_def_cfa_register 13
 4406              		@ sp needed
 4407 0094 80BD     		pop	{r7, pc}
 4408              		.cfi_endproc
 4409              	.LFE1100:
 4411              		.section	.text.R3_1_WriteTIMRegisters,"ax",%progbits
 4412              		.align	1
 4413              		.weak	R3_1_WriteTIMRegisters
 4414              		.syntax unified
 4415              		.thumb
 4416              		.thumb_func
 4418              	R3_1_WriteTIMRegisters:
 4419              	.LFB1101:
 999:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1000:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1001:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Writes into peripheral registers the new duty cycles and sampling point.
1002:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
1003:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1004:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  hCCR4Reg: New capture/compare register value, written in timer clock counts.
1005:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @retval Returns #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
1006:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         set too late for being taken into account in the next PWM cycle.
1007:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1008:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak uint16_t R3_1_WriteTIMRegisters( PWMC_Handle_t * pHdl, uint16_t hCCR4Reg )
1009:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4420              		.loc 5 1009 1
 4421              		.cfi_startproc
 4422              		@ args = 0, pretend = 0, frame = 24
 4423              		@ frame_needed = 1, uses_anonymous_args = 0
 4424 0000 80B5     		push	{r7, lr}
 4425              	.LCFI279:
 4426              		.cfi_def_cfa_offset 8
 4427              		.cfi_offset 7, -8
 4428              		.cfi_offset 14, -4
 4429 0002 86B0     		sub	sp, sp, #24
 4430              	.LCFI280:
 4431              		.cfi_def_cfa_offset 32
 4432 0004 00AF     		add	r7, sp, #0
 4433              	.LCFI281:
 4434              		.cfi_def_cfa_register 7
 4435 0006 7860     		str	r0, [r7, #4]
 4436 0008 0B46     		mov	r3, r1
 4437 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1010:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1011:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 357


1012:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1013:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4438              		.loc 5 1013 24
 4439 000c 7B68     		ldr	r3, [r7, #4]
 4440 000e 3B61     		str	r3, [r7, #16]
1014:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1015:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1016:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1017:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 4441              		.loc 5 1017 31
 4442 0010 3B69     		ldr	r3, [r7, #16]
 4443 0012 D3F8A030 		ldr	r3, [r3, #160]
 4444              		.loc 5 1017 17
 4445 0016 5B68     		ldr	r3, [r3, #4]
 4446 0018 FB60     		str	r3, [r7, #12]
1018:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint16_t hAux;
1019:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1020:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1 (TIMx,pHandle->_Super.CntPhA);
 4447              		.loc 5 1020 48
 4448 001a 3B69     		ldr	r3, [r7, #16]
 4449 001c B3F85030 		ldrh	r3, [r3, #80]
 4450              		.loc 5 1020 3
 4451 0020 1946     		mov	r1, r3
 4452 0022 F868     		ldr	r0, [r7, #12]
 4453 0024 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
1021:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH2 (TIMx,pHandle->_Super.CntPhB);
 4454              		.loc 5 1021 48
 4455 0028 3B69     		ldr	r3, [r7, #16]
 4456 002a B3F85230 		ldrh	r3, [r3, #82]
 4457              		.loc 5 1021 3
 4458 002e 1946     		mov	r1, r3
 4459 0030 F868     		ldr	r0, [r7, #12]
 4460 0032 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH2
1022:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH3 (TIMx,pHandle->_Super.CntPhC);
 4461              		.loc 5 1022 48
 4462 0036 3B69     		ldr	r3, [r7, #16]
 4463 0038 B3F85430 		ldrh	r3, [r3, #84]
 4464              		.loc 5 1022 3
 4465 003c 1946     		mov	r1, r3
 4466 003e F868     		ldr	r0, [r7, #12]
 4467 0040 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH3
1023:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH4 (TIMx, hCCR4Reg);
 4468              		.loc 5 1023 3
 4469 0044 7B88     		ldrh	r3, [r7, #2]
 4470 0046 1946     		mov	r1, r3
 4471 0048 F868     		ldr	r0, [r7, #12]
 4472 004a FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH4
1024:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1025:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Limit for update event */
1026:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Check the TIMx TRGO source. If it is set to OC4REF, an update event has occurred
1027:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   and thus the FOC rate is too high */
1028:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 4473              		.loc 5 1028 13
 4474 004e FB68     		ldr	r3, [r7, #12]
 4475 0050 5B68     		ldr	r3, [r3, #4]
 4476              		.loc 5 1028 20
 4477 0052 03F07003 		and	r3, r3, #112
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 358


 4478              		.loc 5 1028 6
 4479 0056 002B     		cmp	r3, #0
 4480 0058 02D0     		beq	.L222
1029:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1030:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hAux = MC_DURATION;
 4481              		.loc 5 1030 10
 4482 005a 0123     		movs	r3, #1
 4483 005c FB82     		strh	r3, [r7, #22]	@ movhi
 4484 005e 01E0     		b	.L223
 4485              	.L222:
1031:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1032:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   else
1033:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1034:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hAux = MC_NO_ERROR;
 4486              		.loc 5 1034 10
 4487 0060 0023     		movs	r3, #0
 4488 0062 FB82     		strh	r3, [r7, #22]	@ movhi
 4489              	.L223:
1035:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1036:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( pHandle->_Super.SWerror == 1u )
 4490              		.loc 5 1036 23
 4491 0064 3B69     		ldr	r3, [r7, #16]
 4492 0066 B3F85630 		ldrh	r3, [r3, #86]
 4493              		.loc 5 1036 6
 4494 006a 012B     		cmp	r3, #1
 4495 006c 05D1     		bne	.L224
1037:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1038:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hAux = MC_DURATION;
 4496              		.loc 5 1038 10
 4497 006e 0123     		movs	r3, #1
 4498 0070 FB82     		strh	r3, [r7, #22]	@ movhi
1039:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.SWerror = 0u;
 4499              		.loc 5 1039 29
 4500 0072 3B69     		ldr	r3, [r7, #16]
 4501 0074 0022     		movs	r2, #0
 4502 0076 A3F85620 		strh	r2, [r3, #86]	@ movhi
 4503              	.L224:
1040:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1041:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return hAux;
 4504              		.loc 5 1041 10
 4505 007a FB8A     		ldrh	r3, [r7, #22]
1042:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4506              		.loc 5 1042 1
 4507 007c 1846     		mov	r0, r3
 4508 007e 1837     		adds	r7, r7, #24
 4509              	.LCFI282:
 4510              		.cfi_def_cfa_offset 8
 4511 0080 BD46     		mov	sp, r7
 4512              	.LCFI283:
 4513              		.cfi_def_cfa_register 13
 4514              		@ sp needed
 4515 0082 80BD     		pop	{r7, pc}
 4516              		.cfi_endproc
 4517              	.LFE1101:
 4519              		.section	.text.R3_1_SetADCSampPointCalibration,"ax",%progbits
 4520              		.align	1
 4521              		.weak	R3_1_SetADCSampPointCalibration
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 359


 4522              		.syntax unified
 4523              		.thumb
 4524              		.thumb_func
 4526              	R3_1_SetADCSampPointCalibration:
 4527              	.LFB1102:
1043:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1044:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1045:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @brief  Configures the ADC for the current sampling during calibration.
1046:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * 
1047:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * It sets the ADC sequence length and channels, and the sampling point via TIMx_Ch4 value and pola
1048:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * It then calls the WriteTIMRegisters method.
1049:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * 
1050:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @param pHdl: Handler of the current instance of the PWM component.
1051:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @retval Return value of R3_1_WriteTIMRegisters.
1052:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  */
1053:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak uint16_t R3_1_SetADCSampPointCalibration( PWMC_Handle_t * pHdl)
1054:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4528              		.loc 5 1054 1
 4529              		.cfi_startproc
 4530              		@ args = 0, pretend = 0, frame = 16
 4531              		@ frame_needed = 1, uses_anonymous_args = 0
 4532 0000 80B5     		push	{r7, lr}
 4533              	.LCFI284:
 4534              		.cfi_def_cfa_offset 8
 4535              		.cfi_offset 7, -8
 4536              		.cfi_offset 14, -4
 4537 0002 84B0     		sub	sp, sp, #16
 4538              	.LCFI285:
 4539              		.cfi_def_cfa_offset 24
 4540 0004 00AF     		add	r7, sp, #0
 4541              	.LCFI286:
 4542              		.cfi_def_cfa_register 7
 4543 0006 7860     		str	r0, [r7, #4]
1055:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1056:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1057:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1058:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4544              		.loc 5 1058 24
 4545 0008 7B68     		ldr	r3, [r7, #4]
 4546 000a FB60     		str	r3, [r7, #12]
1059:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1060:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1061:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1062:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1063:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Set rising edge trigger (default) */
1064:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 4547              		.loc 5 1064 27
 4548 000c FB68     		ldr	r3, [r7, #12]
 4549 000e 4022     		movs	r2, #64
 4550 0010 C3F89420 		str	r2, [r3, #148]
1065:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.Sector = pHandle->CalibSector;
 4551              		.loc 5 1065 35
 4552 0014 FB68     		ldr	r3, [r7, #12]
 4553 0016 93F89C20 		ldrb	r2, [r3, #156]	@ zero_extendqisi2
 4554              		.loc 5 1065 26
 4555 001a FB68     		ldr	r3, [r7, #12]
 4556 001c 83F87C20 		strb	r2, [r3, #124]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 360


1066:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1067:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return R3_1_WriteTIMRegisters( &pHandle->_Super, ( uint16_t )( pHandle->Half_PWMPeriod ) - 1u );
 4557              		.loc 5 1067 10
 4558 0020 FA68     		ldr	r2, [r7, #12]
 4559              		.loc 5 1067 73
 4560 0022 FB68     		ldr	r3, [r7, #12]
 4561 0024 B3F89830 		ldrh	r3, [r3, #152]
 4562              		.loc 5 1067 10
 4563 0028 013B     		subs	r3, r3, #1
 4564 002a 9BB2     		uxth	r3, r3
 4565 002c 1946     		mov	r1, r3
 4566 002e 1046     		mov	r0, r2
 4567 0030 FFF7FEFF 		bl	R3_1_WriteTIMRegisters
 4568 0034 0346     		mov	r3, r0
1068:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4569              		.loc 5 1068 1
 4570 0036 1846     		mov	r0, r3
 4571 0038 1037     		adds	r7, r7, #16
 4572              	.LCFI287:
 4573              		.cfi_def_cfa_offset 8
 4574 003a BD46     		mov	sp, r7
 4575              	.LCFI288:
 4576              		.cfi_def_cfa_register 13
 4577              		@ sp needed
 4578 003c 80BD     		pop	{r7, pc}
 4579              		.cfi_endproc
 4580              	.LFE1102:
 4582              		.section	.text.R3_1_SetADCSampPointSectX,"ax",%progbits
 4583              		.align	1
 4584              		.weak	R3_1_SetADCSampPointSectX
 4585              		.syntax unified
 4586              		.thumb
 4587              		.thumb_func
 4589              	R3_1_SetADCSampPointSectX:
 4590              	.LFB1103:
1069:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1070:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1071:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Configures the ADC for the current sampling related to sector X (X = [1..6] ).
1072:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
1073:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * It sets the ADC sequence length and channels, and the sampling point via TIMx_Ch4 value and pol
1074:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * It then calls the WriteTIMRegisters method.
1075:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
1076:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1077:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @retval Return value of R3_1_WriteTIMRegisters.
1078:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1079:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** __weak uint16_t R3_1_SetADCSampPointSectX( PWMC_Handle_t * pHdl)
1080:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4591              		.loc 5 1080 1
 4592              		.cfi_startproc
 4593              		@ args = 0, pretend = 0, frame = 24
 4594              		@ frame_needed = 1, uses_anonymous_args = 0
 4595 0000 B0B5     		push	{r4, r5, r7, lr}
 4596              	.LCFI289:
 4597              		.cfi_def_cfa_offset 16
 4598              		.cfi_offset 4, -16
 4599              		.cfi_offset 5, -12
 4600              		.cfi_offset 7, -8
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 361


 4601              		.cfi_offset 14, -4
 4602 0002 86B0     		sub	sp, sp, #24
 4603              	.LCFI290:
 4604              		.cfi_def_cfa_offset 40
 4605 0004 00AF     		add	r7, sp, #0
 4606              	.LCFI291:
 4607              		.cfi_def_cfa_register 7
 4608 0006 7860     		str	r0, [r7, #4]
1081:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1082:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1083:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1084:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4609              		.loc 5 1084 24
 4610 0008 7B68     		ldr	r3, [r7, #4]
 4611 000a 3B61     		str	r3, [r7, #16]
1085:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1086:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1087:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1088:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint16_t hCntSmp;
1089:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint16_t hDeltaDuty;
1090:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   register uint16_t lowDuty = pHdl->lowDuty;
 4612              		.loc 5 1090 21
 4613 000c 7B68     		ldr	r3, [r7, #4]
 4614 000e B3F85840 		ldrh	r4, [r3, #88]
1091:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   register uint16_t midDuty = pHdl->midDuty;
 4615              		.loc 5 1091 21
 4616 0012 7B68     		ldr	r3, [r7, #4]
 4617 0014 B3F85A50 		ldrh	r5, [r3, #90]
1092:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1093:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Check if sampling AB in the middle of PWM is possible */
1094:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 4618              		.loc 5 1094 29
 4619 0018 3B69     		ldr	r3, [r7, #16]
 4620 001a B3F89830 		ldrh	r3, [r3, #152]
 4621              		.loc 5 1094 8
 4622 001e 1B1B     		subs	r3, r3, r4
 4623 0020 9AB2     		uxth	r2, r3
 4624              		.loc 5 1094 67
 4625 0022 3B69     		ldr	r3, [r7, #16]
 4626 0024 D3F8A030 		ldr	r3, [r3, #160]
 4627              		.loc 5 1094 80
 4628 0028 1B8C     		ldrh	r3, [r3, #32]
 4629              		.loc 5 1094 6
 4630 002a 9A42     		cmp	r2, r3
 4631 002c 09D9     		bls	.L229
1095:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1096:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* When it is possible to sample in the middle of the PWM period, always sample the same phases
1097:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      * (AB are chosen) for all sectors in order to not induce current discontinuities when there ar
1098:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      * between offsets */
1099:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1100:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* sector number needed by GetPhaseCurrent, phase A and B are sampled which corresponds
1101:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      * to sector 5 */
1102:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.Sector = SECTOR_5;
 4632              		.loc 5 1102 28
 4633 002e 3B69     		ldr	r3, [r7, #16]
 4634 0030 0422     		movs	r2, #4
 4635 0032 83F87C20 		strb	r2, [r3, #124]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 362


1103:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1104:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* set sampling  point trigger in the middle of PWM period */
1105:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 4636              		.loc 5 1105 36
 4637 0036 3B69     		ldr	r3, [r7, #16]
 4638 0038 B3F89830 		ldrh	r3, [r3, #152]
 4639              		.loc 5 1105 13
 4640 003c 013B     		subs	r3, r3, #1
 4641 003e FB82     		strh	r3, [r7, #22]	@ movhi
 4642 0040 2BE0     		b	.L230
 4643              	.L229:
1106:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1107:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1108:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   else
1109:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1110:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* ADC Injected sequence configuration. The stator phase with minimum value of complementary
1111:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     duty cycle is set as first. In every sector there is always one phase with maximum complementar
1112:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     one with minimum complementary duty and one with variable complementary duty. In this case, pha
1113:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     with variable complementary duty and with maximum duty are converted and the first will be alwa
1114:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     the phase with variable complementary duty cycle */
1115:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1116:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Crossing Point Searching */
1117:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hDeltaDuty = ( uint16_t )( lowDuty - midDuty );
 4644              		.loc 5 1117 16
 4645 0042 631B     		subs	r3, r4, r5
 4646 0044 FB81     		strh	r3, [r7, #14]	@ movhi
1118:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1119:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Definition of crossing point */
1120:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( hDeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) * 2u )
 4647              		.loc 5 1120 21
 4648 0046 FA89     		ldrh	r2, [r7, #14]
 4649              		.loc 5 1120 44
 4650 0048 3B69     		ldr	r3, [r7, #16]
 4651 004a B3F89830 		ldrh	r3, [r3, #152]
 4652              		.loc 5 1120 23
 4653 004e 1B1B     		subs	r3, r3, r4
 4654 0050 9BB2     		uxth	r3, r3
 4655              		.loc 5 1120 73
 4656 0052 5B00     		lsls	r3, r3, #1
 4657              		.loc 5 1120 8
 4658 0054 9A42     		cmp	r2, r3
 4659 0056 06D9     		bls	.L231
1121:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1122:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* hTbefore = 2*Ts + Tc, where Ts = Sampling time of ADC, Tc = Conversion Time of ADC */
1123:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       hCntSmp = lowDuty - pHandle->pParams_str->hTbefore;
 4660              		.loc 5 1123 34
 4661 0058 3B69     		ldr	r3, [r7, #16]
 4662 005a D3F8A030 		ldr	r3, [r3, #160]
 4663              		.loc 5 1123 47
 4664 005e 5B8C     		ldrh	r3, [r3, #34]
 4665              		.loc 5 1123 15
 4666 0060 E31A     		subs	r3, r4, r3
 4667 0062 FB82     		strh	r3, [r7, #22]	@ movhi
 4668 0064 19E0     		b	.L230
 4669              	.L231:
1124:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1125:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 363


1126:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1127:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* hTafter = DT + max(Trise, Tnoise) */
1128:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       hCntSmp = lowDuty + pHandle->pParams_str->hTafter;
 4670              		.loc 5 1128 34
 4671 0066 3B69     		ldr	r3, [r7, #16]
 4672 0068 D3F8A030 		ldr	r3, [r3, #160]
 4673              		.loc 5 1128 47
 4674 006c 1B8C     		ldrh	r3, [r3, #32]
 4675              		.loc 5 1128 15
 4676 006e 2344     		add	r3, r3, r4
 4677 0070 FB82     		strh	r3, [r7, #22]	@ movhi
1129:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1130:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ( hCntSmp >= pHandle->Half_PWMPeriod )
 4678              		.loc 5 1130 30
 4679 0072 3B69     		ldr	r3, [r7, #16]
 4680 0074 B3F89830 		ldrh	r3, [r3, #152]
 4681              		.loc 5 1130 10
 4682 0078 FA8A     		ldrh	r2, [r7, #22]
 4683 007a 9A42     		cmp	r2, r3
 4684 007c 0DD3     		bcc	.L230
1131:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
1132:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         /* It must be changed the trigger direction from positive to negative
1133:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****              to sample after middle of PWM*/
1134:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 4685              		.loc 5 1134 33
 4686 007e 3B69     		ldr	r3, [r7, #16]
 4687 0080 8022     		movs	r2, #128
 4688 0082 C3F89420 		str	r2, [r3, #148]
1135:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 4689              		.loc 5 1135 33
 4690 0086 3B69     		ldr	r3, [r7, #16]
 4691 0088 B3F89830 		ldrh	r3, [r3, #152]
 4692              		.loc 5 1135 24
 4693 008c 5B00     		lsls	r3, r3, #1
 4694 008e 9AB2     		uxth	r2, r3
 4695              		.loc 5 1135 52
 4696 0090 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 4697 0092 D31A     		subs	r3, r2, r3
 4698 0094 9BB2     		uxth	r3, r3
 4699              		.loc 5 1135 17
 4700 0096 013B     		subs	r3, r3, #1
 4701 0098 FB82     		strh	r3, [r7, #22]	@ movhi
 4702              	.L230:
1136:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
1137:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1138:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1139:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1140:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp );
 4703              		.loc 5 1140 10
 4704 009a 3B69     		ldr	r3, [r7, #16]
 4705 009c FA8A     		ldrh	r2, [r7, #22]
 4706 009e 1146     		mov	r1, r2
 4707 00a0 1846     		mov	r0, r3
 4708 00a2 FFF7FEFF 		bl	R3_1_WriteTIMRegisters
 4709 00a6 0346     		mov	r3, r0
1141:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4710              		.loc 5 1141 1
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 364


 4711 00a8 1846     		mov	r0, r3
 4712 00aa 1837     		adds	r7, r7, #24
 4713              	.LCFI292:
 4714              		.cfi_def_cfa_offset 16
 4715 00ac BD46     		mov	sp, r7
 4716              	.LCFI293:
 4717              		.cfi_def_cfa_register 13
 4718              		@ sp needed
 4719 00ae B0BD     		pop	{r4, r5, r7, pc}
 4720              		.cfi_endproc
 4721              	.LFE1103:
 4723              		.section	.text.R3_1_SetADCSampPointSectX_OVM,"ax",%progbits
 4724              		.align	1
 4725              		.global	R3_1_SetADCSampPointSectX_OVM
 4726              		.syntax unified
 4727              		.thumb
 4728              		.thumb_func
 4730              	R3_1_SetADCSampPointSectX_OVM:
 4731              	.LFB1104:
1142:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1143:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1144:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Configures the ADC for the current sampling related to sector X (X = [1..6] ) in case o
1145:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
1146:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * It sets the ADC sequence length and channels, and the sampling point via TIMx_Ch4 value and pol
1147:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * It then calls the WriteTIMRegisters method.
1148:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
1149:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1150:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @retval Return value of R3_1_WriteTIMRegisters.
1151:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1152:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** uint16_t R3_1_SetADCSampPointSectX_OVM( PWMC_Handle_t * pHdl )
1153:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4732              		.loc 5 1153 1
 4733              		.cfi_startproc
 4734              		@ args = 0, pretend = 0, frame = 24
 4735              		@ frame_needed = 1, uses_anonymous_args = 0
 4736 0000 80B5     		push	{r7, lr}
 4737              	.LCFI294:
 4738              		.cfi_def_cfa_offset 8
 4739              		.cfi_offset 7, -8
 4740              		.cfi_offset 14, -4
 4741 0002 86B0     		sub	sp, sp, #24
 4742              	.LCFI295:
 4743              		.cfi_def_cfa_offset 32
 4744 0004 00AF     		add	r7, sp, #0
 4745              	.LCFI296:
 4746              		.cfi_def_cfa_register 7
 4747 0006 7860     		str	r0, [r7, #4]
1154:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1155:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1156:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif /* __ICCARM__ */
1157:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4748              		.loc 5 1157 24
 4749 0008 7B68     		ldr	r3, [r7, #4]
 4750 000a 3B61     		str	r3, [r7, #16]
1158:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1159:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1160:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif /* __ICCARM__ */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 365


1161:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint16_t SamplingPoint;
1162:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint16_t DeltaDuty;
1163:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1164:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1165:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.useEstCurrent = false;
 4751              		.loc 5 1165 33
 4752 000c 3B69     		ldr	r3, [r7, #16]
 4753 000e 0022     		movs	r2, #0
 4754 0010 83F88620 		strb	r2, [r3, #134]
1166:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   DeltaDuty = ( uint16_t )( pHdl->lowDuty - pHdl->midDuty );
 4755              		.loc 5 1166 33
 4756 0014 7B68     		ldr	r3, [r7, #4]
 4757 0016 B3F85820 		ldrh	r2, [r3, #88]
 4758              		.loc 5 1166 49
 4759 001a 7B68     		ldr	r3, [r7, #4]
 4760 001c B3F85A30 		ldrh	r3, [r3, #90]
 4761              		.loc 5 1166 13
 4762 0020 D31A     		subs	r3, r2, r3
 4763 0022 FB81     		strh	r3, [r7, #14]	@ movhi
1167:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1168:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* case 1 (cf user manual) */
1169:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if (( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->hTafter)
 4764              		.loc 5 1169 28
 4765 0024 3B69     		ldr	r3, [r7, #16]
 4766 0026 B3F89820 		ldrh	r2, [r3, #152]
 4767              		.loc 5 1169 51
 4768 002a 7B68     		ldr	r3, [r7, #4]
 4769 002c B3F85830 		ldrh	r3, [r3, #88]
 4770              		.loc 5 1169 7
 4771 0030 D31A     		subs	r3, r2, r3
 4772 0032 9AB2     		uxth	r2, r3
 4773              		.loc 5 1169 72
 4774 0034 3B69     		ldr	r3, [r7, #16]
 4775 0036 D3F8A030 		ldr	r3, [r3, #160]
 4776              		.loc 5 1169 85
 4777 003a 1B8C     		ldrh	r3, [r3, #32]
 4778              		.loc 5 1169 6
 4779 003c 9A42     		cmp	r2, r3
 4780 003e 09D9     		bls	.L234
1170:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1171:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* When it is possible to sample in the middle of the PWM period, always sample the same phases
1172:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****    * (AB are chosen) for all sectors in order to not induce current discontinuities when there are 
1173:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****    * between offsets */
1174:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1175:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* sector number needed by GetPhaseCurrent, phase A and B are sampled which corresponds
1176:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****    * to sector 4 or 5  */
1177:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.Sector = SECTOR_5;
 4781              		.loc 5 1177 28
 4782 0040 3B69     		ldr	r3, [r7, #16]
 4783 0042 0422     		movs	r2, #4
 4784 0044 83F87C20 		strb	r2, [r3, #124]
1178:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1179:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* set sampling  point trigger in the middle of PWM period */
1180:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 4785              		.loc 5 1180 29
 4786 0048 3B69     		ldr	r3, [r7, #16]
 4787 004a B3F89830 		ldrh	r3, [r3, #152]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 366


 4788              		.loc 5 1180 19
 4789 004e 013B     		subs	r3, r3, #1
 4790 0050 FB82     		strh	r3, [r7, #22]	@ movhi
 4791 0052 35E0     		b	.L235
 4792              	.L234:
1181:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1182:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   else /* case 2 (cf user manual) */
1183:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1184:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if (DeltaDuty >= pHandle->pParams_str->Tcase2)
 4793              		.loc 5 1184 29
 4794 0054 3B69     		ldr	r3, [r7, #16]
 4795 0056 D3F8A030 		ldr	r3, [r3, #160]
 4796              		.loc 5 1184 42
 4797 005a DB8C     		ldrh	r3, [r3, #38]
 4798              		.loc 5 1184 8
 4799 005c FA89     		ldrh	r2, [r7, #14]
 4800 005e 9A42     		cmp	r2, r3
 4801 0060 09D3     		bcc	.L236
1185:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1186:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->hTbefore;
 4802              		.loc 5 1186 27
 4803 0062 7B68     		ldr	r3, [r7, #4]
 4804 0064 B3F85820 		ldrh	r2, [r3, #88]
 4805              		.loc 5 1186 46
 4806 0068 3B69     		ldr	r3, [r7, #16]
 4807 006a D3F8A030 		ldr	r3, [r3, #160]
 4808              		.loc 5 1186 59
 4809 006e 5B8C     		ldrh	r3, [r3, #34]
 4810              		.loc 5 1186 21
 4811 0070 D31A     		subs	r3, r2, r3
 4812 0072 FB82     		strh	r3, [r7, #22]	@ movhi
 4813 0074 24E0     		b	.L235
 4814              	.L236:
1187:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1188:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
1189:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1190:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* case 3 (cf user manual) */
1191:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       if ((pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tcase3)
 4815              		.loc 5 1191 19
 4816 0076 3B69     		ldr	r3, [r7, #16]
 4817 0078 B3F89830 		ldrh	r3, [r3, #152]
 4818 007c 1A46     		mov	r2, r3
 4819              		.loc 5 1191 42
 4820 007e 7B68     		ldr	r3, [r7, #4]
 4821 0080 B3F85830 		ldrh	r3, [r3, #88]
 4822              		.loc 5 1191 36
 4823 0084 D31A     		subs	r3, r2, r3
 4824              		.loc 5 1191 62
 4825 0086 3A69     		ldr	r2, [r7, #16]
 4826 0088 D2F8A020 		ldr	r2, [r2, #160]
 4827              		.loc 5 1191 75
 4828 008c 128D     		ldrh	r2, [r2, #40]
 4829              		.loc 5 1191 10
 4830 008e 9342     		cmp	r3, r2
 4831 0090 0DDD     		ble	.L237
1192:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
1193:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         /* ADC trigger edge must be changed from positive to negative */
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 367


1194:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 4832              		.loc 5 1194 33
 4833 0092 3B69     		ldr	r3, [r7, #16]
 4834 0094 8022     		movs	r2, #128
 4835 0096 C3F89420 		str	r2, [r3, #148]
1195:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tsampling;
 4836              		.loc 5 1195 29
 4837 009a 7B68     		ldr	r3, [r7, #4]
 4838 009c B3F85820 		ldrh	r2, [r3, #88]
 4839              		.loc 5 1195 48
 4840 00a0 3B69     		ldr	r3, [r7, #16]
 4841 00a2 D3F8A030 		ldr	r3, [r3, #160]
 4842              		.loc 5 1195 61
 4843 00a6 9B8C     		ldrh	r3, [r3, #36]
 4844              		.loc 5 1195 23
 4845 00a8 1344     		add	r3, r3, r2
 4846 00aa FB82     		strh	r3, [r7, #22]	@ movhi
 4847 00ac 08E0     		b	.L235
 4848              	.L237:
1196:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
1197:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       else
1198:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       {
1199:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1200:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         SamplingPoint = pHandle->Half_PWMPeriod-1;
 4849              		.loc 5 1200 32
 4850 00ae 3B69     		ldr	r3, [r7, #16]
 4851 00b0 B3F89830 		ldrh	r3, [r3, #152]
 4852              		.loc 5 1200 23
 4853 00b4 013B     		subs	r3, r3, #1
 4854 00b6 FB82     		strh	r3, [r7, #22]	@ movhi
1201:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****         pHandle->_Super.useEstCurrent = true;
 4855              		.loc 5 1201 39
 4856 00b8 3B69     		ldr	r3, [r7, #16]
 4857 00ba 0122     		movs	r2, #1
 4858 00bc 83F88620 		strb	r2, [r3, #134]
 4859              	.L235:
1202:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1203:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       }
1204:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1205:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1206:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return R3_1_WriteTIMRegisters( &pHandle->_Super, SamplingPoint );
 4860              		.loc 5 1206 10
 4861 00c0 3B69     		ldr	r3, [r7, #16]
 4862 00c2 FA8A     		ldrh	r2, [r7, #22]
 4863 00c4 1146     		mov	r1, r2
 4864 00c6 1846     		mov	r0, r3
 4865 00c8 FFF7FEFF 		bl	R3_1_WriteTIMRegisters
 4866 00cc 0346     		mov	r3, r0
1207:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4867              		.loc 5 1207 1
 4868 00ce 1846     		mov	r0, r3
 4869 00d0 1837     		adds	r7, r7, #24
 4870              	.LCFI297:
 4871              		.cfi_def_cfa_offset 8
 4872 00d2 BD46     		mov	sp, r7
 4873              	.LCFI298:
 4874              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 368


 4875              		@ sp needed
 4876 00d4 80BD     		pop	{r7, pc}
 4877              		.cfi_endproc
 4878              	.LFE1104:
 4880              		.section	.text.R3_1_TIMx_UP_IRQHandler,"ax",%progbits
 4881              		.align	1
 4882              		.global	R3_1_TIMx_UP_IRQHandler
 4883              		.syntax unified
 4884              		.thumb
 4885              		.thumb_func
 4887              	R3_1_TIMx_UP_IRQHandler:
 4888              	.LFB1105:
1208:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1209:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1210:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Contains the TIMx Update event interrupt.
1211:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
1212:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
1213:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1214:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** void * R3_1_TIMx_UP_IRQHandler( PWMC_R3_1_Handle_t * pHandle )
1215:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4889              		.loc 5 1215 1
 4890              		.cfi_startproc
 4891              		@ args = 0, pretend = 0, frame = 16
 4892              		@ frame_needed = 1, uses_anonymous_args = 0
 4893 0000 80B5     		push	{r7, lr}
 4894              	.LCFI299:
 4895              		.cfi_def_cfa_offset 8
 4896              		.cfi_offset 7, -8
 4897              		.cfi_offset 14, -4
 4898 0002 84B0     		sub	sp, sp, #16
 4899              	.LCFI300:
 4900              		.cfi_def_cfa_offset 24
 4901 0004 00AF     		add	r7, sp, #0
 4902              	.LCFI301:
 4903              		.cfi_def_cfa_register 7
 4904 0006 7860     		str	r0, [r7, #4]
1216:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 4905              		.loc 5 1216 31
 4906 0008 7B68     		ldr	r3, [r7, #4]
 4907 000a D3F8A030 		ldr	r3, [r3, #160]
 4908              		.loc 5 1216 17
 4909 000e 5B68     		ldr	r3, [r3, #4]
 4910 0010 FB60     		str	r3, [r7, #12]
1217:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 4911              		.loc 5 1217 31
 4912 0012 7B68     		ldr	r3, [r7, #4]
 4913 0014 D3F8A030 		ldr	r3, [r3, #160]
 4914              		.loc 5 1217 17
 4915 0018 1B68     		ldr	r3, [r3]
 4916 001a BB60     		str	r3, [r7, #8]
1218:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1219:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Change channels keeping equal to 1 element the sequencer length */
1220:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector]|pHandle->ADCTriggerEdge;
 4917              		.loc 5 1220 23
 4918 001c 7B68     		ldr	r3, [r7, #4]
 4919 001e D3F8A030 		ldr	r3, [r3, #160]
 4920              		.loc 5 1220 63
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 369


 4921 0022 7A68     		ldr	r2, [r7, #4]
 4922 0024 92F87C20 		ldrb	r2, [r2, #124]	@ zero_extendqisi2
 4923              		.loc 5 1220 47
 4924 0028 0232     		adds	r2, r2, #2
 4925 002a 53F82220 		ldr	r2, [r3, r2, lsl #2]
 4926              		.loc 5 1220 79
 4927 002e 7B68     		ldr	r3, [r7, #4]
 4928 0030 D3F89430 		ldr	r3, [r3, #148]
 4929              		.loc 5 1220 71
 4930 0034 1A43     		orrs	r2, r2, r3
 4931              		.loc 5 1220 14
 4932 0036 BB68     		ldr	r3, [r7, #8]
 4933 0038 DA64     		str	r2, [r3, #76]
1221:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1222:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_ADC_INJ_StartConversion(ADCx);
 4934              		.loc 5 1222 3
 4935 003a B868     		ldr	r0, [r7, #8]
 4936 003c FFF7FEFF 		bl	LL_ADC_INJ_StartConversion
1223:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1224:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* enable ADC trigger source */
1225:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_OC4REF);
 4937              		.loc 5 1225 3
 4938 0040 7021     		movs	r1, #112
 4939 0042 F868     		ldr	r0, [r7, #12]
 4940 0044 FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
1226:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  
1227:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* reset default edge detection trigger */
1228:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 4941              		.loc 5 1228 27
 4942 0048 7B68     		ldr	r3, [r7, #4]
 4943 004a 4022     		movs	r2, #64
 4944 004c C3F89420 		str	r2, [r3, #148]
1229:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1230:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return &( pHandle->_Super.Motor );
 4945              		.loc 5 1230 10
 4946 0050 7B68     		ldr	r3, [r7, #4]
 4947 0052 7A33     		adds	r3, r3, #122
1231:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 4948              		.loc 5 1231 1
 4949 0054 1846     		mov	r0, r3
 4950 0056 1037     		adds	r7, r7, #16
 4951              	.LCFI302:
 4952              		.cfi_def_cfa_offset 8
 4953 0058 BD46     		mov	sp, r7
 4954              	.LCFI303:
 4955              		.cfi_def_cfa_register 13
 4956              		@ sp needed
 4957 005a 80BD     		pop	{r7, pc}
 4958              		.cfi_endproc
 4959              	.LFE1105:
 4961              		.section	.text.R3_1_RLDetectionModeEnable,"ax",%progbits
 4962              		.align	1
 4963              		.global	R3_1_RLDetectionModeEnable
 4964              		.syntax unified
 4965              		.thumb
 4966              		.thumb_func
 4968              	R3_1_RLDetectionModeEnable:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 370


 4969              	.LFB1106:
1232:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1233:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1234:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Sets the PWM mode for R/L detection.
1235:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
1236:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1237:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1238:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** void R3_1_RLDetectionModeEnable( PWMC_Handle_t * pHdl )
1239:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 4970              		.loc 5 1239 1
 4971              		.cfi_startproc
 4972              		@ args = 0, pretend = 0, frame = 16
 4973              		@ frame_needed = 1, uses_anonymous_args = 0
 4974 0000 80B5     		push	{r7, lr}
 4975              	.LCFI304:
 4976              		.cfi_def_cfa_offset 8
 4977              		.cfi_offset 7, -8
 4978              		.cfi_offset 14, -4
 4979 0002 84B0     		sub	sp, sp, #16
 4980              	.LCFI305:
 4981              		.cfi_def_cfa_offset 24
 4982 0004 00AF     		add	r7, sp, #0
 4983              	.LCFI306:
 4984              		.cfi_def_cfa_register 7
 4985 0006 7860     		str	r0, [r7, #4]
1240:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1241:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1242:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1243:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 4986              		.loc 5 1243 24
 4987 0008 7B68     		ldr	r3, [r7, #4]
 4988 000a FB60     		str	r3, [r7, #12]
1244:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1245:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1246:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1247:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 4989              		.loc 5 1247 31
 4990 000c FB68     		ldr	r3, [r7, #12]
 4991 000e D3F8A030 		ldr	r3, [r3, #160]
 4992              		.loc 5 1247 17
 4993 0012 5B68     		ldr	r3, [r3, #4]
 4994 0014 BB60     		str	r3, [r7, #8]
1248:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1249:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( pHandle->_Super.RLDetectionMode == false )
 4995              		.loc 5 1249 23
 4996 0016 FB68     		ldr	r3, [r7, #12]
 4997 0018 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
 4998              		.loc 5 1249 40
 4999 001c 83F00103 		eor	r3, r3, #1
 5000 0020 DBB2     		uxtb	r3, r3
 5001              		.loc 5 1249 6
 5002 0022 002B     		cmp	r3, #0
 5003 0024 45D0     		beq	.L242
1250:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1251:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /*  Channel1 configuration */
1252:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH1, LL_TIM_OCMODE_PWM1 );
 5004              		.loc 5 1252 5
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 371


 5005 0026 6022     		movs	r2, #96
 5006 0028 0121     		movs	r1, #1
 5007 002a B868     		ldr	r0, [r7, #8]
 5008 002c FFF7FEFF 		bl	LL_TIM_OC_SetMode
1253:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH1 );
 5009              		.loc 5 1253 5
 5010 0030 0121     		movs	r1, #1
 5011 0032 B868     		ldr	r0, [r7, #8]
 5012 0034 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
1254:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH1N );
 5013              		.loc 5 1254 5
 5014 0038 0421     		movs	r1, #4
 5015 003a B868     		ldr	r0, [r7, #8]
 5016 003c FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
1255:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1256:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetCompareCH1( TIMx, 0u );
 5017              		.loc 5 1256 5
 5018 0040 0021     		movs	r1, #0
 5019 0042 B868     		ldr	r0, [r7, #8]
 5020 0044 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
1257:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1258:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /*  Channel2 configuration */
1259:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 5021              		.loc 5 1259 27
 5022 0048 FB68     		ldr	r3, [r7, #12]
 5023 004a 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5024              		.loc 5 1259 8
 5025 004e 012B     		cmp	r3, #1
 5026 0050 0DD1     		bne	.L243
1260:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1261:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_ACTIVE );
 5027              		.loc 5 1261 7
 5028 0052 1022     		movs	r2, #16
 5029 0054 1021     		movs	r1, #16
 5030 0056 B868     		ldr	r0, [r7, #8]
 5031 0058 FFF7FEFF 		bl	LL_TIM_OC_SetMode
1262:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH2 );
 5032              		.loc 5 1262 7
 5033 005c 1021     		movs	r1, #16
 5034 005e B868     		ldr	r0, [r7, #8]
 5035 0060 FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
1263:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH2N );
 5036              		.loc 5 1263 7
 5037 0064 4021     		movs	r1, #64
 5038 0066 B868     		ldr	r0, [r7, #8]
 5039 0068 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
 5040 006c 11E0     		b	.L244
 5041              	.L243:
1264:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1265:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 5042              		.loc 5 1265 32
 5043 006e FB68     		ldr	r3, [r7, #12]
 5044 0070 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5045              		.loc 5 1265 13
 5046 0074 022B     		cmp	r3, #2
 5047 0076 0CD1     		bne	.L244
1266:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 372


1267:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_INACTIVE );
 5048              		.loc 5 1267 7
 5049 0078 2022     		movs	r2, #32
 5050 007a 1021     		movs	r1, #16
 5051 007c B868     		ldr	r0, [r7, #8]
 5052 007e FFF7FEFF 		bl	LL_TIM_OC_SetMode
1268:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH2 );
 5053              		.loc 5 1268 7
 5054 0082 1021     		movs	r1, #16
 5055 0084 B868     		ldr	r0, [r7, #8]
 5056 0086 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
1269:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH2N );
 5057              		.loc 5 1269 7
 5058 008a 4021     		movs	r1, #64
 5059 008c B868     		ldr	r0, [r7, #8]
 5060 008e FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
 5061              	.L244:
1270:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1271:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
1272:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1273:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1274:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1275:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /*  Channel3 configuration */
1276:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH3, LL_TIM_OCMODE_PWM2 );
 5062              		.loc 5 1276 5
 5063 0092 7022     		movs	r2, #112
 5064 0094 4FF48071 		mov	r1, #256
 5065 0098 B868     		ldr	r0, [r7, #8]
 5066 009a FFF7FEFF 		bl	LL_TIM_OC_SetMode
1277:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH3 );
 5067              		.loc 5 1277 5
 5068 009e 4FF48071 		mov	r1, #256
 5069 00a2 B868     		ldr	r0, [r7, #8]
 5070 00a4 FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
1278:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH3N );
 5071              		.loc 5 1278 5
 5072 00a8 4FF48061 		mov	r1, #1024
 5073 00ac B868     		ldr	r0, [r7, #8]
 5074 00ae FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
 5075              	.L242:
1279:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1280:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1281:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 5076              		.loc 5 1281 40
 5077 00b2 FB68     		ldr	r3, [r7, #12]
 5078 00b4 094A     		ldr	r2, .L245
 5079 00b6 1A60     		str	r2, [r3]
1282:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 5080              		.loc 5 1282 38
 5081 00b8 FB68     		ldr	r3, [r7, #12]
 5082 00ba 094A     		ldr	r2, .L245+4
 5083 00bc 1A61     		str	r2, [r3, #16]
1283:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.pFctSwitchOnPwm = &R3_1_RLSwitchOnPWM;
 5084              		.loc 5 1283 35
 5085 00be FB68     		ldr	r3, [r7, #12]
 5086 00c0 084A     		ldr	r2, .L245+8
 5087 00c2 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 373


1284:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 5088              		.loc 5 1284 36
 5089 00c4 FB68     		ldr	r3, [r7, #12]
 5090 00c6 084A     		ldr	r2, .L245+12
 5091 00c8 5A60     		str	r2, [r3, #4]
1285:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1286:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.RLDetectionMode = true;
 5092              		.loc 5 1286 35
 5093 00ca FB68     		ldr	r3, [r7, #12]
 5094 00cc 0122     		movs	r2, #1
 5095 00ce 83F88020 		strb	r2, [r3, #128]
1287:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 5096              		.loc 5 1287 1
 5097 00d2 00BF     		nop
 5098 00d4 1037     		adds	r7, r7, #16
 5099              	.LCFI307:
 5100              		.cfi_def_cfa_offset 8
 5101 00d6 BD46     		mov	sp, r7
 5102              	.LCFI308:
 5103              		.cfi_def_cfa_register 13
 5104              		@ sp needed
 5105 00d8 80BD     		pop	{r7, pc}
 5106              	.L246:
 5107 00da 00BF     		.align	2
 5108              	.L245:
 5109 00dc 00000000 		.word	R3_1_RLGetPhaseCurrents
 5110 00e0 00000000 		.word	R3_1_RLTurnOnLowSides
 5111 00e4 00000000 		.word	R3_1_RLSwitchOnPWM
 5112 00e8 00000000 		.word	R3_1_SwitchOffPWM
 5113              		.cfi_endproc
 5114              	.LFE1106:
 5116              		.section	.text.R3_1_RLDetectionModeDisable,"ax",%progbits
 5117              		.align	1
 5118              		.global	R3_1_RLDetectionModeDisable
 5119              		.syntax unified
 5120              		.thumb
 5121              		.thumb_func
 5123              	R3_1_RLDetectionModeDisable:
 5124              	.LFB1107:
1288:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1289:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1290:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Disables the PWM mode for R/L detection.
1291:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
1292:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1293:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1294:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** void R3_1_RLDetectionModeDisable( PWMC_Handle_t * pHdl )
1295:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 5125              		.loc 5 1295 1
 5126              		.cfi_startproc
 5127              		@ args = 0, pretend = 0, frame = 16
 5128              		@ frame_needed = 1, uses_anonymous_args = 0
 5129 0000 80B5     		push	{r7, lr}
 5130              	.LCFI309:
 5131              		.cfi_def_cfa_offset 8
 5132              		.cfi_offset 7, -8
 5133              		.cfi_offset 14, -4
 5134 0002 84B0     		sub	sp, sp, #16
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 374


 5135              	.LCFI310:
 5136              		.cfi_def_cfa_offset 24
 5137 0004 00AF     		add	r7, sp, #0
 5138              	.LCFI311:
 5139              		.cfi_def_cfa_register 7
 5140 0006 7860     		str	r0, [r7, #4]
1296:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1297:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1298:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1299:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 5141              		.loc 5 1299 24
 5142 0008 7B68     		ldr	r3, [r7, #4]
 5143 000a FB60     		str	r3, [r7, #12]
1300:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1301:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1302:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1303:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 5144              		.loc 5 1303 31
 5145 000c FB68     		ldr	r3, [r7, #12]
 5146 000e D3F8A030 		ldr	r3, [r3, #160]
 5147              		.loc 5 1303 17
 5148 0012 5B68     		ldr	r3, [r3, #4]
 5149 0014 BB60     		str	r3, [r7, #8]
1304:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1305:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( pHandle->_Super.RLDetectionMode == true )
 5150              		.loc 5 1305 23
 5151 0016 FB68     		ldr	r3, [r7, #12]
 5152 0018 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
 5153              		.loc 5 1305 6
 5154 001c 002B     		cmp	r3, #0
 5155 001e 00F09180 		beq	.L257
1306:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1307:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Repetition Counter of TIM1 User value reactivation BEGIN*/
1308:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1309:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* The folowing while cycles ensure the identification of the positive counting mode of TIM1
1310:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      * for correct reactivation of Repetition Counter value of TIM1.*/
1311:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1312:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Wait the change of Counter Direction of TIM1 from Up-Direction to Down-Direction*/
1313:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     while ( ( TIMx->CR1 & DIR_MASK ) == 0u )
 5156              		.loc 5 1313 11
 5157 0022 00BF     		nop
 5158              	.L249:
 5159              		.loc 5 1313 19 discriminator 1
 5160 0024 BB68     		ldr	r3, [r7, #8]
 5161 0026 1B68     		ldr	r3, [r3]
 5162              		.loc 5 1313 25 discriminator 1
 5163 0028 03F01003 		and	r3, r3, #16
 5164              		.loc 5 1313 11 discriminator 1
 5165 002c 002B     		cmp	r3, #0
 5166 002e F9D0     		beq	.L249
1314:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1315:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1316:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /* Wait the change of Counter Direction of TIM1 from Down-Direction to Up-Direction.*/
1317:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     while ( ( TIMx->CR1 & DIR_MASK ) == DIR_MASK )
 5167              		.loc 5 1317 11
 5168 0030 00BF     		nop
 5169              	.L250:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 375


 5170              		.loc 5 1317 19 discriminator 1
 5171 0032 BB68     		ldr	r3, [r7, #8]
 5172 0034 1B68     		ldr	r3, [r3]
 5173              		.loc 5 1317 25 discriminator 1
 5174 0036 03F01003 		and	r3, r3, #16
 5175              		.loc 5 1317 11 discriminator 1
 5176 003a 102B     		cmp	r3, #16
 5177 003c F9D0     		beq	.L250
1318:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1319:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1320:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1321:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /*  Channel1 configuration */
1322:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH1, LL_TIM_OCMODE_PWM1 );
 5178              		.loc 5 1322 5
 5179 003e 6022     		movs	r2, #96
 5180 0040 0121     		movs	r1, #1
 5181 0042 B868     		ldr	r0, [r7, #8]
 5182 0044 FFF7FEFF 		bl	LL_TIM_OC_SetMode
1323:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH1 );
 5183              		.loc 5 1323 5
 5184 0048 0121     		movs	r1, #1
 5185 004a B868     		ldr	r0, [r7, #8]
 5186 004c FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
1324:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1325:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 5187              		.loc 5 1325 27
 5188 0050 FB68     		ldr	r3, [r7, #12]
 5189 0052 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5190              		.loc 5 1325 8
 5191 0056 012B     		cmp	r3, #1
 5192 0058 04D1     		bne	.L251
1326:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1327:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH1N );
 5193              		.loc 5 1327 7
 5194 005a 0421     		movs	r1, #4
 5195 005c B868     		ldr	r0, [r7, #8]
 5196 005e FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
 5197 0062 08E0     		b	.L252
 5198              	.L251:
1328:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1329:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 5199              		.loc 5 1329 32
 5200 0064 FB68     		ldr	r3, [r7, #12]
 5201 0066 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5202              		.loc 5 1329 13
 5203 006a 022B     		cmp	r3, #2
 5204 006c 03D1     		bne	.L252
1330:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1331:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH1N );
 5205              		.loc 5 1331 7
 5206 006e 0421     		movs	r1, #4
 5207 0070 B868     		ldr	r0, [r7, #8]
 5208 0072 FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
 5209              	.L252:
1332:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1333:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
1334:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 376


1335:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1336:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1337:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 5210              		.loc 5 1337 57
 5211 0076 FB68     		ldr	r3, [r7, #12]
 5212 0078 B3F89830 		ldrh	r3, [r3, #152]
 5213              		.loc 5 1337 5
 5214 007c 5B08     		lsrs	r3, r3, #1
 5215 007e 9BB2     		uxth	r3, r3
 5216 0080 1946     		mov	r1, r3
 5217 0082 B868     		ldr	r0, [r7, #8]
 5218 0084 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
1338:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1339:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /*  Channel2 configuration */
1340:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_PWM1 );
 5219              		.loc 5 1340 5
 5220 0088 6022     		movs	r2, #96
 5221 008a 1021     		movs	r1, #16
 5222 008c B868     		ldr	r0, [r7, #8]
 5223 008e FFF7FEFF 		bl	LL_TIM_OC_SetMode
1341:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH2 );
 5224              		.loc 5 1341 5
 5225 0092 1021     		movs	r1, #16
 5226 0094 B868     		ldr	r0, [r7, #8]
 5227 0096 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
1342:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1343:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 5228              		.loc 5 1343 27
 5229 009a FB68     		ldr	r3, [r7, #12]
 5230 009c 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5231              		.loc 5 1343 8
 5232 00a0 012B     		cmp	r3, #1
 5233 00a2 04D1     		bne	.L253
1344:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1345:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH2N );
 5234              		.loc 5 1345 7
 5235 00a4 4021     		movs	r1, #64
 5236 00a6 B868     		ldr	r0, [r7, #8]
 5237 00a8 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
 5238 00ac 08E0     		b	.L254
 5239              	.L253:
1346:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1347:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 5240              		.loc 5 1347 32
 5241 00ae FB68     		ldr	r3, [r7, #12]
 5242 00b0 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5243              		.loc 5 1347 13
 5244 00b4 022B     		cmp	r3, #2
 5245 00b6 03D1     		bne	.L254
1348:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1349:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH2N );
 5246              		.loc 5 1349 7
 5247 00b8 4021     		movs	r1, #64
 5248 00ba B868     		ldr	r0, [r7, #8]
 5249 00bc FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
 5250              	.L254:
1350:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 377


1351:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
1352:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1353:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1354:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1355:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetCompareCH2( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 5251              		.loc 5 1355 57
 5252 00c0 FB68     		ldr	r3, [r7, #12]
 5253 00c2 B3F89830 		ldrh	r3, [r3, #152]
 5254              		.loc 5 1355 5
 5255 00c6 5B08     		lsrs	r3, r3, #1
 5256 00c8 9BB2     		uxth	r3, r3
 5257 00ca 1946     		mov	r1, r3
 5258 00cc B868     		ldr	r0, [r7, #8]
 5259 00ce FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH2
1356:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1357:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     /*  Channel3 configuration */
1358:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetMode( TIMx, LL_TIM_CHANNEL_CH3, LL_TIM_OCMODE_PWM1 );
 5260              		.loc 5 1358 5
 5261 00d2 6022     		movs	r2, #96
 5262 00d4 4FF48071 		mov	r1, #256
 5263 00d8 B868     		ldr	r0, [r7, #8]
 5264 00da FFF7FEFF 		bl	LL_TIM_OC_SetMode
1359:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH3 );
 5265              		.loc 5 1359 5
 5266 00de 4FF48071 		mov	r1, #256
 5267 00e2 B868     		ldr	r0, [r7, #8]
 5268 00e4 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
1360:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1361:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( ( pHandle->_Super.LowSideOutputs ) == LS_PWM_TIMER )
 5269              		.loc 5 1361 27
 5270 00e8 FB68     		ldr	r3, [r7, #12]
 5271 00ea 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5272              		.loc 5 1361 8
 5273 00ee 012B     		cmp	r3, #1
 5274 00f0 05D1     		bne	.L255
1362:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1363:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH3N );
 5275              		.loc 5 1363 7
 5276 00f2 4FF48061 		mov	r1, #1024
 5277 00f6 B868     		ldr	r0, [r7, #8]
 5278 00f8 FFF7FEFF 		bl	LL_TIM_CC_EnableChannel
 5279 00fc 09E0     		b	.L256
 5280              	.L255:
1364:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1365:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 5281              		.loc 5 1365 32
 5282 00fe FB68     		ldr	r3, [r7, #12]
 5283 0100 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5284              		.loc 5 1365 13
 5285 0104 022B     		cmp	r3, #2
 5286 0106 04D1     		bne	.L256
1366:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1367:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH3N );
 5287              		.loc 5 1367 7
 5288 0108 4FF48061 		mov	r1, #1024
 5289 010c B868     		ldr	r0, [r7, #8]
 5290 010e FFF7FEFF 		bl	LL_TIM_CC_DisableChannel
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 378


 5291              	.L256:
1368:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1369:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
1370:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1371:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1372:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1373:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_TIM_OC_SetCompareCH3( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 5292              		.loc 5 1373 57
 5293 0112 FB68     		ldr	r3, [r7, #12]
 5294 0114 B3F89830 		ldrh	r3, [r3, #152]
 5295              		.loc 5 1373 5
 5296 0118 5B08     		lsrs	r3, r3, #1
 5297 011a 9BB2     		uxth	r3, r3
 5298 011c 1946     		mov	r1, r3
 5299 011e B868     		ldr	r0, [r7, #8]
 5300 0120 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH3
1374:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     
1375:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 5301              		.loc 5 1375 42
 5302 0124 FB68     		ldr	r3, [r7, #12]
 5303 0126 094A     		ldr	r2, .L258
 5304 0128 1A60     		str	r2, [r3]
1376:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 5305              		.loc 5 1376 40
 5306 012a FB68     		ldr	r3, [r7, #12]
 5307 012c 084A     		ldr	r2, .L258+4
 5308 012e 1A61     		str	r2, [r3, #16]
1377:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctSwitchOnPwm = &R3_1_SwitchOnPWM;
 5309              		.loc 5 1377 37
 5310 0130 FB68     		ldr	r3, [r7, #12]
 5311 0132 084A     		ldr	r2, .L258+8
 5312 0134 9A60     		str	r2, [r3, #8]
1378:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 5313              		.loc 5 1378 38
 5314 0136 FB68     		ldr	r3, [r7, #12]
 5315 0138 074A     		ldr	r2, .L258+12
 5316 013a 5A60     		str	r2, [r3, #4]
1379:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1380:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.RLDetectionMode = false;
 5317              		.loc 5 1380 37
 5318 013c FB68     		ldr	r3, [r7, #12]
 5319 013e 0022     		movs	r2, #0
 5320 0140 83F88020 		strb	r2, [r3, #128]
 5321              	.L257:
1381:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1382:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 5322              		.loc 5 1382 1
 5323 0144 00BF     		nop
 5324 0146 1037     		adds	r7, r7, #16
 5325              	.LCFI312:
 5326              		.cfi_def_cfa_offset 8
 5327 0148 BD46     		mov	sp, r7
 5328              	.LCFI313:
 5329              		.cfi_def_cfa_register 13
 5330              		@ sp needed
 5331 014a 80BD     		pop	{r7, pc}
 5332              	.L259:
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 379


 5333              		.align	2
 5334              	.L258:
 5335 014c 00000000 		.word	R3_1_GetPhaseCurrents
 5336 0150 00000000 		.word	R3_1_TurnOnLowSides
 5337 0154 00000000 		.word	R3_1_SwitchOnPWM
 5338 0158 00000000 		.word	R3_1_SwitchOffPWM
 5339              		.cfi_endproc
 5340              	.LFE1107:
 5342              		.section	.text.R3_1_RLDetectionModeSetDuty,"ax",%progbits
 5343              		.align	1
 5344              		.global	R3_1_RLDetectionModeSetDuty
 5345              		.syntax unified
 5346              		.thumb
 5347              		.thumb_func
 5349              	R3_1_RLDetectionModeSetDuty:
 5350              	.LFB1108:
1383:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1384:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1385:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Sets the PWM dutycycle for R/L detection.
1386:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
1387:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1388:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  hDuty: Duty cycle to apply, written in uint16_t.
1389:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @retval Returns #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
1390:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         set too late for being taken into account in the next PWM cycle.
1391:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1392:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** uint16_t R3_1_RLDetectionModeSetDuty( PWMC_Handle_t * pHdl, uint16_t hDuty )
1393:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 5351              		.loc 5 1393 1
 5352              		.cfi_startproc
 5353              		@ args = 0, pretend = 0, frame = 24
 5354              		@ frame_needed = 1, uses_anonymous_args = 0
 5355 0000 80B5     		push	{r7, lr}
 5356              	.LCFI314:
 5357              		.cfi_def_cfa_offset 8
 5358              		.cfi_offset 7, -8
 5359              		.cfi_offset 14, -4
 5360 0002 86B0     		sub	sp, sp, #24
 5361              	.LCFI315:
 5362              		.cfi_def_cfa_offset 32
 5363 0004 00AF     		add	r7, sp, #0
 5364              	.LCFI316:
 5365              		.cfi_def_cfa_register 7
 5366 0006 7860     		str	r0, [r7, #4]
 5367 0008 0B46     		mov	r3, r1
 5368 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1394:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1395:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1396:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1397:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 5369              		.loc 5 1397 24
 5370 000c 7B68     		ldr	r3, [r7, #4]
 5371 000e 3B61     		str	r3, [r7, #16]
1398:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1399:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1400:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1401:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 5372              		.loc 5 1401 31
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 380


 5373 0010 3B69     		ldr	r3, [r7, #16]
 5374 0012 D3F8A030 		ldr	r3, [r3, #160]
 5375              		.loc 5 1401 17
 5376 0016 5B68     		ldr	r3, [r3, #4]
 5377 0018 FB60     		str	r3, [r7, #12]
1402:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint32_t val;
1403:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   uint16_t hAux;
1404:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1405:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 5378              		.loc 5 1405 32
 5379 001a 3B69     		ldr	r3, [r7, #16]
 5380 001c B3F89830 		ldrh	r3, [r3, #152]
 5381              		.loc 5 1405 11
 5382 0020 1A46     		mov	r2, r3
 5383              		.loc 5 1405 53
 5384 0022 7B88     		ldrh	r3, [r7, #2]
 5385              		.loc 5 1405 51
 5386 0024 02FB03F3 		mul	r3, r2, r3
 5387              		.loc 5 1405 7
 5388 0028 1B0C     		lsrs	r3, r3, #16
 5389 002a BB60     		str	r3, [r7, #8]
1406:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.CntPhA = ( uint16_t )( val );
 5390              		.loc 5 1406 28
 5391 002c BB68     		ldr	r3, [r7, #8]
 5392 002e 9AB2     		uxth	r2, r3
 5393              		.loc 5 1406 26
 5394 0030 3B69     		ldr	r3, [r7, #16]
 5395 0032 A3F85020 		strh	r2, [r3, #80]	@ movhi
1407:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1408:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* set sector in order to sample phase B */
1409:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.Sector = SECTOR_4;
 5396              		.loc 5 1409 26
 5397 0036 3B69     		ldr	r3, [r7, #16]
 5398 0038 0322     		movs	r2, #3
 5399 003a 83F87C20 		strb	r2, [r3, #124]
1410:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1411:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* TIM1 Channel 1 Duty Cycle configuration.
1412:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****    * In RL Detection mode only the Up-side device of Phase A are controlled*/
1413:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1(TIMx, ( uint32_t )pHandle->_Super.CntPhA);
 5400              		.loc 5 1413 60
 5401 003e 3B69     		ldr	r3, [r7, #16]
 5402 0040 B3F85030 		ldrh	r3, [r3, #80]
 5403              		.loc 5 1413 3
 5404 0044 1946     		mov	r1, r3
 5405 0046 F868     		ldr	r0, [r7, #12]
 5406 0048 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
1414:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1415:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Limit for update event */
1416:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Check the status flag. If an update event has occurred before to set new
1417:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   values of regs the FOC rate is too high */
1418:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 5407              		.loc 5 1418 13
 5408 004c FB68     		ldr	r3, [r7, #12]
 5409 004e 5B68     		ldr	r3, [r3, #4]
 5410              		.loc 5 1418 20
 5411 0050 03F07003 		and	r3, r3, #112
 5412              		.loc 5 1418 6
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 381


 5413 0054 002B     		cmp	r3, #0
 5414 0056 02D0     		beq	.L261
1419:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1420:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hAux = MC_DURATION;
 5415              		.loc 5 1420 10
 5416 0058 0123     		movs	r3, #1
 5417 005a FB82     		strh	r3, [r7, #22]	@ movhi
 5418 005c 01E0     		b	.L262
 5419              	.L261:
1421:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1422:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   else
1423:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1424:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hAux = MC_NO_ERROR;
 5420              		.loc 5 1424 10
 5421 005e 0023     		movs	r3, #0
 5422 0060 FB82     		strh	r3, [r7, #22]	@ movhi
 5423              	.L262:
1425:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1426:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( pHandle->_Super.SWerror == 1u )
 5424              		.loc 5 1426 23
 5425 0062 3B69     		ldr	r3, [r7, #16]
 5426 0064 B3F85630 		ldrh	r3, [r3, #86]
 5427              		.loc 5 1426 6
 5428 0068 012B     		cmp	r3, #1
 5429 006a 05D1     		bne	.L263
1427:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1428:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     hAux = MC_DURATION;
 5430              		.loc 5 1428 10
 5431 006c 0123     		movs	r3, #1
 5432 006e FB82     		strh	r3, [r7, #22]	@ movhi
1429:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     pHandle->_Super.SWerror = 0u;
 5433              		.loc 5 1429 29
 5434 0070 3B69     		ldr	r3, [r7, #16]
 5435 0072 0022     		movs	r2, #0
 5436 0074 A3F85620 		strh	r2, [r3, #86]	@ movhi
 5437              	.L263:
1430:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1431:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return hAux;
 5438              		.loc 5 1431 10
 5439 0078 FB8A     		ldrh	r3, [r7, #22]
1432:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 5440              		.loc 5 1432 1
 5441 007a 1846     		mov	r0, r3
 5442 007c 1837     		adds	r7, r7, #24
 5443              	.LCFI317:
 5444              		.cfi_def_cfa_offset 8
 5445 007e BD46     		mov	sp, r7
 5446              	.LCFI318:
 5447              		.cfi_def_cfa_register 13
 5448              		@ sp needed
 5449 0080 80BD     		pop	{r7, pc}
 5450              		.cfi_endproc
 5451              	.LFE1108:
 5453              		.section	.text.R3_1_RLGetPhaseCurrents,"ax",%progbits
 5454              		.align	1
 5455              		.syntax unified
 5456              		.thumb
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 382


 5457              		.thumb_func
 5459              	R3_1_RLGetPhaseCurrents:
 5460              	.LFB1109:
1433:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1434:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1435:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Computes and stores into @p pHandle latest converted motor phase currents
1436:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         during RL detection phase.
1437:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
1438:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1439:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pStator_Currents: Pointer to the structure that will receive motor current
1440:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *         of phase A and B in ab_t format.
1441:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1442:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** static void R3_1_RLGetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
1443:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 5461              		.loc 5 1443 1
 5462              		.cfi_startproc
 5463              		@ args = 0, pretend = 0, frame = 24
 5464              		@ frame_needed = 1, uses_anonymous_args = 0
 5465 0000 80B5     		push	{r7, lr}
 5466              	.LCFI319:
 5467              		.cfi_def_cfa_offset 8
 5468              		.cfi_offset 7, -8
 5469              		.cfi_offset 14, -4
 5470 0002 86B0     		sub	sp, sp, #24
 5471              	.LCFI320:
 5472              		.cfi_def_cfa_offset 32
 5473 0004 00AF     		add	r7, sp, #0
 5474              	.LCFI321:
 5475              		.cfi_def_cfa_register 7
 5476 0006 7860     		str	r0, [r7, #4]
 5477 0008 3960     		str	r1, [r7]
1444:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1445:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1446:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1447:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 5478              		.loc 5 1447 24
 5479 000a 7B68     		ldr	r3, [r7, #4]
 5480 000c 3B61     		str	r3, [r7, #16]
1448:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1449:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1450:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1451:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 5481              		.loc 5 1451 31
 5482 000e 3B69     		ldr	r3, [r7, #16]
 5483 0010 D3F8A030 		ldr	r3, [r3, #160]
 5484              		.loc 5 1451 17
 5485 0014 5B68     		ldr	r3, [r3, #4]
 5486 0016 FB60     		str	r3, [r7, #12]
1452:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 5487              		.loc 5 1452 31
 5488 0018 3B69     		ldr	r3, [r7, #16]
 5489 001a D3F8A030 		ldr	r3, [r3, #160]
 5490              		.loc 5 1452 17
 5491 001e 1B68     		ldr	r3, [r3]
 5492 0020 BB60     		str	r3, [r7, #8]
1453:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   int32_t wAux;
1454:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 383


1455:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* disable ADC trigger source */
1456:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
 5493              		.loc 5 1456 3
 5494 0022 0021     		movs	r1, #0
 5495 0024 F868     		ldr	r0, [r7, #12]
 5496 0026 FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
1457:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1458:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)ADCx->JDR2;
 5497              		.loc 5 1458 28
 5498 002a 3B69     		ldr	r3, [r7, #16]
 5499 002c D3F88C30 		ldr	r3, [r3, #140]
 5500              		.loc 5 1458 10
 5501 0030 1A46     		mov	r2, r3
 5502              		.loc 5 1458 60
 5503 0032 BB68     		ldr	r3, [r7, #8]
 5504 0034 D3F88430 		ldr	r3, [r3, #132]
 5505              		.loc 5 1458 8
 5506 0038 D31A     		subs	r3, r2, r3
 5507 003a 7B61     		str	r3, [r7, #20]
1459:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1460:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Check saturation */
1461:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( wAux > -INT16_MAX )
 5508              		.loc 5 1461 6
 5509 003c 7B69     		ldr	r3, [r7, #20]
 5510 003e 0D4A     		ldr	r2, .L268
 5511 0040 9342     		cmp	r3, r2
 5512 0042 08DB     		blt	.L266
1462:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1463:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( wAux < INT16_MAX )
 5513              		.loc 5 1463 8
 5514 0044 7B69     		ldr	r3, [r7, #20]
 5515 0046 47F6FE72 		movw	r2, #32766
 5516 004a 9342     		cmp	r3, r2
 5517 004c 05DD     		ble	.L267
1464:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1465:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1466:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
1467:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1468:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       wAux = INT16_MAX;
 5518              		.loc 5 1468 12
 5519 004e 47F6FF73 		movw	r3, #32767
 5520 0052 7B61     		str	r3, [r7, #20]
 5521 0054 01E0     		b	.L267
 5522              	.L266:
1469:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1470:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1471:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   else
1472:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1473:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     wAux = -INT16_MAX;
 5523              		.loc 5 1473 10
 5524 0056 084B     		ldr	r3, .L268+4
 5525 0058 7B61     		str	r3, [r7, #20]
 5526              	.L267:
1474:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1475:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* First value read of Phase B*/
1476:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pStator_Currents->a = ( int16_t )( wAux );
 5527              		.loc 5 1476 25
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 384


 5528 005a 7B69     		ldr	r3, [r7, #20]
 5529 005c 1AB2     		sxth	r2, r3
 5530              		.loc 5 1476 23
 5531 005e 3B68     		ldr	r3, [r7]
 5532 0060 1A80     		strh	r2, [r3]	@ movhi
1477:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pStator_Currents->b = ( int16_t )( wAux );
 5533              		.loc 5 1477 25
 5534 0062 7B69     		ldr	r3, [r7, #20]
 5535 0064 1AB2     		sxth	r2, r3
 5536              		.loc 5 1477 23
 5537 0066 3B68     		ldr	r3, [r7]
 5538 0068 5A80     		strh	r2, [r3, #2]	@ movhi
1478:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1479:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 5539              		.loc 5 1479 1
 5540 006a 00BF     		nop
 5541 006c 1837     		adds	r7, r7, #24
 5542              	.LCFI322:
 5543              		.cfi_def_cfa_offset 8
 5544 006e BD46     		mov	sp, r7
 5545              	.LCFI323:
 5546              		.cfi_def_cfa_register 13
 5547              		@ sp needed
 5548 0070 80BD     		pop	{r7, pc}
 5549              	.L269:
 5550 0072 00BF     		.align	2
 5551              	.L268:
 5552 0074 0280FFFF 		.word	-32766
 5553 0078 0180FFFF 		.word	-32767
 5554              		.cfi_endproc
 5555              	.LFE1109:
 5557              		.section	.text.R3_1_RLTurnOnLowSides,"ax",%progbits
 5558              		.align	1
 5559              		.syntax unified
 5560              		.thumb
 5561              		.thumb_func
 5563              	R3_1_RLTurnOnLowSides:
 5564              	.LFB1110:
1480:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1481:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1482:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Turns on low sides switches.
1483:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
1484:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * This function is intended to be used for charging boot capacitors
1485:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * of driving section. It has to be called at each motor start-up when
1486:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * using high voltage drivers.
1487:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * This function is specific for RL detection phase.
1488:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
1489:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1490:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  ticks: Duty cycle of the boot capacitors charge, specific to motor.
1491:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1492:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** static void R3_1_RLTurnOnLowSides( PWMC_Handle_t * pHdl, uint32_t ticks )
1493:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 5565              		.loc 5 1493 1
 5566              		.cfi_startproc
 5567              		@ args = 0, pretend = 0, frame = 16
 5568              		@ frame_needed = 1, uses_anonymous_args = 0
 5569 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 385


 5570              	.LCFI324:
 5571              		.cfi_def_cfa_offset 8
 5572              		.cfi_offset 7, -8
 5573              		.cfi_offset 14, -4
 5574 0002 84B0     		sub	sp, sp, #16
 5575              	.LCFI325:
 5576              		.cfi_def_cfa_offset 24
 5577 0004 00AF     		add	r7, sp, #0
 5578              	.LCFI326:
 5579              		.cfi_def_cfa_register 7
 5580 0006 7860     		str	r0, [r7, #4]
 5581 0008 3960     		str	r1, [r7]
1494:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1495:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1496:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1497:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 5582              		.loc 5 1497 24
 5583 000a 7B68     		ldr	r3, [r7, #4]
 5584 000c FB60     		str	r3, [r7, #12]
1498:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1499:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1500:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1501:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 5585              		.loc 5 1501 31
 5586 000e FB68     		ldr	r3, [r7, #12]
 5587 0010 D3F8A030 		ldr	r3, [r3, #160]
 5588              		.loc 5 1501 17
 5589 0014 5B68     		ldr	r3, [r3, #4]
 5590 0016 BB60     		str	r3, [r7, #8]
1502:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1503:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /*Turn on the phase A low side switch */
1504:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1(TIMx, 0u);
 5591              		.loc 5 1504 3
 5592 0018 0021     		movs	r1, #0
 5593 001a B868     		ldr	r0, [r7, #8]
 5594 001c FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
1505:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1506:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Clear Update Flag */
1507:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 5595              		.loc 5 1507 3
 5596 0020 B868     		ldr	r0, [r7, #8]
 5597 0022 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1508:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1509:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Wait until next update */
1510:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 5598              		.loc 5 1510 9
 5599 0026 00BF     		nop
 5600              	.L271:
 5601              		.loc 5 1510 11 discriminator 1
 5602 0028 B868     		ldr	r0, [r7, #8]
 5603 002a FFF7FEFF 		bl	LL_TIM_IsActiveFlag_UPDATE
 5604 002e 0346     		mov	r3, r0
 5605              		.loc 5 1510 9 discriminator 1
 5606 0030 002B     		cmp	r3, #0
 5607 0032 F9D0     		beq	.L271
1511:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {}
1512:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 386


 5608              		.loc 5 1512 3
 5609 0034 B868     		ldr	r0, [r7, #8]
 5610 0036 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1513:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1514:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Main PWM Output Enable */
1515:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableAllOutputs(TIMx);
 5611              		.loc 5 1515 3
 5612 003a B868     		ldr	r0, [r7, #8]
 5613 003c FFF7FEFF 		bl	LL_TIM_EnableAllOutputs
1516:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1517:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 5614              		.loc 5 1517 25
 5615 0040 FB68     		ldr	r3, [r7, #12]
 5616 0042 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5617              		.loc 5 1517 6
 5618 0046 022B     		cmp	r3, #2
 5619 0048 1BD1     		bne	.L274
1518:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1519:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 5620              		.loc 5 1519 5
 5621 004a FB68     		ldr	r3, [r7, #12]
 5622 004c DA6B     		ldr	r2, [r3, #60]
 5623              		.loc 5 1519 73
 5624 004e FB68     		ldr	r3, [r7, #12]
 5625 0050 B3F84830 		ldrh	r3, [r3, #72]
 5626              		.loc 5 1519 5
 5627 0054 1946     		mov	r1, r3
 5628 0056 1046     		mov	r0, r2
 5629 0058 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
1520:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 5630              		.loc 5 1520 5
 5631 005c FB68     		ldr	r3, [r7, #12]
 5632 005e 1A6C     		ldr	r2, [r3, #64]
 5633              		.loc 5 1520 75
 5634 0060 FB68     		ldr	r3, [r7, #12]
 5635 0062 B3F84A30 		ldrh	r3, [r3, #74]
 5636              		.loc 5 1520 5
 5637 0066 1946     		mov	r1, r3
 5638 0068 1046     		mov	r0, r2
 5639 006a FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
1521:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 5640              		.loc 5 1521 5
 5641 006e FB68     		ldr	r3, [r7, #12]
 5642 0070 5A6C     		ldr	r2, [r3, #68]
 5643              		.loc 5 1521 75
 5644 0072 FB68     		ldr	r3, [r7, #12]
 5645 0074 B3F84C30 		ldrh	r3, [r3, #76]
 5646              		.loc 5 1521 5
 5647 0078 1946     		mov	r1, r3
 5648 007a 1046     		mov	r0, r2
 5649 007c FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
1522:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1523:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return;
 5650              		.loc 5 1523 3
 5651 0080 00BF     		nop
 5652              	.L274:
 5653 0082 00BF     		nop
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 387


1524:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 5654              		.loc 5 1524 1
 5655 0084 1037     		adds	r7, r7, #16
 5656              	.LCFI327:
 5657              		.cfi_def_cfa_offset 8
 5658 0086 BD46     		mov	sp, r7
 5659              	.LCFI328:
 5660              		.cfi_def_cfa_register 13
 5661              		@ sp needed
 5662 0088 80BD     		pop	{r7, pc}
 5663              		.cfi_endproc
 5664              	.LFE1110:
 5666              		.section	.text.R3_1_RLSwitchOnPWM,"ax",%progbits
 5667              		.align	1
 5668              		.syntax unified
 5669              		.thumb
 5670              		.thumb_func
 5672              	R3_1_RLSwitchOnPWM:
 5673              	.LFB1111:
1525:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1526:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1527:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1528:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @brief  Enables PWM generation on the proper Timer peripheral.
1529:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * 
1530:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * This function is specific for RL detection phase.
1531:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   *
1532:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
1533:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   */
1534:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** static void R3_1_RLSwitchOnPWM( PWMC_Handle_t * pHdl )
1535:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 5674              		.loc 5 1535 1
 5675              		.cfi_startproc
 5676              		@ args = 0, pretend = 0, frame = 24
 5677              		@ frame_needed = 1, uses_anonymous_args = 0
 5678 0000 80B5     		push	{r7, lr}
 5679              	.LCFI329:
 5680              		.cfi_def_cfa_offset 8
 5681              		.cfi_offset 7, -8
 5682              		.cfi_offset 14, -4
 5683 0002 86B0     		sub	sp, sp, #24
 5684              	.LCFI330:
 5685              		.cfi_def_cfa_offset 32
 5686 0004 00AF     		add	r7, sp, #0
 5687              	.LCFI331:
 5688              		.cfi_def_cfa_register 7
 5689 0006 7860     		str	r0, [r7, #4]
1536:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1537:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1538:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1539:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 5690              		.loc 5 1539 24
 5691 0008 7B68     		ldr	r3, [r7, #4]
 5692 000a 7B61     		str	r3, [r7, #20]
1540:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1541:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1542:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1543:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 388


 5693              		.loc 5 1543 31
 5694 000c 7B69     		ldr	r3, [r7, #20]
 5695 000e D3F8A030 		ldr	r3, [r3, #160]
 5696              		.loc 5 1543 17
 5697 0012 5B68     		ldr	r3, [r3, #4]
 5698 0014 3B61     		str	r3, [r7, #16]
1544:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 5699              		.loc 5 1544 31
 5700 0016 7B69     		ldr	r3, [r7, #20]
 5701 0018 D3F8A030 		ldr	r3, [r3, #160]
 5702              		.loc 5 1544 17
 5703 001c 1B68     		ldr	r3, [r3]
 5704 001e FB60     		str	r3, [r7, #12]
1545:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1546:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHandle->_Super.TurnOnLowSidesAction = false;
 5705              		.loc 5 1546 40
 5706 0020 7B69     		ldr	r3, [r7, #20]
 5707 0022 0022     		movs	r2, #0
 5708 0024 83F87E20 		strb	r2, [r3, #126]
1547:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* The following while cycles ensure the identification of the nergative counting mode of TIM1
1548:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****    * for correct modification of Repetition Counter value of TIM1.*/
1549:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1550:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Wait the change of Counter Direction of TIM1 from Down-Direction to Up-Direction*/
1551:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1552:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( ( TIMx->CR1 & DIR_MASK ) == DIR_MASK )
 5709              		.loc 5 1552 9
 5710 0028 00BF     		nop
 5711              	.L276:
 5712              		.loc 5 1552 17 discriminator 1
 5713 002a 3B69     		ldr	r3, [r7, #16]
 5714 002c 1B68     		ldr	r3, [r3]
 5715              		.loc 5 1552 23 discriminator 1
 5716 002e 03F01003 		and	r3, r3, #16
 5717              		.loc 5 1552 9 discriminator 1
 5718 0032 102B     		cmp	r3, #16
 5719 0034 F9D0     		beq	.L276
1553:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1554:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1555:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Wait the change of Counter Direction of TIM1 from Up-Direction to Down-Direction*/
1556:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( ( TIMx->CR1 & DIR_MASK ) == 0u )
 5720              		.loc 5 1556 9
 5721 0036 00BF     		nop
 5722              	.L277:
 5723              		.loc 5 1556 17 discriminator 1
 5724 0038 3B69     		ldr	r3, [r7, #16]
 5725 003a 1B68     		ldr	r3, [r3]
 5726              		.loc 5 1556 23 discriminator 1
 5727 003c 03F01003 		and	r3, r3, #16
 5728              		.loc 5 1556 9 discriminator 1
 5729 0040 002B     		cmp	r3, #0
 5730 0042 F9D0     		beq	.L277
1557:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1558:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1559:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1560:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Set channel 1 Compare/Capture register to 1 */
1561:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1(TIMx, 1u);
 5731              		.loc 5 1561 3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 389


 5732 0044 0121     		movs	r1, #1
 5733 0046 3869     		ldr	r0, [r7, #16]
 5734 0048 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
1562:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1563:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Set channel 4 Compare/Capture register to trig ADC in the middle 
1564:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****      of the PWM period */
1565:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH4(TIMx,(( uint32_t )( pHandle->Half_PWMPeriod ) - 5u));
 5735              		.loc 5 1565 54
 5736 004c 7B69     		ldr	r3, [r7, #20]
 5737 004e B3F89830 		ldrh	r3, [r3, #152]
 5738              		.loc 5 1565 3
 5739 0052 053B     		subs	r3, r3, #5
 5740 0054 1946     		mov	r1, r3
 5741 0056 3869     		ldr	r0, [r7, #16]
 5742 0058 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH4
1566:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1567:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1568:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx ); /* Clear flag to wait next update */
 5743              		.loc 5 1568 3
 5744 005c 3869     		ldr	r0, [r7, #16]
 5745 005e FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1569:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1570:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 5746              		.loc 5 1570 9
 5747 0062 00BF     		nop
 5748              	.L278:
 5749              		.loc 5 1570 11 discriminator 1
 5750 0064 3869     		ldr	r0, [r7, #16]
 5751 0066 FFF7FEFF 		bl	LL_TIM_IsActiveFlag_UPDATE
 5752 006a 0346     		mov	r3, r0
 5753              		.loc 5 1570 9 discriminator 1
 5754 006c 002B     		cmp	r3, #0
 5755 006e F9D0     		beq	.L278
1571:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {}
1572:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 5756              		.loc 5 1572 3
 5757 0070 3869     		ldr	r0, [r7, #16]
 5758 0072 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1573:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1574:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Main PWM Output Enable */
1575:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 5759              		.loc 5 1575 14
 5760 0076 3B69     		ldr	r3, [r7, #16]
 5761 0078 5B6C     		ldr	r3, [r3, #68]
 5762 007a 43F48062 		orr	r2, r3, #1024
 5763 007e 3B69     		ldr	r3, [r7, #16]
 5764 0080 5A64     		str	r2, [r3, #68]
1576:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableAllOutputs(TIMx);
 5765              		.loc 5 1576 3
 5766 0082 3869     		ldr	r0, [r7, #16]
 5767 0084 FFF7FEFF 		bl	LL_TIM_EnableAllOutputs
1577:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1578:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 5768              		.loc 5 1578 25
 5769 0088 7B69     		ldr	r3, [r7, #20]
 5770 008a 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5771              		.loc 5 1578 6
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 390


 5772 008e 022B     		cmp	r3, #2
 5773 0090 3DD1     		bne	.L279
1579:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1580:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 5774              		.loc 5 1580 16
 5775 0092 3B69     		ldr	r3, [r7, #16]
 5776 0094 1A6A     		ldr	r2, [r3, #32]
 5777              		.loc 5 1580 23
 5778 0096 40F25553 		movw	r3, #1365
 5779 009a 1340     		ands	r3, r3, r2
 5780              		.loc 5 1580 8
 5781 009c 002B     		cmp	r3, #0
 5782 009e 1BD0     		beq	.L280
1581:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1582:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 5783              		.loc 5 1582 7
 5784 00a0 7B69     		ldr	r3, [r7, #20]
 5785 00a2 DA6B     		ldr	r2, [r3, #60]
 5786              		.loc 5 1582 75
 5787 00a4 7B69     		ldr	r3, [r7, #20]
 5788 00a6 B3F84830 		ldrh	r3, [r3, #72]
 5789              		.loc 5 1582 7
 5790 00aa 1946     		mov	r1, r3
 5791 00ac 1046     		mov	r0, r2
 5792 00ae FFF7FEFF 		bl	LL_GPIO_SetOutputPin
1583:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 5793              		.loc 5 1583 7
 5794 00b2 7B69     		ldr	r3, [r7, #20]
 5795 00b4 1A6C     		ldr	r2, [r3, #64]
 5796              		.loc 5 1583 75
 5797 00b6 7B69     		ldr	r3, [r7, #20]
 5798 00b8 B3F84A30 		ldrh	r3, [r3, #74]
 5799              		.loc 5 1583 7
 5800 00bc 1946     		mov	r1, r3
 5801 00be 1046     		mov	r0, r2
 5802 00c0 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
1584:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 5803              		.loc 5 1584 7
 5804 00c4 7B69     		ldr	r3, [r7, #20]
 5805 00c6 5A6C     		ldr	r2, [r3, #68]
 5806              		.loc 5 1584 77
 5807 00c8 7B69     		ldr	r3, [r7, #20]
 5808 00ca B3F84C30 		ldrh	r3, [r3, #76]
 5809              		.loc 5 1584 7
 5810 00ce 1946     		mov	r1, r3
 5811 00d0 1046     		mov	r0, r2
 5812 00d2 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 5813 00d6 1AE0     		b	.L279
 5814              	.L280:
1585:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1586:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     else
1587:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     {
1588:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* It is executed during calibration phase the EN signal shall stay off */
1589:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 5815              		.loc 5 1589 7
 5816 00d8 7B69     		ldr	r3, [r7, #20]
 5817 00da DA6B     		ldr	r2, [r3, #60]
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 391


 5818              		.loc 5 1589 77
 5819 00dc 7B69     		ldr	r3, [r7, #20]
 5820 00de B3F84830 		ldrh	r3, [r3, #72]
 5821              		.loc 5 1589 7
 5822 00e2 1946     		mov	r1, r3
 5823 00e4 1046     		mov	r0, r2
 5824 00e6 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
1590:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 5825              		.loc 5 1590 7
 5826 00ea 7B69     		ldr	r3, [r7, #20]
 5827 00ec 1A6C     		ldr	r2, [r3, #64]
 5828              		.loc 5 1590 77
 5829 00ee 7B69     		ldr	r3, [r7, #20]
 5830 00f0 B3F84A30 		ldrh	r3, [r3, #74]
 5831              		.loc 5 1590 7
 5832 00f4 1946     		mov	r1, r3
 5833 00f6 1046     		mov	r0, r2
 5834 00f8 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
1591:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_ResetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 5835              		.loc 5 1591 7
 5836 00fc 7B69     		ldr	r3, [r7, #20]
 5837 00fe 5A6C     		ldr	r2, [r3, #68]
 5838              		.loc 5 1591 77
 5839 0100 7B69     		ldr	r3, [r7, #20]
 5840 0102 B3F84C30 		ldrh	r3, [r3, #76]
 5841              		.loc 5 1591 7
 5842 0106 1946     		mov	r1, r3
 5843 0108 1046     		mov	r0, r2
 5844 010a FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 5845              	.L279:
1592:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****     }
1593:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1594:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1595:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* set the sector that correspond to Phase A and B sampling
1596:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****    * B will be sampled by ADCx_1 */
1597:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHdl->Sector = SECTOR_4;
 5846              		.loc 5 1597 16
 5847 010e 7B68     		ldr	r3, [r7, #4]
 5848 0110 0322     		movs	r2, #3
 5849 0112 83F87C20 		strb	r2, [r3, #124]
1598:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_ADC_INJ_StartConversion( ADCx );
 5850              		.loc 5 1598 3
 5851 0116 F868     		ldr	r0, [r7, #12]
 5852 0118 FFF7FEFF 		bl	LL_ADC_INJ_StartConversion
1599:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1600:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Clear Update Flag */
1601:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 5853              		.loc 5 1601 3
 5854 011c 3869     		ldr	r0, [r7, #16]
 5855 011e FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1602:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1603:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* enable TIMx update interrupt*/
1604:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableIT_UPDATE( TIMx );
 5856              		.loc 5 1604 3
 5857 0122 3869     		ldr	r0, [r7, #16]
 5858 0124 FFF7FEFF 		bl	LL_TIM_EnableIT_UPDATE
1605:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 392


1606:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return;
 5859              		.loc 5 1606 3
 5860 0128 00BF     		nop
1607:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 5861              		.loc 5 1607 1
 5862 012a 1837     		adds	r7, r7, #24
 5863              	.LCFI332:
 5864              		.cfi_def_cfa_offset 8
 5865 012c BD46     		mov	sp, r7
 5866              	.LCFI333:
 5867              		.cfi_def_cfa_register 13
 5868              		@ sp needed
 5869 012e 80BD     		pop	{r7, pc}
 5870              		.cfi_endproc
 5871              	.LFE1111:
 5873              		.section	.text.R3_1_RLTurnOnLowSidesAndStart,"ax",%progbits
 5874              		.align	1
 5875              		.global	R3_1_RLTurnOnLowSidesAndStart
 5876              		.syntax unified
 5877              		.thumb
 5878              		.thumb_func
 5880              	R3_1_RLTurnOnLowSidesAndStart:
 5881              	.LFB1112:
1608:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1609:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** /*
1610:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @brief  Turns on low sides switches and start ADC triggering.
1611:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * 
1612:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * This function is specific for MP phase.
1613:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  *
1614:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  * @param  pHdl: Handler of the current instance of the PWM component.
1615:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****  */
1616:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** void R3_1_RLTurnOnLowSidesAndStart( PWMC_Handle_t * pHdl )
1617:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** {
 5882              		.loc 5 1617 1
 5883              		.cfi_startproc
 5884              		@ args = 0, pretend = 0, frame = 16
 5885              		@ frame_needed = 1, uses_anonymous_args = 0
 5886 0000 80B5     		push	{r7, lr}
 5887              	.LCFI334:
 5888              		.cfi_def_cfa_offset 8
 5889              		.cfi_offset 7, -8
 5890              		.cfi_offset 14, -4
 5891 0002 84B0     		sub	sp, sp, #16
 5892              	.LCFI335:
 5893              		.cfi_def_cfa_offset 24
 5894 0004 00AF     		add	r7, sp, #0
 5895              	.LCFI336:
 5896              		.cfi_def_cfa_register 7
 5897 0006 7860     		str	r0, [r7, #4]
1618:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
1619:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_disable = "MISRAC2012-Rule-11.3"
1620:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1621:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
 5898              		.loc 5 1621 24
 5899 0008 7B68     		ldr	r3, [r7, #4]
 5900 000a FB60     		str	r3, [r7, #12]
1622:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #if defined (__ICCARM__)
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 393


1623:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #pragma cstat_restore = "MISRAC2012-Rule-11.3"
1624:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** #endif
1625:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 5901              		.loc 5 1625 31
 5902 000c FB68     		ldr	r3, [r7, #12]
 5903 000e D3F8A030 		ldr	r3, [r3, #160]
 5904              		.loc 5 1625 17
 5905 0012 5B68     		ldr	r3, [r3, #4]
 5906 0014 BB60     		str	r3, [r7, #8]
1626:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1627:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Clear Update Flag */
1628:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 5907              		.loc 5 1628 3
 5908 0016 B868     		ldr	r0, [r7, #8]
 5909 0018 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1629:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1630:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 5910              		.loc 5 1630 9
 5911 001c 00BF     		nop
 5912              	.L283:
 5913              		.loc 5 1630 11 discriminator 1
 5914 001e B868     		ldr	r0, [r7, #8]
 5915 0020 FFF7FEFF 		bl	LL_TIM_IsActiveFlag_UPDATE
 5916 0024 0346     		mov	r3, r0
 5917              		.loc 5 1630 9 discriminator 1
 5918 0026 002B     		cmp	r3, #0
 5919 0028 F9D0     		beq	.L283
1631:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {}
1632:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Clear Update Flag */
1633:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 5920              		.loc 5 1633 3
 5921 002a B868     		ldr	r0, [r7, #8]
 5922 002c FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1634:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1635:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH1( TIMx, 0x0u );
 5923              		.loc 5 1635 3
 5924 0030 0021     		movs	r1, #0
 5925 0032 B868     		ldr	r0, [r7, #8]
 5926 0034 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH1
1636:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH2( TIMx, 0x0u );
 5927              		.loc 5 1636 3
 5928 0038 0021     		movs	r1, #0
 5929 003a B868     		ldr	r0, [r7, #8]
 5930 003c FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH2
1637:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH3( TIMx, 0x0u );
 5931              		.loc 5 1637 3
 5932 0040 0021     		movs	r1, #0
 5933 0042 B868     		ldr	r0, [r7, #8]
 5934 0044 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH3
1638:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_OC_SetCompareCH4( TIMx, ( pHandle->Half_PWMPeriod - 5u));
 5935              		.loc 5 1638 43
 5936 0048 FB68     		ldr	r3, [r7, #12]
 5937 004a B3F89830 		ldrh	r3, [r3, #152]
 5938              		.loc 5 1638 60
 5939 004e 053B     		subs	r3, r3, #5
 5940              		.loc 5 1638 3
 5941 0050 1946     		mov	r1, r3
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 394


 5942 0052 B868     		ldr	r0, [r7, #8]
 5943 0054 FFF7FEFF 		bl	LL_TIM_OC_SetCompareCH4
1639:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1640:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 5944              		.loc 5 1640 9
 5945 0058 00BF     		nop
 5946              	.L284:
 5947              		.loc 5 1640 11 discriminator 1
 5948 005a B868     		ldr	r0, [r7, #8]
 5949 005c FFF7FEFF 		bl	LL_TIM_IsActiveFlag_UPDATE
 5950 0060 0346     		mov	r3, r0
 5951              		.loc 5 1640 9 discriminator 1
 5952 0062 002B     		cmp	r3, #0
 5953 0064 F9D0     		beq	.L284
1641:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {}
1642:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1643:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Main PWM Output Enable */
1644:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 5954              		.loc 5 1644 14
 5955 0066 BB68     		ldr	r3, [r7, #8]
 5956 0068 5B6C     		ldr	r3, [r3, #68]
 5957 006a 43F48062 		orr	r2, r3, #1024
 5958 006e BB68     		ldr	r3, [r7, #8]
 5959 0070 5A64     		str	r2, [r3, #68]
1645:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableAllOutputs ( TIMx );
 5960              		.loc 5 1645 3
 5961 0072 B868     		ldr	r0, [r7, #8]
 5962 0074 FFF7FEFF 		bl	LL_TIM_EnableAllOutputs
1646:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1647:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 5963              		.loc 5 1647 25
 5964 0078 FB68     		ldr	r3, [r7, #12]
 5965 007a 93F87D30 		ldrb	r3, [r3, #125]	@ zero_extendqisi2
 5966              		.loc 5 1647 6
 5967 007e 022B     		cmp	r3, #2
 5968 0080 1AD1     		bne	.L285
1648:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   {
1649:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       /* It is executed during calibration phase the EN signal shall stay off */
1650:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 5969              		.loc 5 1650 7
 5970 0082 FB68     		ldr	r3, [r7, #12]
 5971 0084 DA6B     		ldr	r2, [r3, #60]
 5972              		.loc 5 1650 75
 5973 0086 FB68     		ldr	r3, [r7, #12]
 5974 0088 B3F84830 		ldrh	r3, [r3, #72]
 5975              		.loc 5 1650 7
 5976 008c 1946     		mov	r1, r3
 5977 008e 1046     		mov	r0, r2
 5978 0090 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
1651:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 5979              		.loc 5 1651 7
 5980 0094 FB68     		ldr	r3, [r7, #12]
 5981 0096 1A6C     		ldr	r2, [r3, #64]
 5982              		.loc 5 1651 75
 5983 0098 FB68     		ldr	r3, [r7, #12]
 5984 009a B3F84A30 		ldrh	r3, [r3, #74]
 5985              		.loc 5 1651 7
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 395


 5986 009e 1946     		mov	r1, r3
 5987 00a0 1046     		mov	r0, r2
 5988 00a2 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
1652:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****       LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 5989              		.loc 5 1652 7
 5990 00a6 FB68     		ldr	r3, [r7, #12]
 5991 00a8 5A6C     		ldr	r2, [r3, #68]
 5992              		.loc 5 1652 75
 5993 00aa FB68     		ldr	r3, [r7, #12]
 5994 00ac B3F84C30 		ldrh	r3, [r3, #76]
 5995              		.loc 5 1652 7
 5996 00b0 1946     		mov	r1, r3
 5997 00b2 1046     		mov	r0, r2
 5998 00b4 FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 5999              	.L285:
1653:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   }
1654:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1655:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   pHdl->Sector = SECTOR_4;
 6000              		.loc 5 1655 16
 6001 00b8 7B68     		ldr	r3, [r7, #4]
 6002 00ba 0322     		movs	r2, #3
 6003 00bc 83F87C20 		strb	r2, [r3, #124]
1656:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1657:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Clear Update Flag */
1658:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_ClearFlag_UPDATE( TIMx );
 6004              		.loc 5 1658 3
 6005 00c0 B868     		ldr	r0, [r7, #8]
 6006 00c2 FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
1659:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   /* Enable Update IRQ */
1660:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   LL_TIM_EnableIT_UPDATE( TIMx );
 6007              		.loc 5 1660 3
 6008 00c6 B868     		ldr	r0, [r7, #8]
 6009 00c8 FFF7FEFF 		bl	LL_TIM_EnableIT_UPDATE
1661:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   
1662:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** 
1663:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c ****   return;
 6010              		.loc 5 1663 3
 6011 00cc 00BF     		nop
1664:MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Src/r3_1_l4xx_pwm_curr_fdbk.c **** }
 6012              		.loc 5 1664 1
 6013 00ce 1037     		adds	r7, r7, #16
 6014              	.LCFI337:
 6015              		.cfi_def_cfa_offset 8
 6016 00d0 BD46     		mov	sp, r7
 6017              	.LCFI338:
 6018              		.cfi_def_cfa_register 13
 6019              		@ sp needed
 6020 00d2 80BD     		pop	{r7, pc}
 6021              		.cfi_endproc
 6022              	.LFE1112:
 6024              		.text
 6025              	.Letext0:
 6026              		.file 6 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10.3-2021.10
 6027              		.file 7 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10.3-2021.10
 6028              		.file 8 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 6029              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
 6030              		.file 10 "Inc/mc_type.h"
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 396


 6031              		.file 11 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 6032              		.file 12 "Inc/pwm_curr_fdbk.h"
 6033              		.file 13 "MCSDK_v6.2.1-Full/MotorControl/MCSDK/MCLib/L4xx/Inc/r3_1_l4xx_pwm_curr_fdbk.h"
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 397


DEFINED SYMBOLS
                            *ABS*:00000000 r3_1_l4xx_pwm_curr_fdbk.c
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:20     .text.LL_ADC_REG_SetSequencerLength:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:25     .text.LL_ADC_REG_SetSequencerLength:00000000 LL_ADC_REG_SetSequencerLength
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:71     .text.LL_ADC_INJ_SetQueueMode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:76     .text.LL_ADC_INJ_SetQueueMode:00000000 LL_ADC_INJ_SetQueueMode
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:122    .text.LL_ADC_Enable:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:127    .text.LL_ADC_Enable:00000000 LL_ADC_Enable
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:171    .text.LL_ADC_StartCalibration:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:176    .text.LL_ADC_StartCalibration:00000000 LL_ADC_StartCalibration
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:224    .text.LL_ADC_IsCalibrationOnGoing:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:229    .text.LL_ADC_IsCalibrationOnGoing:00000000 LL_ADC_IsCalibrationOnGoing
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:279    .text.LL_ADC_INJ_StartConversion:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:284    .text.LL_ADC_INJ_StartConversion:00000000 LL_ADC_INJ_StartConversion
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:328    .text.LL_ADC_INJ_StopConversion:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:333    .text.LL_ADC_INJ_StopConversion:00000000 LL_ADC_INJ_StopConversion
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:377    .text.LL_ADC_ClearFlag_EOC:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:382    .text.LL_ADC_ClearFlag_EOC:00000000 LL_ADC_ClearFlag_EOC
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:422    .text.LL_ADC_ClearFlag_JEOC:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:427    .text.LL_ADC_ClearFlag_JEOC:00000000 LL_ADC_ClearFlag_JEOC
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:467    .text.LL_ADC_ClearFlag_JEOS:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:472    .text.LL_ADC_ClearFlag_JEOS:00000000 LL_ADC_ClearFlag_JEOS
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:512    .text.LL_ADC_EnableIT_JEOS:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:517    .text.LL_ADC_EnableIT_JEOS:00000000 LL_ADC_EnableIT_JEOS
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:559    .text.LL_ADC_DisableIT_EOC:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:564    .text.LL_ADC_DisableIT_EOC:00000000 LL_ADC_DisableIT_EOC
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:606    .text.LL_ADC_DisableIT_JEOC:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:611    .text.LL_ADC_DisableIT_JEOC:00000000 LL_ADC_DisableIT_JEOC
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:653    .text.LL_DBGMCU_APB2_GRP1_FreezePeriph:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:658    .text.LL_DBGMCU_APB2_GRP1_FreezePeriph:00000000 LL_DBGMCU_APB2_GRP1_FreezePeriph
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:701    .text.LL_DBGMCU_APB2_GRP1_FreezePeriph:00000020 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:706    .rodata.OFFSET_TAB_CCMRx:00000000 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:709    .rodata.OFFSET_TAB_CCMRx:00000000 OFFSET_TAB_CCMRx
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:712    .rodata.SHIFT_TAB_OCxx:00000000 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:715    .rodata.SHIFT_TAB_OCxx:00000000 SHIFT_TAB_OCxx
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:718    .rodata.SHIFT_TAB_ICxx:00000000 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:721    .rodata.SHIFT_TAB_ICxx:00000000 SHIFT_TAB_ICxx
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:724    .rodata.SHIFT_TAB_CCxP:00000000 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:727    .rodata.SHIFT_TAB_CCxP:00000000 SHIFT_TAB_CCxP
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:730    .rodata.SHIFT_TAB_OISx:00000000 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:733    .rodata.SHIFT_TAB_OISx:00000000 SHIFT_TAB_OISx
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:736    .text.LL_TIM_DisableCounter:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:741    .text.LL_TIM_DisableCounter:00000000 LL_TIM_DisableCounter
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:784    .text.LL_TIM_CC_EnableChannel:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:789    .text.LL_TIM_CC_EnableChannel:00000000 LL_TIM_CC_EnableChannel
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:833    .text.LL_TIM_CC_DisableChannel:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:838    .text.LL_TIM_CC_DisableChannel:00000000 LL_TIM_CC_DisableChannel
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:883    .text.LL_TIM_CC_IsEnabledChannel:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:888    .text.LL_TIM_CC_IsEnabledChannel:00000000 LL_TIM_CC_IsEnabledChannel
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:941    .text.LL_TIM_OC_SetMode:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:946    .text.LL_TIM_OC_SetMode:00000000 LL_TIM_OC_SetMode
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1085   .text.LL_TIM_OC_SetMode:000000ac $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1092   .text.LL_TIM_OC_SetCompareCH1:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1097   .text.LL_TIM_OC_SetCompareCH1:00000000 LL_TIM_OC_SetCompareCH1
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1138   .text.LL_TIM_OC_SetCompareCH2:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1143   .text.LL_TIM_OC_SetCompareCH2:00000000 LL_TIM_OC_SetCompareCH2
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1184   .text.LL_TIM_OC_SetCompareCH3:00000000 $t
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 398


C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1189   .text.LL_TIM_OC_SetCompareCH3:00000000 LL_TIM_OC_SetCompareCH3
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1230   .text.LL_TIM_OC_SetCompareCH4:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1235   .text.LL_TIM_OC_SetCompareCH4:00000000 LL_TIM_OC_SetCompareCH4
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1276   .text.LL_TIM_SetTriggerOutput:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1281   .text.LL_TIM_SetTriggerOutput:00000000 LL_TIM_SetTriggerOutput
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1326   .text.LL_TIM_EnableAllOutputs:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1331   .text.LL_TIM_EnableAllOutputs:00000000 LL_TIM_EnableAllOutputs
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1373   .text.LL_TIM_DisableAllOutputs:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1378   .text.LL_TIM_DisableAllOutputs:00000000 LL_TIM_DisableAllOutputs
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1420   .text.LL_TIM_ClearFlag_UPDATE:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1425   .text.LL_TIM_ClearFlag_UPDATE:00000000 LL_TIM_ClearFlag_UPDATE
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1465   .text.LL_TIM_IsActiveFlag_UPDATE:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1470   .text.LL_TIM_IsActiveFlag_UPDATE:00000000 LL_TIM_IsActiveFlag_UPDATE
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1520   .text.LL_TIM_ClearFlag_BRK:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1525   .text.LL_TIM_ClearFlag_BRK:00000000 LL_TIM_ClearFlag_BRK
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1565   .text.LL_TIM_ClearFlag_BRK2:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1570   .text.LL_TIM_ClearFlag_BRK2:00000000 LL_TIM_ClearFlag_BRK2
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1610   .text.LL_TIM_EnableIT_UPDATE:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1615   .text.LL_TIM_EnableIT_UPDATE:00000000 LL_TIM_EnableIT_UPDATE
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1657   .text.LL_TIM_DisableIT_UPDATE:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1662   .text.LL_TIM_DisableIT_UPDATE:00000000 LL_TIM_DisableIT_UPDATE
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1704   .text.LL_TIM_EnableIT_BRK:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1709   .text.LL_TIM_EnableIT_BRK:00000000 LL_TIM_EnableIT_BRK
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1751   .text.LL_GPIO_SetOutputPin:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1756   .text.LL_GPIO_SetOutputPin:00000000 LL_GPIO_SetOutputPin
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1798   .text.LL_GPIO_ResetOutputPin:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1803   .text.LL_GPIO_ResetOutputPin:00000000 LL_GPIO_ResetOutputPin
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1844   .rodata.CHANNEL_OFFSET_TAB:00000000 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1847   .rodata.CHANNEL_OFFSET_TAB:00000000 CHANNEL_OFFSET_TAB
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1850   .text.__LL_TIM_OC_EnablePreload:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1855   .text.__LL_TIM_OC_EnablePreload:00000000 __LL_TIM_OC_EnablePreload
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1988   .text.__LL_TIM_OC_EnablePreload:00000094 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1994   .text.__LL_TIM_OC_DisablePreload:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:1999   .text.__LL_TIM_OC_DisablePreload:00000000 __LL_TIM_OC_DisablePreload
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2132   .text.__LL_TIM_OC_DisablePreload:00000094 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2138   .text.R3_1_Init:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2144   .text.R3_1_Init:00000000 R3_1_Init
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2288   .text.R3_1_Init:000000e0 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2293   .text.R3_1_SetOffsetCalib:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2299   .text.R3_1_SetOffsetCalib:00000000 R3_1_SetOffsetCalib
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2364   .text.R3_1_GetOffsetCalib:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2370   .text.R3_1_GetOffsetCalib:00000000 R3_1_GetOffsetCalib
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2431   .text.R3_1_CurrentReadingCalibration:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2437   .text.R3_1_CurrentReadingCalibration:00000000 R3_1_CurrentReadingCalibration
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4105   .text.R3_1_SwitchOnPWM:00000000 R3_1_SwitchOnPWM
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4301   .text.R3_1_SwitchOffPWM:00000000 R3_1_SwitchOffPWM
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2683   .text.R3_1_CurrentReadingCalibration:000001b4 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3790   .text.R3_1_HFCurrentsCalibrationAB:00000000 R3_1_HFCurrentsCalibrationAB
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4526   .text.R3_1_SetADCSampPointCalibration:00000000 R3_1_SetADCSampPointCalibration
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3891   .text.R3_1_HFCurrentsCalibrationC:00000000 R3_1_HFCurrentsCalibrationC
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2690   .text.R3_1_GetPhaseCurrents:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2696   .text.R3_1_GetPhaseCurrents:00000000 R3_1_GetPhaseCurrents
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2754   .text.R3_1_GetPhaseCurrents:00000050 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:2760   .text.R3_1_GetPhaseCurrents:00000068 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3061   .text.R3_1_GetPhaseCurrents_OVM:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3067   .text.R3_1_GetPhaseCurrents_OVM:00000000 R3_1_GetPhaseCurrents_OVM
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3125   .text.R3_1_GetPhaseCurrents_OVM:00000050 $d
ARM GAS  C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s 			page 399


C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3131   .text.R3_1_GetPhaseCurrents_OVM:00000068 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3784   .text.R3_1_HFCurrentsCalibrationAB:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3885   .text.R3_1_HFCurrentsCalibrationC:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3977   .text.R3_1_TurnOnLowSides:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:3983   .text.R3_1_TurnOnLowSides:00000000 R3_1_TurnOnLowSides
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4099   .text.R3_1_SwitchOnPWM:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4295   .text.R3_1_SwitchOffPWM:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4412   .text.R3_1_WriteTIMRegisters:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4418   .text.R3_1_WriteTIMRegisters:00000000 R3_1_WriteTIMRegisters
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4520   .text.R3_1_SetADCSampPointCalibration:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4583   .text.R3_1_SetADCSampPointSectX:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4589   .text.R3_1_SetADCSampPointSectX:00000000 R3_1_SetADCSampPointSectX
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4724   .text.R3_1_SetADCSampPointSectX_OVM:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4730   .text.R3_1_SetADCSampPointSectX_OVM:00000000 R3_1_SetADCSampPointSectX_OVM
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4881   .text.R3_1_TIMx_UP_IRQHandler:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4887   .text.R3_1_TIMx_UP_IRQHandler:00000000 R3_1_TIMx_UP_IRQHandler
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4962   .text.R3_1_RLDetectionModeEnable:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:4968   .text.R3_1_RLDetectionModeEnable:00000000 R3_1_RLDetectionModeEnable
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5109   .text.R3_1_RLDetectionModeEnable:000000dc $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5459   .text.R3_1_RLGetPhaseCurrents:00000000 R3_1_RLGetPhaseCurrents
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5563   .text.R3_1_RLTurnOnLowSides:00000000 R3_1_RLTurnOnLowSides
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5672   .text.R3_1_RLSwitchOnPWM:00000000 R3_1_RLSwitchOnPWM
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5117   .text.R3_1_RLDetectionModeDisable:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5123   .text.R3_1_RLDetectionModeDisable:00000000 R3_1_RLDetectionModeDisable
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5335   .text.R3_1_RLDetectionModeDisable:0000014c $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5343   .text.R3_1_RLDetectionModeSetDuty:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5349   .text.R3_1_RLDetectionModeSetDuty:00000000 R3_1_RLDetectionModeSetDuty
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5454   .text.R3_1_RLGetPhaseCurrents:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5552   .text.R3_1_RLGetPhaseCurrents:00000074 $d
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5558   .text.R3_1_RLTurnOnLowSides:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5667   .text.R3_1_RLSwitchOnPWM:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5874   .text.R3_1_RLTurnOnLowSidesAndStart:00000000 $t
C:\Users\ep_ygh\AppData\Local\Temp\ccJZdKpw.s:5880   .text.R3_1_RLTurnOnLowSidesAndStart:00000000 R3_1_RLTurnOnLowSidesAndStart

UNDEFINED SYMBOLS
waitForPolarizationEnd
