
property if_pmic_ocp_warn_filter_low;
	@(posedge I_OSCCLK)
	disable iff(!I_OSCRESETn || I_TEST_MODE || w_OSCCLK_SFR_IF_PMIC_OCP_WARNFILTER_EXVAL)
	!top.IF_PMIC_OCP_WARN_FILTER.nFLTEN
	&& top.IF_PMIC_OCP_WARN_FILTER.FIL_IN
	##2 !top.IF_PMIC_OCP_WARN_FILTER.FIL_IN [*2]
|->
	##[0:5] !top.IF_PMIC_OCP_WARN_FILTER.FIL_OUT
;endproperty
asrt_if_pmic_ocp_warn_filter_low: assert property(if_pmic_ocp_warn_filter_low);

property delay_filter;
	@(posedge I_OSCCLK)
	disable iff(!I_OSCRESETn || I_TEST_MODE)
	!top.IF_PMIC_OCP_WARN_FILTER.DELAY_FILTER_uo.nFLTEN
|->
	top.IF_PMIC_OCP_WARN_FILTER.DELAY_FILTER_uo.FIL_IN == top.IF_PMIC_OCP_WARN_FILTER.DELAY_FILTER_uo.FIL_OUT
;endproperty
asrt_delay_filter: assert property(delay_filter);

property synchronizer_fil_in;
	@(posedge I_OSCCLK)
	disable iff(I_TEST_MODE)
	!$isunknown(top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.synchronizer_FIL_IN.D)
	&& !$isunknown(top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.HYS_FILTER.synchronizer_FIL_IN.Q)
	&& !I_OSCRESETn
	&& !w_OSCCLK_SFR_IF_PMIC_OCP_WARNFILTER_EXVAL

	##1 top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.synchronizer_FIL_IN.D
|->
	##[0:5] top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.synchronizer_FIL_IN.Q
;endproperty
asrt_synchronizer_fil_in: assert property(synchronizer_fil_in);

property hysteresis_filter;
	@(posedge I_OSCCLK)
	disable iff(I_TEST_MODE)
	!$isunknown(top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.HYS_FILTER.PRIMARY_INPUT)
	&& !$isunknown(top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.HYS_FILTER.PRIMARY_OUTPUT)
	&& !I_OSCRESETn
	&& !w_OSCCLK_SFR_IF_PMIC_OCP_WARNFILTER_EXVAL
|->
	##1 top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.HYS_FILTER.PRIMARY_INPUT == top.IF_PMIC_OCP_WARN_FILTER.HYSTERESIS_FILTER_u0.HYS_FILTER.PRIMARY_OUTPUT
;endproperty
asrt_hysteresis_filter: assert property(hysteresis_filter);

