// synopsys translate_off
`define SIM
// synopsys translate_on

module SCSP (
	input              CLK,
	input              RST_N,
	input              CE,
	
	input              RES_N,
	
	input              CE_R,
	input              CE_F,
	input      [15: 0] DI,
	output     [15: 0] DO,
	input              CS_N,
	input              AD_N,
	input              DTEN_N,
	input              REQ_N,
	output             RDY_N,
	output             INT_N,
	
	output reg         SCCE_R,
	output reg         SCCE_F,
	input      [23: 1] SCA,
	input      [15: 0] SCDI,
	output     [15: 0] SCDO,
	input              SCRW_N,
	input              SCAS_N,
	input              SCLDS_N,
	input              SCUDS_N,
	output reg         SCDTACK_N,
	input      [ 2: 0] SCFC,
	output             SCAVEC_N,
	output     [ 2: 0] SCIPL_N,

	output     [18: 1] RAM_A,
	output     [15: 0] RAM_D,
	input      [15: 0] RAM_Q,
	output     [ 1: 0] RAM_WE,
	output             RAM_RD,
	output             RAM_CS,
	output             RAM_RFS,
	input              RAM_RDY,
	
	input      [15: 0] ESL,
	input      [15: 0] ESR,
	
	output     [15: 0] SOUND_L,
	output     [15: 0] SOUND_R,
	
	
	input      [ 2: 0] SND_EN
	
`ifdef DEBUG
                      ,
	output reg         DBG_68K_ERR,
	output reg         DBG_SCU_HOOK,
	output             PCM_EN_DBG,
	output     [23: 0] SCA_DBG,
	output     [ 5: 0] OP4_EFF_RATE_DBG,
	output             ATTACK_DBG,
	output             DECAY1_DBG,
	output             DECAY2_DBG,
	output             RELEASE_DBG,
	output             KON_DBG,
	output SCR0_t      SCR0_DBG,
	output SA_t        SA_DBG,
	output LSA_t       LSA_DBG,
	output LEA_t       LEA_DBG,
	output SCR1_t      SCR1_DBG,
	output SCR2_t      SCR2_DBG,
	output SCR3_t      SCR3_DBG,
	output SCR4_t      SCR4_DBG,
	output SCR5_t      SCR5_DBG,
	output SCR6_t      SCR6_DBG,
	output SCR7_t      SCR7_DBG,
	output SCR8_t      SCR8_DBG,
	output reg [15: 0] DBG_CUR_SO,
	output reg         DBG_CUR_LOOPEND,
	output reg         DBG_CUR_SALOOP,
	output reg         DBG_CUR_SADIR,
	output EGState_t   EST_DBG,
	output     [ 6: 0] DSP_MPRO_STEP,
	output MPRO_t      DSP_MPRO_DBG,
	output     [23: 0] INPUTS_DBG,
	output     [23: 0] X_DBG,
	output     [12: 0] Y_DBG,
	output     [25: 0] B_DBG,
	output     [25: 0] MUL_DBG,
	output     [19: 0] ADP_DBG,
	output signed [15:0] LVL_DBG,
	output signed [15:0] PAN_L_DBG,
	output signed [15:0] PAN_R_DBG,
	output             DIR_ACC_L_OF,
	output             DIR_ACC_R_OF,
	output             EFF_ACC_L_OF,
	output             EFF_ACC_R_OF,
	output             SUM_L_OF,
	output             SUM_R_OF
`endif
);
	import SCSP_PKG::*;
	
	CR0_t        CR0;
	CR1_t        CR1;
	CR2_t        CR2;
	CR3_t        CR3;
	CR4_t        CR4;
	CR5_t        CR5;
	CR6_t        CR6;
	CR7_t        CR7;
	CR8_t        CR8;
	CR9_t        CR9;
	CR10_t       CR10;
	CR11_t       CR11;
	CR12_t       CR12;
	CR13_t       CR13;
	CR14_t       CR14;
	CR15_t       CR15;
	CR16_t       CR16;
	CR17_t       CR17;
	CR18_t       CR18;
	CR19_t       CR19;
	bit  [ 3: 0] CR4_CA;
	
	OP2_t        OP2;
	OP3_t        OP3;
	OP4_t        OP4;
	OP5_t        OP5;
	OP6_t        OP6;
	OP7_t        OP7;
	
	bit [16: 0] NOISE;
	
	bit [19:0] ADP;
	bit        WD_READ;
	bit [15:0] MEM_WD;
	
	bit  [ 3: 0] MONITOR_CA;
	bit  [ 1: 0] MONITOR_SGC;
	bit  [ 4: 0] MONITOR_EG;
	
	typedef enum bit [5:0] {
		MS_IDLE     = 6'b000001,  
		MS_WD_WAIT  = 6'b000010,
		MS_DSP_WAIT = 6'b000100, 
		MS_DMA_WAIT = 6'b001000, 
		MS_SCU_WAIT = 6'b010000, 
		MS_SCPU_WAIT= 6'b100000
	} MemState_t;
	MemState_t MEM_ST;
	MemState_t REG_ST;
	MemState_t IO_ST;
	
	bit  [18: 1] MEM_A;
	bit  [15: 0] MEM_D;
	bit  [15: 0] MEM_Q;
	bit  [ 1: 0] MEM_WE;
	bit          MEM_RD;
	bit          MEM_CS;
	bit          MEM_RFS;
	
	bit  [11: 1] REG_A;
	bit  [15: 0] REG_D;
	bit  [15: 0] REG_Q;
	bit  [ 1: 0] REG_WE;
	bit          REG_RD;
	
`ifdef CUT_SCSP_DMA
	//U7 CUT_SCSP_DMA: the SCSP DMA engine is cut (CR7.DEXE was never set by any game, BIOS boot or menu): no DMA
	//state (DMA_MA, DMA_RA, DMA_LEN, DMA_DIR, DMA_DAT, DMA_WR, DMA_EXEC); a DEXE write ends at once (see CR7 below)
`else
	bit  [19: 1] DMA_MA;
	bit  [11: 1] DMA_RA;
	bit  [10: 0] DMA_LEN;
	bit          DMA_DIR;
	bit  [15: 0] DMA_DAT;
	bit          DMA_WR;
	bit          DMA_EXEC;
`endif
	
	bit          CLK_DIV;
	always @(posedge CLK) begin
		SCCE_R <= 0;
		SCCE_F <= 0;
		if (CE) begin
			CLK_DIV <= ~CLK_DIV;
			SCCE_R <=  CLK_DIV & CE;
			SCCE_F <= ~CLK_DIV & CE;
		end
	end
		
	bit  [2:0] CYCLE_NUM;
	always @(posedge CLK) 
		if (CLK_DIV && CE) 
			CYCLE_NUM <= CYCLE_NUM + 3'd1;
		
	wire DSP_EN = (CYCLE_NUM[2:1] == 2'b00) || (CYCLE_NUM[2:1] == 2'b10);
	wire PCM_EN = (CYCLE_NUM[2:1] == 2'b01) || (CYCLE_NUM[2:1] == 2'b11);
	wire SLOT0_EN = (CYCLE_NUM[2:1] == 2'b01);
	wire SLOT1_EN = (CYCLE_NUM[2:1] == 2'b11);
	
	wire CYCLE0_CE = ~CYCLE_NUM[0] & CLK_DIV & CE;
	wire CYCLE1_CE =  CYCLE_NUM[0] & CLK_DIV & CE;
	wire SLOT0_CE = SLOT0_EN & CYCLE1_CE;
	wire SLOT1_CE = SLOT1_EN & CYCLE1_CE;
	
	wire SAMPLE_CE = (SLOT == 5'd31) && (CYCLE_NUM[2:1] == 2'b11) && CYCLE1_CE;
	
	
	bit  [ 4: 0] EVOL_RA,SCR0_RA,SCR2_RA,SA_RA,SCR5_RA,SCR6_RA,LFO_RA;
	always_comb begin
		casex (CYCLE_NUM[2:1])
			2'b0x: begin
				SCR0_RA = OP2.SLOT;//OP2
				SCR2_RA = OP2.SLOT;//OP2
				SA_RA = OP2.SLOT;//OP2
				SCR5_RA = SLOT;//OP1
				SCR6_RA = SLOT;//OP1
				EVOL_RA = OP2.SLOT;//OP2
				LFO_RA = SLOT;//OP1
			end
			2'b1x: begin
				SCR0_RA = OP3.SLOT;//OP3
				SCR2_RA = OP4.SLOT;//OP4
				SA_RA = OP2.SLOT;//OP2
				SCR5_RA = OP4.SLOT;//OP4
				SCR6_RA = OP4.SLOT;//OP4
				EVOL_RA = OP4.SLOT;//OP4
				LFO_RA = OP4.SLOT;//OP4
			end
		endcase
	end

	//Operation 1: PLFO, PG, KEY ON/OFF
	bit          SCR0_KB[32];
	bit  [ 4: 0] SLOT;
	bit          RST;
	bit          KYONEX_RUN;
	
	// SCR0_KB_OLD, the KB of each slot at its last KYONEX pass, in an M10K (written on SLOT1_CE at SLOT, read at SLOT,
	// which is stable for the whole slot). Its clear by RES_N: RES_N starts a pass of RST over all 32 slots, in which
	// every slot is read as 0 (it is read before its first update of the pass) and written (KB if KYONEX_RUN, else 0).
	wire         SCR0_KB_CUR = SCR0_KB[SLOT];
	bit          KBOLD_Q;
	wire         SCR0_KB_OLD = ~RST & KBOLD_Q;
	SCSP_KBOLD_RAM KBOLD_RAM(CLK, SLOT, KYONEX_RUN & SCR0_KB_CUR, SLOT1_CE & RST_N & RES_N & (KYONEX_RUN | RST), SLOT, KBOLD_Q);
	SCR5_t       OP1_SCR5;
	SCR6_t       OP1_SCR6;
	always @(posedge CLK or negedge RST_N) begin
		bit  [ 9: 0] OP1_LFO_DIV;
		bit  [ 7: 0] OP1_LFO_DATA;
		bit          KYONEX_PEND;
		bit  [ 7: 0] PLFO_WAVE;
		bit  [11: 0] PHASE_SUM;
		bit  [22: 0] PHASE;
		bit  [ 7: 0] NEW_LFO_DATA;
		bit  [ 9: 0] NEW_LFO_DIV;
		
		if (!RST_N) begin
			// synopsys translate_off
			OP1_SCR5 <= '0;
			OP1_SCR6 <= '0;
			SCR0_KB <= '{32{0}};
			KYONEX_PEND <= 0;
			SLOT <= '0;
			RST <= 1;
			// synopsys translate_on
			OP2 <= OP2_RESET;
		end else if (!RES_N) begin
			OP1_SCR5 <= '0;
			OP1_SCR6 <= '0;
			SCR0_KB <= '{32{0}};
			KYONEX_PEND <= 0;
			SLOT <= '0;
			RST <= 1;
			NOISE <= 17'h00001;
			OP2 <= OP2_RESET;
		end else begin
			if (CYCLE0_CE) begin
				case (CYCLE_NUM[2:1])
					2'b00: begin
						OP1_SCR5 <= SCR_SCR5_Q;
						OP1_SCR6 <= SCR_SCR6_Q;
						{OP1_LFO_DIV,OP1_LFO_DATA} <= LFO_RAM_Q;
					end
				endcase
			end
			
			//Key on/off
			if (CYCLE1_CE) begin
				if (REG_A[11:10] == 2'b00 && {REG_A[4:1],1'b0} == 5'h00 && REG_WE[1]) begin
					SCR0_KB[REG_A[9:5]] <= REG_D[11];
					if (REG_D[12]) KYONEX_PEND <= 1;
				end
			end
			if (SLOT1_CE) begin
				KEY_RAM_D <= '0;
				if (KYONEX_RUN) begin
					if (SCR0_KB_CUR && !SCR0_KB_OLD) begin
						KEY_RAM_D[0] <= 1;
					end
					if (!SCR0_KB_CUR && SCR0_KB_OLD) begin
						KEY_RAM_D[1] <= 1;
					end
				end
				
				if (SLOT == 5'd31) begin
					KYONEX_RUN <= 0;
					if (KYONEX_PEND) begin
						KYONEX_PEND <= 0;
						KYONEX_RUN <= 1;
					end
				end
			end
			
			PLFO_WAVE <= PLFOCalc(OP1_LFO_DATA, NOISE[7:0], OP1_SCR6.PLFOWS, OP1_SCR6.PLFOS);
			// PHASE = PhaseCalc(OP1_SCR5, PLFO_WAVE), with the PhaseSum part registered one clock earlier (it was a long
			// path: adder, multiplier, adder, then the shift). Its inputs hold from 2 edges after CYCLE0_CE(0) to SLOT1_CE,
			// except after a RES_N, which sets RST: OP2.PHASE of an RST slot is not used (the phase is cleared).
			PHASE_SUM <= PhaseSum(OP1_SCR5, PLFO_WAVE);
			PHASE = PhaseShift(PHASE_SUM, OP1_SCR5.OCT);
			
			if (SLOT1_CE) begin
				OP2.SLOT <= SLOT;
				OP2.RST <= RST;
				OP2.KON <= KEY_RAM_Q[0];
				OP2.KOFF <= KEY_RAM_Q[1];
				OP2.PHASE = PHASE;
				OP2.MSK <= OP1_SCR5.MSK;
				OP2.ND <= NOISE[7:0];

				if (SLOT == 5'd31) RST <= 0;
				SLOT <= SLOT + 5'd1;
			end
			
			//LFO
			if (SLOT1_CE) begin
				NOISE <= {NOISE[5]^NOISE[0],NOISE[16:1]};
				
				if (!OP1_LFO_DIV) begin
					NEW_LFO_DIV = LFOFreqDiv(OP1_SCR6.LFOF);
					NEW_LFO_DATA = OP1_LFO_DATA + 8'd1;
				end else begin
					NEW_LFO_DIV = OP1_LFO_DIV - 10'd1;
					NEW_LFO_DATA = OP1_LFO_DATA;
				end
				if (OP1_SCR6.LFORE) begin
					NEW_LFO_DIV = '0;
					NEW_LFO_DATA = '0;
				end
				
				LFO_RAM_D <= {NEW_LFO_DIV,NEW_LFO_DATA};
			end
			
`ifdef DEBUG
			KON_DBG <= KEY_RAM_Q[0];
			DBG_PHASE <= PHASE; 
`endif
		end
	end
	
	bit  [ 1:0] KEY_RAM_D;
	bit  [ 1:0] KEY_RAM_Q;
	// KEY_RAM in an M10K (its read address is registered): it is read with SLOT_NEXT, the value SLOT takes on the edge,
	// so the registered address always equals SLOT, as the MLAB's unregistered one did. KEY_RAM_Q is used on SLOT1_CE,
	// and is only written on SLOT1_CE, never on the edge before.
	wire [ 4:0] SLOT_NEXT = !RST_N ? SLOT : !RES_N ? 5'd0 : SLOT1_CE ? SLOT + 5'd1 : SLOT;
`ifdef FRESH_SS_LANE
	// FRESH_SS_LANE: KEY (2 bits) and LFO (18 bits) as lanes of one M10K: both are written at OP2.SLOT on SLOT1_CE.
	// Read address: LFO_RA in CYCLE_NUM[2:1] 00/01/10 (LFO_RAM_Q is loaded at the CYCLE0_CE of 00 and 10, with SLOT /
	// OP4.SLOT) and SLOT_NEXT in 11 (KEY_RAM_Q is used at SLOT1_CE only, the CYCLE1_CE of 11; in 00/01 LFO_RA = SLOT =
	// SLOT_NEXT, the address KEY_RAM had). The phase changes at a CYCLE1_CE edge, at least a clock before the next
	// CYCLE0_CE registers its address (CLK_DIV toggles at every CE), so each use reads the word the separate RAMs read.
	bit  [17:0] LFO_RAM_D;
	bit  [17:0] LFO_RAM_Q;
	wire [ 4:0] KEYLFO_RA = CYCLE_NUM[2:1] == 2'b11 ? SLOT_NEXT : LFO_RA;
	wire [19:0] KEYLFO_RAM_Q;
	SCSP_LANE_RAM #(5, 20, 1) KEYLFO_RAM(CLK, OP2.SLOT, {KEY_RAM_D,LFO_RAM_D}, SLOT1_CE, KEYLFO_RA, KEYLFO_RAM_Q);
	assign KEY_RAM_Q = KEYLFO_RAM_Q[19:18];
	assign LFO_RAM_Q = KEYLFO_RAM_Q[17:0];
`else
	SCSP_KEY_RAM KEY_RAM(CLK, OP2.SLOT, KEY_RAM_D, SLOT1_CE, SLOT_NEXT, KEY_RAM_Q);
	
	bit  [17:0] LFO_RAM_D;
	bit  [17:0] LFO_RAM_Q;
	SCSP_LFO_RAM LFO_RAM(CLK, OP2.SLOT, LFO_RAM_D, SLOT1_CE, LFO_RA, LFO_RAM_Q);
`endif
	
	//Operation 2: MD read, ADP
	SCR0_t       OP2_SCR0;
	SCR2_t       OP2_SCR2;
	SA_t         OP2_SA;
	LSA_t        OP2_LSA;
	LEA_t        OP2_LEA;
	SCR4_t       OP2_SCR4;
	
	bit          STACK_RGEN;
	bit  [ 5: 0] STACK_RA;
	always_comb begin
		casex (CYCLE_NUM[2:1])
			2'b0x: STACK_RA = '0;
			2'b10: STACK_RA = {STACK_RGEN,OP2.SLOT} + OP2_SCR4.MDXSL;
			2'b11: STACK_RA = {STACK_RGEN,OP2.SLOT} + OP2_SCR4.MDYSL;
		endcase
	end
	
	always @(posedge CLK or negedge RST_N) begin
		bit  [15: 0] SOUSX;
		bit  [15: 0] SOUSY;
		EGState_t    OP2_EST;	//Current envelope state
		bit  [ 9: 0] OP2_EVOL;	//Current envelope volume
		bit  [ 8: 0] PHASE_INT;	//New phase integer
		bit  [13: 0] PHASE_FRAC;	//New phase fractional
		bit  [13: 0] CUR_PHASE_FRAC;//Current phase fractional
		bit  [15: 0] CUR_SO;		//Sample offset integer
		bit          CUR_SADIR;	//Sample address direction
		bit          CUR_SALOOP;//Sample address loop state
		bit          CUR_LOOPEND;
		bit  [15: 0] CALC_SO;
		bit  [15: 0] MOD_SO;
		bit  [15: 0] NEW_SAO;
		bit          NEW_SADIR;
		bit          NEW_SALOOP;
		bit          NEW_LOOPEND;
		bit          COMP;
		bit  [15: 0] COMP_SO;
		bit  [15: 0] SO_N1,SO_RA,SO_A2;
		bit          ALLOW;
		bit          EVENT,LOOP0_DELAYED;
		
`ifdef DEBUG
		bit  [ 7: 0] DBG_EXT_OLD;
		bit  [22: 0] DBG_PHASE_SHIFT;
`endif
		
		if (!RST_N) begin
			// synopsys translate_off
			OP3 <= OP3_RESET;
			OP2_SCR0 <= '0;
			OP2_SCR2 <= '0;
			OP2_SA <= '0;
			OP2_LSA <= '0;
			OP2_LEA <= '0;
			OP2_SCR4 <= '0;
			STACK_RGEN <= 0;
			SOUSX <= '0;
			SOUSY <= '0;
			WD_READ <= 0;
			// synopsys translate_on
		end else if (!RES_N) begin
			OP3 <= OP3_RESET;
			OP2_SCR0 <= '0;
			OP2_SCR2 <= '0;
			OP2_SA <= '0;
			OP2_LSA <= '0;
			OP2_LEA <= '0;
			OP2_SCR4 <= '0;
			STACK_RGEN <= 0;
			SOUSX <= '0;
			SOUSY <= '0;
			WD_READ <= 0;
		end else begin
			if (CYCLE0_CE) begin
				OP2_SA <= SCR_SA_Q;
				OP2_LSA <= SCR_LSA_Q;
				OP2_LEA <= SCR_LEA_Q;
				OP2_SCR4 <= SCR_SCR4_Q;
				case (CYCLE_NUM[2:1])
					2'b00: begin
						{OP2_EST,OP2_EVOL} <= EVOL_RAM_Q;
						OP2_SCR0 <= SCR_SCR0_Q;
						OP2_SCR2 <= SCR_SCR2_Q;
					end
					2'b10: SOUSX <= STACK_RA[5] ? STACK1_Q : STACK0_Q;
					2'b11: SOUSY <= STACK_RA[5] ? STACK1_Q : STACK0_Q;
				endcase
			end
		
			{CUR_LOOPEND,CUR_SALOOP,CUR_SADIR,CUR_SO} = OP2.KON ? '0 : SO_RAM_Q;
			// (x + 16'd1) > y with 16-bit operands: x + 1 wraps to 0 for x = FFFF
			COMP_SO = CUR_SO^{16{CUR_SADIR&OP2_SCR0.LPCTL[1]}};
			COMP = COMP_SO != 16'hFFFF && COMP_SO >= ((CUR_SADIR && OP2_SCR0.LPCTL[1]) || !CUR_SALOOP ? OP2_LSA : OP2_LEA);
			
			// the new loop offsets: CUR_SO + (LSA - LEA) (normal loop, and reverse loop backwards); CUR_SO - (LSA + LEA)
			// (reverse loop, LPCTL 10) and CUR_SO - (LEA<<1) (alternate loop, LPCTL 11) share one subtractor
			SO_N1 = CUR_SO + OP2_LSA - OP2_LEA;
			SO_RA = CUR_SO - (OP2_SCR0.LPCTL[0] ? 16'h0000 : OP2_LSA) - (OP2_SCR0.LPCTL[0] ? {OP2_LEA[14:0],1'b0} : OP2_LEA);
			SO_A2 = CUR_SO + {OP2_LSA[14:0],1'b0};
			
			CUR_PHASE_FRAC = OP2.KON ? '0 : PHASE_FRAC_RAM_Q;
						
			ALLOW = 1;
			if (SLOT1_CE) begin
				//Sample offset
				EVENT = 0;
				if (OP2.RST) begin
					{NEW_LOOPEND,NEW_SALOOP,NEW_SADIR,NEW_SAO} = '0;
					ALLOW = 0;
				end else if (OP2_EVOL >= 10'h3C0 && !OP2_SCR2.EGBP && !OP2.KON) begin
					{NEW_LOOPEND,NEW_SALOOP,NEW_SADIR,NEW_SAO} = '0;
					ALLOW = 0;
				end else begin
					{NEW_LOOPEND,NEW_SALOOP,NEW_SADIR,NEW_SAO} = {CUR_LOOPEND,CUR_SALOOP,CUR_SADIR,CUR_SO};
					case (OP2_SCR0.LPCTL)
					2'b00: begin	//Loop off
						if (!CUR_SALOOP) begin
							if (COMP) begin
								NEW_SALOOP = 1;
								EVENT = 1;
							end
						end else if (!CUR_LOOPEND) begin
							if (COMP && !LOOP0_DELAYED) begin
								NEW_LOOPEND = 1;
								EVENT = 1;
							end
						end
					end
					2'b01: begin	//Normal loop
						if (!CUR_SALOOP) begin
							if (COMP) begin
								NEW_SALOOP = 1;
								EVENT = 1;
							end
						end else begin
							if (COMP) begin
								NEW_SAO = SO_N1;
								EVENT = 1;
							end
						end
					end
					2'b10: begin	//Reverse loop
						if (!CUR_SALOOP) begin
							if (COMP) begin
								NEW_SAO = SO_RA;
								NEW_SALOOP = 1;
								NEW_SADIR = 1;
								EVENT = 1;
							end
						end else begin
							if (!COMP) begin
								NEW_SAO = SO_N1;
							end else begin
								EVENT = 1;
							end
						end
					end
					2'b11: begin	//Alternative loop
						if (!CUR_SALOOP) begin
							if (COMP) begin
								NEW_SALOOP = 1;
								NEW_SADIR = 0;
								EVENT = 1;
							end
						end else if (!CUR_SADIR) begin
							if (COMP) begin
								NEW_SAO = SO_RA;
								NEW_SADIR = 1;
								EVENT = 1;
							end
						end else begin
							if (!COMP) begin
								NEW_SAO = SO_A2;
								NEW_SADIR = 0;
							end else begin
								EVENT = 1;
							end
						end
					end
					endcase
					
					if (NEW_LOOPEND) ALLOW = 0;
				end
				LOOP0_DELAYED <= EVENT;
				
				//Phase accum
				if (OP2.RST)
					{PHASE_INT,PHASE_FRAC} = '0;
				else
					{PHASE_INT,PHASE_FRAC} = {9'b000000000,CUR_PHASE_FRAC} + OP2.PHASE;
				
				CALC_SO = NEW_SAO + {7'b0000000,PHASE_INT};
				SO_RAM_D <= {NEW_LOOPEND,NEW_SALOOP,NEW_SADIR,CALC_SO};
				
				OP3.SLOT <= OP2.SLOT;
				OP3.RST <= OP2.RST;
				OP3.KON <= OP2.KON;
				OP3.KOFF <= OP2.KOFF;
				OP3.ALLOW <= ALLOW;
				OP3.LOOP <= CUR_SALOOP;
				OP3.SO <= NEW_SAO^{16{NEW_SADIR}};
				OP3.MOD <= MDCalc(SOUSX, SOUSY, OP2_SCR4.MDL);
				OP3.MASK <= WaveMask(OP2_LEA) | {17{~OP2.MSK}};
				OP3.PHASE_FRAC <= CUR_PHASE_FRAC^{14{NEW_SADIR&OP2_SCR0.LPCTL[1]}};
				OP3.ND <= OP2.ND;
				
				ADP_SA <= {OP2_SCR0.SAH,OP2_SA[15:1],OP2_SA[0]&OP2_SCR0.PCM8B};
				ADP_PCM8B <= OP2_SCR0.PCM8B;
				WD_READ <= ALLOW;
				
				PHASE_FRAC_RAM_D <= ALLOW ? PHASE_FRAC : '0;
				
				if (OP2.SLOT == 5'd31) begin
					STACK_RGEN <= ~STACK_RGEN;
				end
				
				if (OP2.SLOT == CR4.MSLC) begin
					MONITOR_CA <= ALLOW ? NEW_SAO[15:12] : '0;
				end
			end
			
			//OP3
			if (SLOT0_CE) begin
				OP3_PHASE_FRAC_NEXT <= CUR_PHASE_FRAC^{14{NEW_SADIR&OP2_SCR0.LPCTL[1]}};
			end
		end
	end
`ifdef FRESH_SS_LANE
	// FRESH_SS_LANE: SO (19 bits) and PHASE_FRAC (14 bits) as lanes of one M10K: the same write (OP3.SLOT, SLOT1_CE)
	// and read (OP2.SLOT) addresses.
	bit [18:0] SO_RAM_D;
	bit [18:0] SO_RAM_Q;
	bit  [13:0] PHASE_FRAC_RAM_D;
	bit  [13:0] PHASE_FRAC_RAM_Q;
	wire [32:0] SOPH_RAM_Q;
	SCSP_LANE_RAM #(5, 33, 1) SOPH_RAM(CLK, OP3.SLOT, {PHASE_FRAC_RAM_D,SO_RAM_D}, SLOT1_CE, OP2.SLOT, SOPH_RAM_Q);
	assign SO_RAM_Q = SOPH_RAM_Q[18:0];
	assign PHASE_FRAC_RAM_Q = SOPH_RAM_Q[32:19];
`else
	bit [18:0] SO_RAM_D;
	bit [18:0] SO_RAM_Q;
	SCSP_SO_RAM SO_RAM(CLK, OP3.SLOT, SO_RAM_D, SLOT1_CE, OP2.SLOT, SO_RAM_Q);
	
	bit  [13:0] PHASE_FRAC_RAM_D;
	bit  [13:0] PHASE_FRAC_RAM_Q;
	SCSP_PHASE_RAM PHASE_FRAC_RAM(CLK, OP3.SLOT, PHASE_FRAC_RAM_D, SLOT1_CE, OP2.SLOT, PHASE_FRAC_RAM_Q);
`endif
	
	//Operation 3:  
	SCR0_t       OP3_SCR0;
//	SA_t         OP3_SA;
	bit  [19: 0] ADP_SA;
	bit          ADP_PCM8B;
	bit  [13: 0] OP3_PHASE_FRAC_NEXT;//Phase fractional for next slot
	
	// the fraction of the current sample's modulated phase, used on SLOT1_CE (CYCLE_NUM 7), has its own 6-bit adder
	wire [ 5: 0] MOD_PHASE_CURR_FRAC = OP3.MOD[5:0] + OP3.PHASE_FRAC[13:8];
	// SO_MOD = ({0,SO + c} + sext17(MOD_PHASE[21:6])) & MASK, c = CYCLE_NUM[2], MOD_PHASE = MOD + the 6-bit fraction, in
	// one 3-operand sum: MOD_PHASE[21:6] = MOD[21:6] + the carry out of MOD[5:0] + fraction, and as MOD[21:16] are all
	// copies of its sign (MDCalc), that 16-bit sum cannot overflow, so its sign extension is MOD's plus the carry. SO + c
	// wraps to 0 for SO = FFFF (c = 1), where the 17-bit sum has bit 16 the other way: flipped back.
	wire [ 6: 0] MOD_PHASE_LO = {1'b0,OP3.MOD[5:0]} + {1'b0,!CYCLE_NUM[2] ? OP3.PHASE_FRAC[13:8] : OP3_PHASE_FRAC_NEXT[13:8]};
	wire [16: 0] SO_MOD_SUM = {1'b0,OP3.SO} + {OP3.MOD[21],OP3.MOD[21:6]} + {15'd0,CYCLE_NUM[2] & MOD_PHASE_LO[6],CYCLE_NUM[2] ^ MOD_PHASE_LO[6]};
	wire [16: 0] SO_MOD = (SO_MOD_SUM ^ {&OP3.SO & CYCLE_NUM[2],16'h0000}) & OP3.MASK;
	assign ADP = ADP_SA + (!ADP_PCM8B ? {{2{SO_MOD[16]}},SO_MOD,1'b0} : {{3{SO_MOD[16]}},SO_MOD});
	
	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			OP4 <= OP4_RESET;
			// synopsys translate_off
			OP3_SCR0 <= '0;
//			OP3_SA <= '0;
			// synopsys translate_on
		end else if (!RES_N) begin
			OP4 <= OP4_RESET;
			OP3_SCR0 <= '0;
//			OP3_SA <= '0;
		end else begin
			if (CYCLE0_CE) begin
				case (CYCLE_NUM[2:1])
					2'b10: begin
						OP3_SCR0 <= SCR_SCR0_Q;
//						OP3_SA <= SCR_SA_Q;
					end
				endcase
			end
			
			if (SLOT0_CE) begin
				ADP0_CURR <= ADP[0];
			end
			if (SLOT1_CE) begin
				ADP0_NEXT <= ADP[0];
				OP4_WD_LATCH <= WD_READ;
				OP4_PCM8B_LATCH <= OP3_SCR0.PCM8B;
			end

			if (SLOT1_CE) begin
				OP4.SLOT <= OP3.SLOT;
				OP4.RST <= OP3.RST;
				OP4.KON <= OP3.KON;
				OP4.KOFF <= OP3.KOFF;
				OP4.LOOP <= OP3.LOOP;
				OP4.ND <= OP3.ND;
				OP4.MODF <= MOD_PHASE_CURR_FRAC;
				OP4.SSCTL <= OP3_SCR0.SSCTL;
				OP4.SBCTL <= OP3_SCR0.SBCTL;
				
`ifdef DEBUG
				if (OP3.SLOT == 5'd0) begin
					DBG_SLOT0_ADP <= ADP;
				end
`endif
			end
		end
	end
	
	//Operation 4: Interpolation, EG, ALFO
	bit          ADP0_CURR,ADP0_NEXT;
	bit  [15: 0] OP4_WD0,OP4_WD1;
	bit          OP4_WD_LATCH,OP4_PCM8B_LATCH;
	always @(posedge CLK or negedge RST_N) begin	
		if (!RST_N) begin
			// synopsys translate_off
			OP4_WD0 <= '0;
			OP4_WD1 <= '0;
			// synopsys translate_on
		end else if (!RES_N) begin
			OP4_WD0 <= '0;
			OP4_WD1 <= '0;
		end else begin
			//OP3
			if (SLOT1_CE) begin
				OP4_WD0 <= !WD_READ ? '0 : !OP3_SCR0.PCM8B ? MEM_WD : !ADP0_CURR ? {MEM_WD[15:8],8'h00} : {MEM_WD[7:0],8'h00};
			end
			
			//OP4
			if (SLOT0_CE) begin
				OP4_WD1 <= !OP4_WD_LATCH ? '0 : !OP4_PCM8B_LATCH ? MEM_WD : !ADP0_NEXT ? {MEM_WD[15:8],8'h00} : {MEM_WD[7:0],8'h00};
			end
		end
	end
	
	SCR1_t       OP4_SCR1;
	SCR2_t       OP4_SCR2;
	SCR5_t       OP4_SCR5;
	bit  [ 9: 0] OP4_EVOL;	//Current envelope volume
	EGState_t    OP4_EST;	//Current envelope state
	bit  [14: 0] SCNT;		//Sample counter
	bit  [14: 0] SCNT_PREV;
	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			SCNT <= '0;
			SCNT_PREV <= '1;
		end else if (!RES_N) begin
			SCNT <= '0;
			SCNT_PREV <= '1;
		end else begin
			if (SLOT1_CE) begin
				if (OP4.SLOT == 5'd31) begin
					SCNT_PREV <= SCNT;
					SCNT <= SCNT + 1'd1;
				end
			end
		end
	end
	
	bit  [ 4: 0] EFF_RATE;	//Effective rate
	bit          EFF_RATE_OVR;	//Effective rate over
	bit  [ 3: 0] EFF_RATE_BIT;
	bit          ENV_STEP;
	always_comb begin
		bit  [ 4: 0] RATE;
		bit  [14: 0] SCNT_EDGE;
		
		SCNT_EDGE = (SCNT ^ SCNT_PREV) & (SCNT ^ 15'h0001);
		
		case (OP4_EST)
			EST_ATTACK: RATE = OP4_SCR1.AR;	
			EST_DECAY1: RATE = OP4_SCR1.D1R;
			EST_DECAY2: RATE = OP4_SCR1.D2R;
			EST_RELEASE: RATE = OP4_SCR2.RR;
		endcase
		if (OP4_EST == EST_RELEASE && OP4.KON) begin
			RATE = OP4_SCR1.AR;
		end else if (OP4_EST != EST_RELEASE && OP4.KOFF) begin
			RATE = OP4_SCR2.RR;
		end
		{EFF_RATE_OVR,EFF_RATE} = EffRateCalc(RATE, OP4_SCR2.KRS, OP4_SCR5.OCT);
		EFF_RATE_BIT = EffRateBit(EFF_RATE);
		
		if (RATE == 5'h00 || (EFF_RATE_OVR && OP4_EST == EST_ATTACK)) 
			ENV_STEP <= 0;
		else if (EFF_RATE < 5'h18 && EFF_RATE[0])
			ENV_STEP <= SCNT_EDGE[EFF_RATE_BIT+1] | SCNT_EDGE[EFF_RATE_BIT+2];
		else
			ENV_STEP = SCNT_EDGE[EFF_RATE_BIT];
	end
	
	SCR6_t       OP4_SCR6;
	bit  [ 7: 0] OP4_LFO_DATA;
	always @(posedge CLK or negedge RST_N) begin
		bit  [10: 0] VOL_CALC;
		bit  [ 9: 0] NEW_EVOL;
		bit  [ 1: 0] NEW_EST;
		bit  [10: 0] VOL_INC_BASE;
		bit  [ 1: 0] SRK;			//SRAC - 1, SRAC being the envelope step's shift (1..4)
		bit  [10: 0] ATK_STEP;	//$signed(~{1'b0,OP4_EVOL}) >>> SRAC
		bit  [10: 0] DEC_STEP;	//16 >> SRAC
		bit  [ 7: 0] ND_PREV;
		
		if (!RST_N) begin
			OP5 <= OP5_RESET;
			// synopsys translate_off
			OP4_SCR1 <= '0;
			OP4_SCR2 <= '0;
			OP4_SCR5 <= '0;
			OP4_SCR6 <= '0;
			{OP4_EST,OP4_EVOL} <= '0;
			// synopsys translate_on
		end else if (!RES_N) begin
			OP5 <= OP5_RESET;
			OP4_SCR1 <= '0;
			OP4_SCR2 <= '0;
			OP4_SCR5 <= '0;
			OP4_SCR6 <= '0;
			{OP4_EST,OP4_EVOL} <= '0;
		end else begin
			if (CYCLE0_CE) begin
				OP4_SCR1 <= SCR_SCR1_Q;
				case (CYCLE_NUM[2:1])
					2'b10: begin
						OP4_SCR2 <= SCR_SCR2_Q;
						OP4_SCR5 <= SCR_SCR5_Q;
						OP4_SCR6 <= SCR_SCR6_Q;
						{OP4_EST,OP4_EVOL} <= EVOL_RAM_Q;
						OP4_LFO_DATA <= LFO_RAM_Q[7:0];
					end
				endcase
			end
			
			// SRAC = ((32 - ERMAX) >> 1) + (ERMAX[0] && SCNT[EFF_RATE_BIT + 1]), ERMAX = EFF_RATE clamped to 24..30, is 1..4
			// only: ERMAX 24 -> 4, 25 -> 3 (+1), 26 -> 3, 27 -> 2 (+1), 28 -> 2, 29 -> 1 (+1), 30 -> 1. ERMAX is odd only for
			// EFF_RATE 25, 27 and 29, above 0x18, where EFF_RATE_BIT = (0x18 - 0x18)[4:1] = 0: the counter bit is SCNT[1]. So
			// the two shifts by SRAC below are 4:1 muxes on SRK = SRAC - 1, not barrel shifters by a 5-bit amount.
			case (EFF_RATE)
				5'd25:   SRK = 2'd2 + {1'b0,SCNT[1]};
				5'd26:   SRK = 2'd2;
				5'd27:   SRK = 2'd1 + {1'b0,SCNT[1]};
				5'd28:   SRK = 2'd1;
				5'd29:   SRK = {1'b0,SCNT[1]};
				5'd30,
				5'd31:   SRK = 2'd0;
				default: SRK = 2'd3;
			endcase
			case (SRK)
				2'd0: begin ATK_STEP = {2'b11,~OP4_EVOL[9:1]};          DEC_STEP = 11'd8; end
				2'd1: begin ATK_STEP = {3'b111,~OP4_EVOL[9:2]};         DEC_STEP = 11'd4; end
				2'd2: begin ATK_STEP = {4'b1111,~OP4_EVOL[9:3]};        DEC_STEP = 11'd2; end
				2'd3: begin ATK_STEP = {5'b11111,~OP4_EVOL[9:4]};        DEC_STEP = 11'd1; end
			endcase
`ifdef DEBUG
			if (CYCLE1_CE) begin
				DECAY1_DBG <= 0;
				DECAY2_DBG <= 0;
				ATTACK_DBG <= 0;
				RELEASE_DBG <= 0;
			end
`endif
			if (SLOT1_CE) begin
				NEW_EVOL = OP4_EVOL;
				NEW_EST = OP4_EST;
				
				// ATTACK_VOL_CALC (attack state) and DECAY_VOL_CALC (the other states) through one adder
				VOL_CALC = {1'b0,OP4_EVOL} + (!ENV_STEP ? 11'd0 :
				                              OP4_EST == EST_ATTACK ? ATK_STEP : DEC_STEP);
				if (OP4.RST) begin
					NEW_EVOL = 10'h3FF;
					NEW_EST = EST_RELEASE;
				end else if (OP4_EST == EST_RELEASE && OP4.KON) begin
					NEW_EVOL = EFF_RATE_OVR ? 10'h000 : 10'h280;
					NEW_EST = EST_ATTACK;
`ifdef DEBUG
					ATTACK_DBG <= 1;
`endif
				end else if (OP4_EST != EST_RELEASE && OP4.KOFF) begin
					NEW_EST = EST_RELEASE;
`ifdef DEBUG
					RELEASE_DBG <= 1;
`endif
				end else begin
					case (OP4_EST)
						EST_ATTACK: begin
							if (!VOL_CALC[10]) begin
								NEW_EVOL = VOL_CALC[9:0];
							end else begin
								NEW_EVOL = 10'h000;
							end
							if ((!OP4_EVOL && !OP4_SCR2.LPSLNK) || (OP4.LOOP && OP4_SCR2.LPSLNK)) begin
								NEW_EST = EST_DECAY1;
`ifdef DEBUG
								DECAY1_DBG <= 1;
`endif
							end
						end
						
						EST_DECAY1: begin
							if (!VOL_CALC[10]) begin
								NEW_EVOL = VOL_CALC[9:0];
							end else begin
								NEW_EVOL = 10'h3FF;
							end
							if (OP4_EVOL[9:5] == OP4_SCR2.DL) begin
								NEW_EST = EST_DECAY2;
`ifdef DEBUG
								DECAY2_DBG <= 1;
`endif
							end
						end
						
						EST_DECAY2: begin
							if (!VOL_CALC[10]) begin
								NEW_EVOL = VOL_CALC[9:0];
							end else begin
								NEW_EVOL = 10'h3FF;
							end
						end
						
						EST_RELEASE: begin
							if (!VOL_CALC[10]) begin
								NEW_EVOL = VOL_CALC[9:0];
							end else begin
								NEW_EVOL = 10'h3FF;
							end
						end
					endcase
				end
				EVOL_RAM_D <= {NEW_EST,NEW_EVOL};
				
				OP5.SLOT <= OP4.SLOT;
				OP5.RST <= OP4.RST;
				OP5.KON <= OP4.KON;
				OP5.KOFF <= OP4.KOFF;
				OP5.EVOL <= (NEW_EST == EST_ATTACK && OP4_SCR1.EGHOLD) || OP4_SCR2.EGBP ? '0 : NEW_EVOL;
				OP5.WD <= SoundSel(OP4_WD0, OP4_WD1, {ND_PREV,8'h00}, OP4.SSCTL, OP4.SBCTL, OP4.MODF);
				OP5.ALFO <= ALFOCalc(OP4_LFO_DATA, OP4.ND, OP4_SCR6.ALFOWS, OP4_SCR6.ALFOS);
				ND_PREV <= OP4.ND;
				
				if (OP4.SLOT == CR4.MSLC) begin
					MONITOR_SGC <= NEW_EST;
					MONITOR_EG <= NEW_EVOL[9:5];
				end
				
`ifdef DEBUG
				if (OP4.SLOT == 5'd0) begin
					DBG_SLOT0_WD <= OP4_WD0;
					DBG_SLOT0_PREV <= DBG_SLOT0_WD;
				end
`endif
			end
		end
	end
	bit [11:0] EVOL_RAM_D;
	bit [11:0] EVOL_RAM_Q;
	SCSP_EVOL_RAM EVOL_RAM(CLK, OP5.SLOT, EVOL_RAM_D, SLOT1_CE, EVOL_RA, EVOL_RAM_Q);
		
	//Operation 5: Level calculation
	always @(posedge CLK or negedge RST_N) begin	
		if (!RST_N) begin
			OP6 <= OP6_RESET;
			// synopsys translate_off
			// synopsys translate_on
		end else if (!RES_N) begin
			OP6 <= OP6_RESET;
		end else begin
			if (SLOT1_CE) begin
				OP6.SLOT <= OP5.SLOT;
				OP6.RST <= OP5.RST;
				OP6.KON <= OP5.KON;
				OP6.KOFF <= OP5.KOFF;
				OP6.LEVEL <= LevelAddALFO(OP5.EVOL, OP5.ALFO);
				OP6.WD <= OP5.WD;
			end
		end
	end

	//Operation 6: Level calculation
	SCR3_t       OP6_SCR3;
	always @(posedge CLK or negedge RST_N) begin
		bit [ 9: 0] LEVEL;
		
		LEVEL = LevelAddTL(OP6.LEVEL, OP6_SCR3.TL);
		
		if (!RST_N) begin
			OP7 <= OP7_RESET;
			// synopsys translate_off
			OP6_SCR3 <= '0;
			// synopsys translate_on
		end else if (!RES_N) begin
			OP7 <= OP7_RESET;
			OP6_SCR3 <= '0;
		end else begin
			if (CYCLE0_CE) begin
				OP6_SCR3 <= SCR_SCR3_Q;
			end
			
			if (SLOT1_CE) begin
				OP7.SLOT <= OP6.SLOT;
				OP7.RST <= OP6.RST;
				OP7.KON <= OP6.KON;
				OP7.KOFF <= OP6.KOFF;
				OP7.SD <= OP6_SCR3.SDIR ? OP6.WD : VolCalc(OP6.WD, LEVEL);
				OP7.STWINH <= OP6_SCR3.STWINH;
			end
		end
	end

	//Operation 7: Stack save
	SCR7_t       OP7_SCR7;
	SCR8_t       OP7_SCR8;
	EFREG_t      EFREG_Q;
	
	// Level and pan: one shifter pair for the three uses, which fall on different steps of the slot (an exact rewrite of
	// the direct-out and effect-out LevelCalc/PanLCalc/PanRCalc and of the DSP-input DSPLevelCalc):
	//  - CYCLE_NUM 3: DSP input, OP7.SD by IMXL; MIXS_D is loaded on that step's CYCLE1_CE.
	//  - CYCLE_NUM 7, CLK_DIV 0 (the edges between the CYCLE0_CE that loads OP7_SCR8 for the last time and SLOT1_CE;
	//    there is at least one): direct out, OP7.SD by DISDL/DIPAN, held in DIR_T/DIR_Y/DIR_P4 for SLOT1_CE. Over those
	//    edges neither OP7.SD nor OP7_SCR8 changes except by a reset, and a reset clears OP7.SD (pan of 0 is 0) and
	//    DIR_T/DIR_Y alike.
	//  - CYCLE_NUM 7, CLK_DIV 1 (SLOT1_CE): effect out, EFSDL/EFPAN of OP7_SCR8. The source is selected before the level
	//    shift (LevelCalc of 0 is 0). LevelCalc(x,l) = DSPLevelCalc({x,4'h0},l)[19:4].
	wire         LVL_DIR = (CYCLE_NUM == 3'd7) & ~CLK_DIV;
	wire         LVL_EFF = (CYCLE_NUM == 3'd7) &  CLK_DIV;
	wire         LVL_SEL_EFREG = LVL_EFF & (OP7.SLOT <= 5'd15);
	wire         LVL_SEL_ESL   = LVL_EFF & (OP7.SLOT == 5'd16) & SND_EN[2];
	wire         LVL_SEL_ESR   = LVL_EFF & (OP7.SLOT == 5'd17) & SND_EN[2];
	wire  [15:0] LVL_IN  = (OP7.SD & {16{~LVL_EFF}}) | (EFREG_Q & {16{LVL_SEL_EFREG}}) | (ESL & {16{LVL_SEL_ESL}}) | (ESR & {16{LVL_SEL_ESR}});
	wire  [ 2:0] LVL_SDL = LVL_EFF ? OP7_SCR8.EFSDL : LVL_DIR ? OP7_SCR8.DISDL : OP7_SCR7.IMXL;
	wire  [ 4:0] LVL_PAN = LVL_EFF ? OP7_SCR8.EFPAN : OP7_SCR8.DIPAN;
	wire  [51:0] LVL_RES = LevelPanCalc(LVL_IN,LVL_SDL,LVL_PAN);
	wire  [19:0] LVL_OUT = LVL_RES[51:32];	//DSPLevelCalc({LVL_IN,4'h0},LVL_SDL)
	wire  [15:0] LVL_T = LVL_RES[31:16];	//LevelCalc(LVL_IN,LVL_SDL)
	wire  [15:0] LVL_Y = LVL_RES[15:0];	//the attenuated side: PanLCalc = !PAN[4] ? Y : T, PanRCalc = PAN[4] ? Y : T
	wire  [15:0] LVL_PAN_L = !LVL_PAN[4] ? LVL_Y : LVL_T;
	wire  [15:0] LVL_PAN_R =  LVL_PAN[4] ? LVL_Y : LVL_T;
	
	// the direct-out level/pan held for SLOT1_CE as T, Y and DIPAN[4]
	bit   [15:0] DIR_T,DIR_Y;
	bit          DIR_P4;
	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			DIR_T <= '0;
			DIR_Y <= '0;
			DIR_P4 <= 0;
		end else if (!RES_N) begin
			DIR_T <= '0;
			DIR_Y <= '0;
			DIR_P4 <= 0;
		end else if (LVL_DIR) begin
			DIR_T <= LVL_T;
			DIR_Y <= LVL_Y;
			DIR_P4 <= LVL_PAN[4];
		end
	end
	wire  [15:0] DIR_PAN_L = !DIR_P4 ? DIR_Y : DIR_T;
	wire  [15:0] DIR_PAN_R =  DIR_P4 ? DIR_Y : DIR_T;
	
	//Direct out
	bit        STACK_WGEN;
	bit [17:0] DIR_ACC_L,DIR_ACC_R;
	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			// synopsys translate_off
			OP7_SCR8 <= '0;
			STACK_WGEN <= 0;
			DIR_ACC_L <= 0;
			DIR_ACC_R <= 0;
			// synopsys translate_on
		end else if (!RES_N) begin
			OP7_SCR8 <= '0;
			STACK_WGEN <= 0;
			DIR_ACC_L <= 0;
			DIR_ACC_R <= 0;
		end else begin
			if (CYCLE0_CE) begin
				OP7_SCR8 <= SCR_SCR8_Q;
			end
			
			if (SLOT1_CE) begin
				DIR_ACC_L <= (DIR_ACC_L & {18{OP7.SLOT != 5'd0}}) + {{2{DIR_PAN_L[15]}},DIR_PAN_L[15:0]};
				DIR_ACC_R <= (DIR_ACC_R & {18{OP7.SLOT != 5'd0}}) + {{2{DIR_PAN_R[15]}},DIR_PAN_R[15:0]};
				
				if (OP7.SLOT == 5'd31) begin
					STACK_WGEN <= ~STACK_WGEN;
				end
			end
			
`ifdef DEBUG
			LVL_DBG <= LVL_OUT[19:4];
			PAN_L_DBG <= LVL_PAN_L;
			PAN_R_DBG <= LVL_PAN_R;
`endif
		end
	end
	wire STACK_WE = (CYCLE_NUM == 3'd0) & ~OP7.STWINH;
	
`ifdef DEBUG
	assign DIR_ACC_L_OF = (DIR_ACC_L[17] && DIR_ACC_L[16:15] != 2'b11) || (!DIR_ACC_L[17] && DIR_ACC_L[16:15] != 2'b00);
	assign DIR_ACC_R_OF = (DIR_ACC_R[17] && DIR_ACC_R[16:15] != 2'b11) || (!DIR_ACC_R[17] && DIR_ACC_R[16:15] != 2'b00);
`endif
	
	//DSP
	MPRO_t       MPRO0_Q,MPRO1_Q;
	assign MPRO0_Q = MPRO_RAM_Q & {64{DSP_MPRO_SET_Q}};
	
	bit          DSP_MPRO_SET_Q;		// the step's program word has been written since reset (SCSP_MPRO_SET)
	
	//DSP input
	bit  [ 3: 0] MIXSA_RA,MIXSB_RA;
	bit  [ 3: 0] MIXS_WA;
	bit          MIXS_WE;
	MIXS_t       MIXS_D;
	bit  [31: 0] PCM_MIXS_Q,DSP_MIXS_Q;
	
	bit  [15: 0] DSP_EXTS[2];
	// MIXS_NULL: the flags of the bank in use (MIXS_GEN). The other bank is only ever set to all ones, at the switch
	// that makes it the bank in use, so one vector holds the same: all ones at the switch, cleared bit by bit.
	bit  [15: 0] MIXS_NULL;
	bit          MIXS_GEN;
	always @(posedge CLK or negedge RST_N) begin
		bit  [19: 0] SD;
		MIXS_t       MIXS_OLD;
		
		if (!RST_N) begin
			// synopsys translate_off
			OP7_SCR7 <= '0;
			DSP_EXTS <= '{2{'0}};
			// synopsys translate_on
		end else if (!RES_N) begin
			OP7_SCR7 <= '0;
		end else begin
			if (CYCLE0_CE) begin
				OP7_SCR7 <= SCR_SCR7_Q;
			end
			
			SD = LVL_OUT;	//DSPLevelCalc({OP7.SD,4'h00},OP7_SCR7.IMXL) on CYCLE_NUM 3

			if (CYCLE1_CE) begin
				if (CYCLE_NUM[2:1] == 2'b00) begin
					MIXS_OLD <= MIXS_NULL[OP7_SCR7.ISEL] ? '0 : {PCM_MIXS_Q[15:0],PCM_MIXS_Q[19:16]};
					MIXS_NULL[OP7_SCR7.ISEL] <= 0;
				end
				if (CYCLE_NUM[2:1] == 2'b01) begin
					MIXS_D <= MIXS_OLD + SD;
				end
			end
			
			if (OP7.SLOT == 5'd31 && SLOT1_CE) begin
				MIXS_NULL <= '1;
				MIXS_GEN <= ~MIXS_GEN;
				DSP_EXTS[0] <= !SND_EN[2] ? 16'h0000 : ESL;
				DSP_EXTS[1] <= !SND_EN[2] ? 16'h0000 : ESR;
			end
		end
	end
	assign MIXS_WA = OP7_SCR7.ISEL;
	assign MIXS_WE = (CYCLE_NUM[2:1] == 2'b10);
	assign MIXSA_RA = !MIXS_GEN ? OP7_SCR7.ISEL : MPRO0_Q.IRA[3:0];
	assign MIXSB_RA = !MIXS_GEN ? MPRO0_Q.IRA[3:0] : OP7_SCR7.ISEL;
	
	assign PCM_MIXS_Q = !MIXS_GEN ? MIXSA_RAM_Q : MIXSB_RAM_Q;
	assign DSP_MIXS_Q = !MIXS_GEN ? MIXSB_RAM_Q : MIXSA_RAM_Q;
	
	//DSP execute
`ifndef DEBUG
	bit  [ 6: 0] DSP_MPRO_STEP;
`endif
	assign DSP_MPRO_STEP = {OP7.SLOT,CYCLE_NUM[2:1]};
	
	bit  [ 6: 0] DSP_TEMP_RA;
	bit  [ 6: 0] DSP_TEMP_WA;
	TEMP_t       DSP_TEMP_D;
	bit          DSP_TEMP_WE;
	bit  [ 4: 0] DSP_MEMS_RA;
	bit  [ 4: 0] DSP_MEMS_WA;
	MEMS_t       DSP_MEMS_D;
	bit          DSP_MEMS_WE;
	bit  [ 5: 0] DSP_COEF_RA;
	bit  [ 4: 0] DSP_MADRS_RA;
	bit  [ 3: 0] DSP_EFREG_RA;
	bit  [ 3: 0] DSP_EFREG_WA;
	bit          DSP_EFREG_WE;
	EFREG_t      DSP_EFREG_D;
	bit  [15: 0] MDEC_CT;
	bit  [25: 0] SFT_REG;
	bit  [19: 1] DSP_MEMA_REG;
	bit  [15: 0] DSP_INP_REG;
	bit  [15: 0] DSP_OUT_REG;
	bit          DSP_READ;
	bit          DSP_WRITE;
	bit          DSP_READ_NOFL1,DSP_READ_NOFL2;
	
	wire [23: 0] SHFT_OUT = DSPShifter(SFT_REG, MPRO1_Q.SHFT);
	
	always @(posedge CLK or negedge RST_N) begin
		TEMP_t       TEMP_Q;
		MEMS_t       MEMS_Q;
		COEF_t       COEF_Q;
		MADRS_t      MADRS_Q;
		MIXS_t       MIXS_Q;
		bit  [15: 0] EXTS_Q;
		bit  [23: 0] INPUTS;
		bit  [23: 0] X;
		bit  [12: 0] Y;
		bit  [25: 0] BS;
		bit  [25: 0] B;
		bit          BNEG;
		bit  [25: 0] BX;
		bit  [23: 0] Y_REG;
		bit  [12: 0] FRC_REG;
		bit  [11: 0] ADRS_REG;
		bit  [25: 0] MUL;
		bit  [16: 1] ADDR;
		
		if (!RST_N) begin
			MDEC_CT <= '0;
			DSP_READ <= 0;
			DSP_WRITE <= 0;
			// synopsys translate_off
			Y_REG <= '0;
			FRC_REG <= '0;
			ADRS_REG <= '0;
			DSP_MEMA_REG <= '0;
			DSP_OUT_REG <= '0;
			// synopsys translate_on
		end else if (!RES_N) begin
			MPRO1_Q <= '0;
			MDEC_CT <= '0;
			DSP_READ <= 0;
			DSP_WRITE <= 0;
		end else begin
			if (!MPRO1_Q.IRA[5])
				INPUTS = MEMS_Q;
			else if (!MPRO1_Q.IRA[4])
				INPUTS = {MIXS_Q,4'h0};
			else if (!MPRO1_Q.IRA[3:1])
				INPUTS = {EXTS_Q,8'h00};
			
			case (MPRO1_Q.XSEL)
				1'b0: X = TEMP_Q;
				1'b1: X = INPUTS;
			endcase
			case (MPRO1_Q.YSEL)
				2'b00: Y = FRC_REG;
				2'b01: Y = COEF_Q;
				2'b10: Y = Y_REG[23:11];
				2'b11: Y = {1'b0,Y_REG[15:4]};
			endcase
			
			BS = !MPRO1_Q.BSEL ? {{2{TEMP_Q[23]}},TEMP_Q} : SFT_REG;
`ifdef DEBUG
			if (MPRO1_Q.ZERO)
				B = '0;
			else if (MPRO1_Q.NEGB)
				B = 26'd0 - BS;
			else
				B = BS;
`endif
				
			// SFT_REG = MUL + B with B = ZERO ? 0 : NEGB ? 0 - BS : BS, as one adder: MUL + (BS ^ NEG) + NEG
			BNEG = MPRO1_Q.NEGB & ~MPRO1_Q.ZERO;
			BX = (BS & {26{~MPRO1_Q.ZERO}}) ^ {26{BNEG}};
			
			MUL = DSPMult(X, Y);
			
			ADDR = MADRS_Q + (!MPRO1_Q.TABLE ? MDEC_CT : 16'h0000) + (MPRO1_Q.ADREB ? {{4{ADRS_REG[11]}},ADRS_REG} : 16'h0000) + (MPRO1_Q.NXADR ? 16'h0001 : 16'h0000);
			
			if (CYCLE0_CE) begin
				MPRO1_Q <= MPRO0_Q;
				MEMS_Q <= {MEMS_RAM_Q[15:0],MEMS_RAM_Q[23:16]};
				MIXS_Q <= {DSP_MIXS_Q[15:0],DSP_MIXS_Q[19:16]};
				EXTS_Q <= DSP_EXTS[MPRO0_Q.IRA[0]];
				TEMP_Q <= {TEMP_RAM_Q[15:0],TEMP_RAM_Q[23:16]};
				COEF_Q <= COEF_RAM_Q[15:3];
				MADRS_Q <= MADRS_RAM_Q;
			end
			if (CYCLE1_CE) begin
				if (OP7.SLOT == 5'd31 && SLOT1_CE) 
					MDEC_CT <= MDEC_CT - 16'd1;
				
				SFT_REG <= MUL + BX + {25'd0,BNEG};

				if (MPRO1_Q.YRL)
					Y_REG <= INPUTS;
				
				if (MPRO1_Q.FRCL) begin
					if (MPRO1_Q.SHFT == 2'b11)
						FRC_REG <= {1'b0,SHFT_OUT[11:0]};
					else
						FRC_REG <= SHFT_OUT[23:11];
				end
				
				if (MPRO1_Q.ADRL) begin
					if (MPRO1_Q.SHFT == 2'b11)
						ADRS_REG <= SHFT_OUT[23:12];
					else
						ADRS_REG <= {{4{INPUTS[23]}},INPUTS[23:16]};
				end
				
				case (CR1.RBL | {2{MPRO1_Q.TABLE}})
					2'b00: DSP_MEMA_REG <= {CR1.RBP,12'h000} + {6'b000000,ADDR[13:1]};
					2'b01: DSP_MEMA_REG <= {CR1.RBP,12'h000} + {5'b00000,ADDR[14:1]};
					2'b10: DSP_MEMA_REG <= {CR1.RBP,12'h000} + {4'b0000,ADDR[15:1]};
					2'b11: DSP_MEMA_REG <= {CR1.RBP,12'h000} + {3'b000,ADDR[16:1]};
				endcase
				DSP_OUT_REG <= !MPRO1_Q.NOFL ? DSPItoF(SHFT_OUT) : SHFT_OUT[23:8];
				DSP_READ <= MPRO1_Q.MRD;
				DSP_READ_NOFL1 <= MPRO1_Q.NOFL;
				DSP_READ_NOFL2 <= DSP_READ_NOFL1;
				DSP_WRITE <= MPRO1_Q.MWT;
			end
`ifdef DEBUG
			INPUTS_DBG <= INPUTS;
			X_DBG <= X;
			Y_DBG <= Y;
			B_DBG <= B;
			MUL_DBG <= MUL;
`endif
		end
	end
	assign DSP_TEMP_RA = MPRO0_Q.TRA + MDEC_CT[6:0];
	assign DSP_TEMP_WA = MPRO1_Q.TWA + MDEC_CT[6:0];
	assign DSP_TEMP_WE = MPRO1_Q.TWT;
	assign DSP_TEMP_D = SHFT_OUT;
	
	assign DSP_MEMS_RA = MPRO0_Q.IRA[4:0];
	assign DSP_MEMS_WA = MPRO1_Q.IWA;
	assign DSP_MEMS_WE = MPRO1_Q.IWT;
	assign DSP_MEMS_D = DSPInCalc(DSP_INP_REG, DSP_READ_NOFL2);	//!DSP_READ_NOFL2 ? DSPFtoI(DSP_INP_REG) : {DSP_INP_REG,8'h00}
	
	assign DSP_COEF_RA = MPRO0_Q.COEF;
	assign DSP_MADRS_RA = MPRO0_Q.MASA;

	assign DSP_EFREG_RA = OP7.SLOT[3:0];
	assign DSP_EFREG_WA = MPRO1_Q.EWA;
	assign DSP_EFREG_WE = MPRO1_Q.EWT;
	assign DSP_EFREG_D = SHFT_OUT[23:8];
	
	
	
	//Effect out
	bit signed [17:0] EFF_ACC_L,EFF_ACC_R;
	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			// synopsys translate_off
			EFF_ACC_L <= '0;
			EFF_ACC_R <= '0;
			// synopsys translate_on
		end else if (!RES_N) begin
			EFF_ACC_L <= '0;
			EFF_ACC_R <= '0;
		end else begin
			if (SLOT0_EN & CYCLE0_CE) begin
				EFREG_Q <= EFREG_RAM_Q;
			end
			
			if (SLOT1_CE) begin
				EFF_ACC_L <= (EFF_ACC_L & {18{OP7.SLOT != 5'd0}}) + {{2{LVL_PAN_L[15]}},LVL_PAN_L[15:0]};
				EFF_ACC_R <= (EFF_ACC_R & {18{OP7.SLOT != 5'd0}}) + {{2{LVL_PAN_R[15]}},LVL_PAN_R[15:0]};
			end
		end
	end
`ifdef DEBUG
	assign EFF_ACC_L_OF = (EFF_ACC_L[17] && EFF_ACC_L[16:15] != 2'b11) || (!EFF_ACC_L[17] && EFF_ACC_L[16:15] != 2'b00);
	assign EFF_ACC_R_OF = (EFF_ACC_R[17] && EFF_ACC_R[16:15] != 2'b11) || (!EFF_ACC_R[17] && EFF_ACC_R[16:15] != 2'b00);
`endif
	
	//Out
	bit [17:0] SUM_L,SUM_R;
	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			// synopsys translate_off
			SUM_L <= '0;
			SUM_R <= '0;
			// synopsys translate_on
		end else if (!RES_N) begin
			
		end else begin
			if (OP7.SLOT == 5'd0 && CYCLE_NUM[2:1] == 2'b00 && CYCLE1_CE) begin
				SUM_L <= (!SND_EN[0] ? 18'h00000 : DIR_ACC_L) + (!SND_EN[1] ? 18'h00000 : EFF_ACC_L);
				SUM_R <= (!SND_EN[0] ? 18'h00000 : DIR_ACC_R) + (!SND_EN[1] ? 18'h00000 : EFF_ACC_R);
			end
		end
	end
	
	assign SOUND_L = MVolCalc(SUM_L, CR0.MVOL, CR0.DB);
	assign SOUND_R = MVolCalc(SUM_R, CR0.MVOL, CR0.DB);
`ifdef DEBUG
	assign SUM_L_OF = (SUM_L[17] && SUM_L[16:15] != 2'b11) || (!SUM_L[17] && SUM_L[16:15] != 2'b00);
	assign SUM_R_OF = (SUM_R[16] && SUM_R[16:15] != 2'b11) || (!SUM_R[17] && SUM_R[16:15] != 2'b00);
`endif
	
	
	
	//Timers
	bit [7:0] TMR_CE;
	always @(posedge CLK or negedge RST_N) begin
		bit [6:0] CNT;
	
		if (!RST_N) begin
			CNT <= '0;
			TMR_CE <= '0;
		end else if (!RES_N) begin
			CNT <= '0;
			TMR_CE <= '0;
		end else begin
			TMR_CE <= '0;
			if (SAMPLE_CE) begin
				CNT <= CNT + 7'd1;
				TMR_CE[0] <= 1;
				TMR_CE[1] <= ~|CNT[0:0];
				TMR_CE[2] <= ~|CNT[1:0];
				TMR_CE[3] <= ~|CNT[2:0];
				TMR_CE[4] <= ~|CNT[3:0];
				TMR_CE[5] <= ~|CNT[4:0];
				TMR_CE[6] <= ~|CNT[5:0];
				TMR_CE[7] <= ~|CNT[6:0];
			end
		end
	end
	wire TMRA_CE = TMR_CE[CR8.TACTL];
	wire TMRB_CE = TMR_CE[CR9.TBCTL];
	wire TMRC_CE = TMR_CE[CR10.TCCTL];
	
`ifdef CUT_SCSP_DMA
	//DMA
	//U7 CUT_SCSP_DMA: the DMA engine (start on the DEXE rising edge, sound RAM <-> register word transfers, DTLG count)
	//is cut
`else
	//DMA
	always @(posedge CLK or negedge RST_N) begin
		bit          DEXE_OLD;
		bit  [10: 0] DMA_LEN_NEXT;
	
		if (!RST_N) begin
			DMA_MA <= '0;
			DMA_RA <= '0;
			DMA_LEN <= '0;
			DMA_WR <= 0;
			DMA_EXEC <= 0;
			DEXE_OLD <= 0;
		end else if (!RES_N) begin
			DMA_EXEC <= 0;
		end else begin
			DEXE_OLD <= CR7.DEXE;
			if (CR7.DEXE && !DEXE_OLD) begin
				DMA_MA <= {CR6.DMEAH,CR5.DMEAL};
				DMA_RA <= CR6.DRGA;
				DMA_LEN <= CR7.DTLG;
				DMA_DIR <= CR7.DDIR;
				DMA_WR <= 0;
				DMA_EXEC <= 1;
			end
			
			DMA_LEN_NEXT = DMA_LEN - 11'd1;
			if (DMA_EXEC) begin
				if (!DMA_DIR) begin
					if (!DMA_WR && MEM_DEV_LATCH == 3'd3 && CYCLE1_CE) begin
						DMA_MA <= DMA_MA + 19'd1;
						DMA_WR <= 1;
					end else if (DMA_WR && REG_ST == MS_DMA_WAIT && CYCLE1_CE) begin
						DMA_RA <= DMA_RA + 11'd1;
						DMA_WR <= 0;
						DMA_LEN <= DMA_LEN_NEXT;
						if (!DMA_LEN_NEXT) DMA_EXEC <= 0;
					end
				end else begin
					if (!DMA_WR && REG_ST == MS_DMA_WAIT && CYCLE1_CE) begin
						DMA_RA <= DMA_RA + 11'd1;
						DMA_WR <= 1;
					end else if (DMA_WR && MEM_ST == MS_DMA_WAIT && CYCLE1_CE) begin
						DMA_MA <= DMA_MA + 19'd1;
						DMA_WR <= 0;
						DMA_LEN <= DMA_LEN_NEXT;
						if (!DMA_LEN_NEXT) DMA_EXEC <= 0;
					end
				end
			end
		end
	end
`endif
	
	//RAM access
	bit [20: 1] A;
	bit         WE_N;
	bit [ 1: 0] DQM;
//	bit         BURST;
	
	wire SCU_REQ = ~AD_N & ~CS_N & ~REQ_N;	//25A00000-25BFFFFF
	bit [20: 1] SCU_RA;
	bit         SCU_RPEND;
	bit         SCU_RRDY;
	bit [20: 1] SCU_WA;
	bit [15: 0] SCU_D;
	bit [ 1: 0] SCU_WE;
	bit         SCU_WPEND;
	bit         SCU_WRDY;
	
	bit [23: 1] SCPU_RA;
	bit         SCPU_RPEND;
	bit [23: 1] SCPU_WA;
	bit [ 1: 0] SCPU_WE;
	bit [15: 0] SCPU_D;
	bit         SCPU_WPEND;
	bit         SCPU_PEND;
	
	bit [ 2: 0] MEM_DEV_LATCH;
	always @(posedge CLK or negedge RST_N) begin
		bit         MEM_START;
		bit [ 2: 0] MEM_DEV;
		bit         REG_START;
		bit         SCU_MEM_WPEND,SCU_REG_RPEND,SCU_REG_WPEND;
		
		if (!RST_N) begin
			MEM_ST <= MS_IDLE;
			MEM_A <= '0;
			MEM_D <= '0;
			MEM_WE <= '0;
			MEM_RD <= 0;
			MEM_DEV_LATCH <= '0;
			REG_ST <= MS_IDLE;
			REG_A <= '0;
			REG_D <= '0;
			REG_WE <= '0;
			REG_RD <= 0;
			IO_ST <= MS_IDLE;
			A <= '0;
			WE_N <= 1;
			DQM <= '1;
//			BURST <= 0;
			SCPU_RPEND <= 0;
			SCPU_WPEND <= 0;
			SCDTACK_N <= 1;
			SCU_RPEND <= 0;
			SCU_RRDY <= 1;
			SCU_WPEND <= 0;
			SCU_WRDY <= 1;
			{SCU_MEM_WPEND,SCU_REG_RPEND,SCU_REG_WPEND} <= '0;
		end else begin
			if (!CS_N && DTEN_N && AD_N && CE_R) begin
				if (!DI[15]) begin
					A[20:9] <= DI[11:0];
					WE_N <= DI[14];
//					BURST <= DI[13];
				end else begin
					A[8:1] <= DI[7:0];
					DQM <= DI[13:12];
				end
			end
			
			//SCU read
			if (SCU_REQ && WE_N) begin
				SCU_RA <= A;
				SCU_RPEND <= 1;
				SCU_RRDY <= 0;
				A <= A + 20'd1;
			end
			
			if ((MEM_DEV_LATCH == 3'd4 && CYCLE0_CE) || (REG_ST == MS_SCU_WAIT && REG_RD && CYCLE1_CE)) begin
				SCU_RRDY <= 1;
				SCU_RPEND <= 0;
				SCU_REG_RPEND <= 0;
			end
			
			//SCU write
			if (SCU_REQ && !WE_N && !DTEN_N) begin
				SCU_WA <= A;
				SCU_D <= DI;
				SCU_WE <= ~{2{WE_N}} & ~DQM;
				SCU_WPEND <= 1;
				SCU_WRDY <= 0;
				A <= A + 20'd1;
			end
			
			if ((MEM_ST == MS_SCU_WAIT && MEM_WE && CYCLE1_CE) || (REG_ST == MS_SCU_WAIT && REG_WE && CYCLE1_CE)) begin
				SCU_WRDY <= 1;
				SCU_WPEND <= 0;
			end
			
			//SCPU read
			if (!SCAS_N && SCRW_N && SCDTACK_N && SCFC != 3'b111 && !SCPU_RPEND) begin
				SCPU_RA <= SCA[23:1];
				SCPU_RPEND <= 1;
			end
			if ((REG_ST == MS_SCPU_WAIT || IO_ST == MS_SCPU_WAIT) && CYCLE1_CE) begin
				SCPU_RPEND <= 0;
			end
			else if (SCPU_RPEND && MEM_DEV_LATCH == 3'd5 && CYCLE1_CE) begin
				SCPU_RPEND <= 0;
			end
			
			//SCPU write
			if (!SCAS_N && !SCRW_N && (!SCLDS_N || !SCUDS_N) && SCDTACK_N && SCFC != 3'b111 && !SCPU_WPEND) begin
				SCPU_WA <= SCA[23:1];
				SCPU_D <= SCDI;
				SCPU_WE <= {~SCUDS_N,~SCLDS_N};
				SCPU_WPEND <= 1;
				SCDTACK_N <= 0;
			end
			
			MEM_START <= CYCLE1_CE;
			MEM_RFS <= 0;
			case (MEM_ST)
				MS_IDLE: if (MEM_START) begin
					SCU_MEM_WPEND <= SCU_WPEND;
					if (WD_READ && PCM_EN) begin
						MEM_A <= ADP[18:1];
						MEM_D <= '0;
						MEM_WE <= '0;
						MEM_RD <= 1;
						MEM_CS <= 1;
						MEM_DEV <= 3'd1;
						MEM_ST <= MS_WD_WAIT;
					end else if ((DSP_READ || DSP_WRITE) && DSP_EN) begin
						MEM_A <= DSP_MEMA_REG[18:1];
						MEM_D <= DSP_OUT_REG;
						MEM_WE <= {2{DSP_WRITE&~DSP_MEMA_REG[19]}};
						MEM_RD <= DSP_READ;
						MEM_CS <= 1;
						MEM_DEV <= 3'd2;
						MEM_ST <= MS_DSP_WAIT;
`ifdef CUT_SCSP_DMA
						//U7 CUT_SCSP_DMA: no DMA sound-RAM access
`else
					end else if (DMA_EXEC && (!DMA_WR ^ DMA_DIR)) begin
						MEM_A <= DMA_MA[18:1];
						MEM_D <= DMA_DAT & {16{~CR7.DGATE}};
						MEM_WE <= {2{DMA_DIR}};
						MEM_RD <= ~DMA_DIR;
						MEM_CS <= 1;
						MEM_DEV <= 3'd3;
						MEM_ST <= MS_DMA_WAIT;
`endif
					end else if (!SCU_RA[20] && SCU_RPEND && MEM_DEV_LATCH != 3'd4) begin
						MEM_A <= SCU_RA[18:1];
						MEM_WE <= 2'b00;
						MEM_RD <= 1;
						MEM_CS <= ~SCU_RA[19];
						MEM_DEV <= 3'd4;
						MEM_ST <= MS_SCU_WAIT;
					end else if (!SCU_WA[20] && SCU_MEM_WPEND) begin
						SCU_WPEND <= 0;
						SCU_MEM_WPEND <= 0;
						MEM_A <= SCU_WA[18:1];
						MEM_D <= SCU_D;
						MEM_WE <= SCU_WE;
						MEM_RD <= 0;
						MEM_CS <= ~SCU_WA[19];
						MEM_DEV <= 3'd0;
						MEM_ST <= MS_SCU_WAIT;
					end else if (SCPU_WA[23:20] == 4'h0 && SCPU_WPEND) begin
						SCPU_WPEND <= 0;
						MEM_A <= SCPU_WA[18:1];
						MEM_D <= SCPU_D;
						MEM_WE <= SCPU_WE;
						MEM_RD <= 0;
						MEM_CS <= ~SCPU_WA[19];
						MEM_DEV <= 3'd0;
						MEM_ST <= MS_SCPU_WAIT;
					end else if (SCPU_RA[23:20] == 4'h0 && SCPU_RPEND) begin
						MEM_A <= SCPU_RA[18:1];
						MEM_WE <= '0;
						MEM_RD <= 1;
						MEM_CS <= ~SCPU_RA[19];
						MEM_DEV <= 3'd5;
						MEM_ST <= MS_SCPU_WAIT;
					end else begin
						MEM_DEV <= 3'd0;
						MEM_RFS <= 1;
					end
				end
				
				MS_WD_WAIT: begin
					if (CYCLE1_CE) begin
						MEM_WE <= '0;
						MEM_RD <= 0;
						MEM_CS <= 0;
						MEM_ST <= MS_IDLE;
					end
				end

				MS_DSP_WAIT: begin
					if (CYCLE1_CE) begin
						MEM_WE <= '0;
						MEM_RD <= 0;
						MEM_CS <= 0;
						MEM_ST <= MS_IDLE;
					end
				end
				
`ifdef CUT_SCSP_DMA
				//U7 CUT_SCSP_DMA: no MS_DMA_WAIT state (never entered)
`else
				MS_DMA_WAIT: begin
					if (CYCLE1_CE) begin
						MEM_WE <= '0;
						MEM_RD <= 0;
						MEM_CS <= 0;
						MEM_ST <= MS_IDLE;
					end
				end
				
`endif
				MS_SCU_WAIT: begin
					if (CYCLE1_CE) begin
						MEM_WE <= '0;
						MEM_RD <= 0;
						MEM_CS <= 0;
						MEM_ST <= MS_IDLE;
					end
				end
				
				MS_SCPU_WAIT: begin
					if (CYCLE1_CE) begin
						MEM_WE <= '0;
						MEM_RD <= 0;
						MEM_CS <= 0;
						MEM_ST <= MS_IDLE;
					end
				end
				
				default:;
			endcase
			
			if (CYCLE0_CE) begin
				MEM_DEV_LATCH <= MEM_DEV;
				case (MEM_DEV_LATCH)
					3'd1: MEM_WD <= RAM_Q;
					3'd2: DSP_INP_REG <= RAM_Q;
`ifdef CUT_SCSP_DMA
					//U7 CUT_SCSP_DMA: no DMA data latch (MEM_DEV 3 is never set)
`else
					3'd3: DMA_DAT <= RAM_Q;
`endif
					3'd4: DO <= RAM_Q;
					3'd5: SCDO <= RAM_Q;
				endcase
			end
			if (CYCLE1_CE) begin
				case (MEM_DEV_LATCH)
					3'd5: SCDTACK_N <= 0;
				endcase
			end
			
			REG_START <= CYCLE0_CE;
			case (REG_ST)
				MS_IDLE: if (REG_START) begin
					SCU_REG_RPEND <= SCU_RPEND;
					SCU_REG_WPEND <= SCU_WPEND;
`ifdef CUT_SCSP_DMA
					//U7 CUT_SCSP_DMA: no DMA register access
					if (SCU_RA[20] && SCU_REG_RPEND) begin
`else
					if (DMA_EXEC && (DMA_WR ^ DMA_DIR)) begin
						REG_A <= DMA_RA;
						REG_D <= DMA_DAT & {16{~CR7.DGATE}};
						REG_WE <= ~{2{DMA_DIR}};
						REG_RD <= DMA_DIR;
						REG_ST <= MS_DMA_WAIT;
					end else if (SCU_RA[20] && SCU_REG_RPEND) begin
`endif
						REG_A <= SCU_RA[11:1];
						REG_WE <= 2'b00;
						REG_RD <= 1;
						REG_ST <= MS_SCU_WAIT;
					end else if (SCU_WA[20] && SCU_REG_WPEND) begin
						SCU_REG_WPEND <= 0;
						REG_A <= SCU_WA[11:1];
						REG_D <= SCU_D;
						REG_WE <= SCU_WE;
						REG_RD <= 0;
						REG_ST <= MS_SCU_WAIT;
					end else if (SCPU_WA[23:20] == 4'h1 && SCPU_WPEND) begin
						SCPU_WPEND <= 0;
						REG_A <= SCPU_WA[11:1];
						REG_D <= SCPU_D;
						REG_WE <= SCPU_WE;
						REG_RD <= 0;
						REG_ST <= MS_SCPU_WAIT;
					end else if (SCPU_RA[23:20] == 4'h1 && SCPU_RPEND) begin
						SCDTACK_N <= 0;
						REG_A <= SCPU_RA[11:1];
						REG_WE <= '0;
						REG_RD <= 1;
						REG_ST <= MS_SCPU_WAIT;
`ifdef DEBUG
						DBG_68K_ERR <= ({SCPU_RA[20:1],1'b0} >= 21'h080000 && {SCPU_RA[20:1],1'b0} < 21'h100000) || ({SCPU_RA[20:1],1'b0} >= 21'h100EE4);
`endif
					end
				end
				
`ifdef CUT_SCSP_DMA
				//U7 CUT_SCSP_DMA: no MS_DMA_WAIT state (never entered)
`else
				MS_DMA_WAIT: begin
					if (CYCLE1_CE) begin
						DMA_DAT <= REG_Q;
						REG_WE <= '0;
						REG_RD <= 0;
						REG_ST <= MS_IDLE;
					end
				end
				
`endif
				MS_SCU_WAIT: begin
					if (CYCLE1_CE) begin
						SCU_WPEND <= 0;
						DO <= REG_Q;
						REG_WE <= '0;
						REG_RD <= 0;
						REG_ST <= MS_IDLE;
					end
				end
				
				MS_SCPU_WAIT: begin
					if (CYCLE1_CE) begin
						SCDO <= REG_Q;
						REG_WE <= '0;
						REG_RD <= 0;
						REG_ST <= MS_IDLE;
					end
				end
				
				default:;
			endcase
			
			//STV SW 0x600000
			case (IO_ST)
				MS_IDLE: if (REG_START) begin
					if (SCPU_WA[23:21] && SCPU_WPEND) begin
						SCPU_WPEND <= 0;
						IO_ST <= MS_SCPU_WAIT;
					end else if (SCPU_RA[23:21] && SCPU_RPEND) begin
						SCDTACK_N <= 0;
						IO_ST <= MS_SCPU_WAIT;
					end
				end
				
//				MS_SCU_WAIT: begin
//					if (CYCLE1_CE) begin
//						SCU_WPEND <= 0;
//						DO <= REG_Q;
//						REG_WE <= '0;
//						REG_RD <= 0;
//						IO_ST <= MS_IDLE;
//					end
//				end
				
				MS_SCPU_WAIT: begin
					if (CYCLE1_CE) begin
						SCDO <= '0;
						IO_ST <= MS_IDLE;
					end
				end
				
				default:;
			endcase
			
			if (SCAS_N && !SCDTACK_N) begin
				SCDTACK_N <= 1;
			end
		end
	end
	
	assign RAM_A = MEM_A;
	assign RAM_D = MEM_D;
	assign RAM_WE = MEM_WE;
	assign RAM_RD = MEM_RD;
	assign RAM_CS = MEM_CS;
	assign RAM_RFS = MEM_RFS;
	
	//Registers
	always @(posedge CLK or negedge RST_N) begin
`ifdef CUT_SCSP_DMA
		//U7 CUT_SCSP_DMA: no DMA end detection (DMA_EXEC_OLD)
`else
		bit DMA_EXEC_OLD;
`endif
		bit REG_RD_DELAY;
		
		if (!RST_N) begin
			CR0 <= '0;
			CR1 <= '0;
			CR2 <= '0;
			CR3 <= '0;
			CR4 <= 16'h007F;
			CR5 <= '0;
			CR6 <= '0;
			CR7 <= '0;
			CR8 <= '0;
			CR9 <= '0;
			CR10 <= '0;
			CR11 <= '0;
			CR12 <= '0;
			CR13 <= '0;
			CR14 <= '0;
			CR15 <= '0;
			CR16 <= '0;
			CR17 <= '0;
			CR18 <= '0;
			CR19 <= '0;
			REG_Q <= '0;
		end else begin
			if (!RES_N) begin
				CR0 <= '0;
				CR1 <= '0;
				CR2 <= '0;
				CR3 <= '0;
				CR4 <= 16'h007F;
				CR5 <= '0;
				CR6 <= '0;
				CR7 <= '0;
				CR8 <= '0;
				CR9 <= '0;
				CR10 <= '0;
				CR11 <= '0;
				CR12 <= '0;
				CR13 <= '0;
				CR14 <= '0;
				CR15 <= '0;
				CR16 <= '0;
				CR17 <= '0;
				CR18 <= '0;
				CR19 <= '0;
			end else begin
				REG_RD_DELAY <= REG_RD;
				if (REG_WE && CYCLE1_CE) begin
					if (REG_A[11:9] == 3'b010) begin
						case ({REG_A[5:1],1'b0})
							6'h00: begin
								if (REG_WE[0]) CR0[ 7:0] <= REG_D[ 7:0] & CR0_MASK[ 7:0];
								if (REG_WE[1]) CR0[15:8] <= REG_D[15:8] & CR0_MASK[15:8];
							end
							6'h02: begin
								if (REG_WE[0]) CR1[ 7:0] <= REG_D[ 7:0] & CR1_MASK[ 7:0];
								if (REG_WE[1]) CR1[15:8] <= REG_D[15:8] & CR1_MASK[15:8];
							end
							6'h04: begin
								if (REG_WE[0]) CR2[ 7:0] <= REG_D[ 7:0] & CR2_MASK[ 7:0];
								if (REG_WE[1]) CR2[15:8] <= REG_D[15:8] & CR2_MASK[15:8];
							end
							6'h06: begin
								if (REG_WE[0]) CR3[ 7:0] <= REG_D[ 7:0] & CR3_MASK[ 7:0];
								if (REG_WE[1]) CR3[15:8] <= REG_D[15:8] & CR3_MASK[15:8];
							end
							6'h08: begin
								//if (MEM_WE[0]) CR4[ 7:0] <= MEM_D[ 7:0] & CR4_WMASK[ 7:0];
								//if (MEM_WE[1]) CR4[15:8] <= MEM_D[15:8] & CR4_WMASK[15:8];
								if (REG_WE[1]) CR4[15:11] <= REG_D[15:11];
							end
`ifdef CUT_SCSP_DMA
							//U7 CUT_SCSP_DMA: CR5 (DMEA[15:1]), CR6 (DMEA[19:16], DRGA) and CR7.DTLG fed only the DMA engine and read as
							//0 (write-only): they are not written any more. CR7.DGATE / DDIR are stored and read back as written. A DEXE
							//write completes the transfer at once, no data moved: the DMA-end interrupt pending bits are set as at the
							//end of a transfer, and DEXE stays 0 (it reads 0, as after the end).
							6'h16: begin
								if (REG_WE[1]) {CR7.DGATE,CR7.DDIR} <= REG_D[14:13];
								if (REG_WE[1] && REG_D[12]) {CR12.SCIPD[4],CR18.MCIPD[4]} <= '1;
							end
`else
							6'h12: begin
								if (REG_WE[0] && !DMA_EXEC) CR5[ 7:0] <= REG_D[ 7:0] & CR5_WMASK[ 7:0];
								if (REG_WE[1] && !DMA_EXEC) CR5[15:8] <= REG_D[15:8] & CR5_WMASK[15:8];
							end
							6'h14: begin
								if (REG_WE[0] && !DMA_EXEC) CR6[ 7:0] <= REG_D[ 7:0] & CR6_WMASK[ 7:0];
								if (REG_WE[1] && !DMA_EXEC) CR6[15:8] <= REG_D[15:8] & CR6_WMASK[15:8];
							end
							6'h16: begin
								if (REG_WE[0] && !DMA_EXEC) CR7[ 7:0] <= REG_D[ 7:0] & CR7_WMASK[ 7:0];
								if (REG_WE[1] && !DMA_EXEC) CR7[15:8] <= REG_D[15:8] & CR7_WMASK[15:8];
							end
`endif
							6'h18: begin
								if (REG_WE[0]) CR8[ 7:0] <= REG_D[ 7:0] & CR8_MASK[ 7:0];
								if (REG_WE[1]) CR8[15:8] <= REG_D[15:8] & CR8_MASK[15:8];
							end
							6'h1A: begin
								if (REG_WE[0]) CR9[ 7:0] <= REG_D[ 7:0] & CR9_MASK[ 7:0];
								if (REG_WE[1]) CR9[15:8] <= REG_D[15:8] & CR9_MASK[15:8];
							end
							6'h1C: begin
								if (REG_WE[0]) CR10[ 7:0] <= REG_D[ 7:0] & CR10_MASK[ 7:0];
								if (REG_WE[1]) CR10[15:8] <= REG_D[15:8] & CR10_MASK[15:8];
							end
							6'h1E: begin
								if (REG_WE[0]) CR11[ 7:0] <= REG_D[ 7:0] & CR11_MASK[ 7:0];
								if (REG_WE[1]) CR11[15:8] <= REG_D[15:8] & CR11_MASK[15:8];
							end
							6'h20: begin
								if (REG_WE[0]) CR12[5] <= REG_D[5];
							end
							6'h22: begin
								if (REG_WE[0]) CR13[ 7:0] <= REG_D[ 7:0] & CR13_MASK[ 7:0];
								if (REG_WE[1]) CR13[15:8] <= REG_D[15:8] & CR13_MASK[15:8];
								if (REG_WE[0]) CR12.SCIPD[ 7:0] <= CR12.SCIPD[ 7:0] & ~REG_D[ 7:0];
								if (REG_WE[1]) CR12.SCIPD[10:8] <= CR12.SCIPD[10:8] & ~REG_D[10:8];
							end
							6'h24: begin
								if (REG_WE[0]) CR14[ 7:0] <= REG_D[ 7:0] & CR14_MASK[ 7:0];
								if (REG_WE[1]) CR14[15:8] <= REG_D[15:8] & CR14_MASK[15:8];
							end
							6'h26: begin
								if (REG_WE[0]) CR15[ 7:0] <= REG_D[ 7:0] & CR15_MASK[ 7:0];
								if (REG_WE[1]) CR15[15:8] <= REG_D[15:8] & CR15_MASK[15:8];
							end
							6'h28: begin
								if (REG_WE[0]) CR16[ 7:0] <= REG_D[ 7:0] & CR16_MASK[ 7:0];
								if (REG_WE[1]) CR16[15:8] <= REG_D[15:8] & CR16_MASK[15:8];
							end
							6'h2A: begin
								if (REG_WE[0]) CR17[ 7:0] <= REG_D[ 7:0] & CR17_MASK[ 7:0];
								if (REG_WE[1]) CR17[15:8] <= REG_D[15:8] & CR17_MASK[15:8];
							end
							6'h2C: begin
								if (REG_WE[0]) CR18[5] <= REG_D[5];
							end
							6'h2E: begin
								if (REG_WE[0]) CR19[ 7:0] <= REG_D[ 7:0] & CR19_MASK[ 7:0];
								if (REG_WE[1]) CR19[15:8] <= REG_D[15:8] & CR19_MASK[15:8];
								if (REG_WE[0]) CR18.MCIPD[ 7:0] <= CR18.MCIPD[ 7:0] & ~REG_D[ 7:0];
								if (REG_WE[1]) CR18.MCIPD[10:8] <= CR18.MCIPD[10:8] & ~REG_D[10:8];
							end
							default:;
						endcase
	//				end else if (REG_A[11:9] == 3'b011) begin
	//					if (MEM_WE[0]) STACK[REG_A[7:1]][ 7:0] <= MEM_D[ 7:0];
	//					if (MEM_WE[1]) STACK[REG_A[7:1]][15:8] <= MEM_D[15:8];
					end
				end else if (REG_RD_DELAY) begin
					if (REG_A[11:10] == 2'b00) begin
						case ({REG_A[4:1],1'b0})
							5'h00: REG_Q <= SCR_SCR0_Q & SCR0_MASK;
							5'h02: REG_Q <= SCR_SA_Q & SA_MASK;
							5'h04: REG_Q <= SCR_LSA_Q & LSA_MASK;
							5'h06: REG_Q <= SCR_LEA_Q & LEA_MASK;
							5'h08: REG_Q <= SCR_SCR1_Q & SCR1_MASK;
							5'h0A: REG_Q <= SCR_SCR2_Q & SCR2_MASK;
							5'h0C: REG_Q <= SCR_SCR3_Q & SCR3_MASK;
							5'h0E: REG_Q <= SCR_SCR4_Q & SCR4_MASK;
							5'h10: REG_Q <= SCR_SCR5_Q & SCR5_MASK;
							5'h12: REG_Q <= SCR_SCR6_Q & SCR6_MASK;
							5'h14: REG_Q <= SCR_SCR7_Q & SCR7_MASK;
							5'h16: REG_Q <= SCR_SCR8_Q & SCR8_MASK;
							default:REG_Q <= '0;
						endcase
					end else if (REG_A[11:9] == 3'b010) begin
						case ({REG_A[5:1],1'b0})
							6'h00: REG_Q <= CR0 & CR0_MASK;
							6'h02: REG_Q <= CR1 & CR1_MASK;
							6'h04: REG_Q <= CR2 & CR2_MASK;
							6'h06: REG_Q <= CR3 & CR3_MASK;
							6'h08: REG_Q <= CR4 & CR4_RMASK;
							6'h12: REG_Q <= CR5 & CR5_RMASK;
							6'h14: REG_Q <= CR6 & CR6_RMASK;
							6'h16: REG_Q <= CR7 & CR7_RMASK;
							6'h18: REG_Q <= CR8 & CR8_MASK;
							6'h1A: REG_Q <= CR9 & CR9_MASK;
							6'h1C: REG_Q <= CR10 & CR10_MASK;
							6'h1E: REG_Q <= CR11 & CR11_MASK;
							6'h20: REG_Q <= CR12 & CR12_MASK;
							6'h22: REG_Q <= CR13 & CR13_MASK;
							6'h24: REG_Q <= CR14 & CR14_MASK;
							6'h26: REG_Q <= CR15 & CR15_MASK;
							6'h28: REG_Q <= CR16 & CR16_MASK;
							6'h2A: REG_Q <= CR17 & CR17_MASK;
							6'h2C: REG_Q <= CR18 & CR18_MASK;
							6'h2E: REG_Q <= CR19 & CR19_MASK;
							default: REG_Q <= '0;
						endcase
`ifndef DEBUG
					end else if (STACKA_SEL) begin
						REG_Q <= STACK0_Q;
					end else if (STACKB_SEL) begin
						REG_Q <= STACK1_Q;
					end else if (COEF_SEL) begin
						REG_Q <= COEF_RAM_Q & COEF_MASK;
					end else if (MADRS_SEL) begin
						REG_Q <= MADRS_RAM_Q & MADRS_MASK;
					end else if (MPRO_SEL) begin
						case (REG_A[2:1])
							2'b00: REG_Q <= MPRO_RAM_Q[63:48] & MPRO_MASK[63:48];
							2'b01: REG_Q <= MPRO_RAM_Q[47:32] & MPRO_MASK[47:32];
							2'b10: REG_Q <= MPRO_RAM_Q[31:16] & MPRO_MASK[31:16];
							2'b11: REG_Q <= MPRO_RAM_Q[15: 0] & MPRO_MASK[15: 0];
						endcase
					end else if (TEMP_SEL) begin
						case (REG_A[1])
							1'b0: REG_Q <= TEMP_RAM_Q[31:16] & TEMP_MASK[31:16];
							1'b1: REG_Q <= TEMP_RAM_Q[15: 0] & TEMP_MASK[15: 0];
						endcase
					end else if (MEMS_SEL) begin
						case (REG_A[1])
							1'b0: REG_Q <= MEMS_RAM_Q[31:16] & MEMS_MASK[31:16];
							1'b1: REG_Q <= MEMS_RAM_Q[15: 0] & MEMS_MASK[15: 0];
						endcase
					end else if (MIXS_SEL) begin
						case (REG_A[1])
							1'b0: REG_Q <= DSP_MIXS_Q[31:16] & MIXS_MASK[31:16];
							1'b1: REG_Q <= DSP_MIXS_Q[15: 0] & MIXS_MASK[15: 0];
						endcase
					end else if (EFREG_SEL) begin
						REG_Q <= EFREG_RAM_Q & EFREG_MASK;
					end else if (EXTS_SEL) begin
						REG_Q <= DSP_EXTS[REG_A[1]];
`endif
					end else begin
						REG_Q <= '0;
					end
				end
				
				CR4.CA <= MONITOR_CA;
				CR4.SGC <= MONITOR_SGC;
				CR4.EG <= MONITOR_EG;
				
`ifdef CUT_SCSP_DMA
				//U7 CUT_SCSP_DMA: no DMA end here (a DEXE write ends the transfer at once: CR7 write above)
`else
				DMA_EXEC_OLD <= DMA_EXEC;
				if (!DMA_EXEC && DMA_EXEC_OLD) begin
					{CR12.SCIPD[4],CR18.MCIPD[4]} <= '1;
					CR7.DEXE <= 0;
				end
`endif
				if (TMRA_CE) begin
					CR8.TIMA <= CR8.TIMA + 8'd1;
					if (CR8.TIMA == 8'hFF) {CR12.SCIPD[6],CR18.MCIPD[6]} <= '1;
				end
				if (TMRB_CE) begin
					CR9.TIMB <= CR9.TIMB + 8'd1;
					if (CR9.TIMB == 8'hFF) {CR12.SCIPD[7],CR18.MCIPD[7]} <= '1;
				end
				if (TMRC_CE) begin
					CR10.TIMC <= CR10.TIMC + 8'd1;
					if (CR10.TIMC == 8'hFF) {CR12.SCIPD[8],CR18.MCIPD[8]} <= '1;
				end
				if (SAMPLE_CE) begin
					{CR12.SCIPD[10],CR18.MCIPD[10]} <= '1;
				end
			end
		end
	end
	
	
	wire       SCR_SEL = REG_A[11:10] == 2'b00;	
	wire       SCR_SCR0_SEL  = SCR_SEL & (REG_A[4:1] == 5'h00>>1);
	bit [15:0] SCR_SCR0_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR0(CLK, OP2.RST ? OP2.SLOT : REG_A[9:5], OP2.RST ? '0 : REG_D & SCR0_MASK, OP2.RST ? 2'b11 : (REG_WE & {2{SCR_SCR0_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : SCR0_RA ), SCR_SCR0_Q);
	
`ifdef FRESH_SS_LANE
	// FRESH_SS_LANE: slot registers that share their write address (the CPU's REG_A[9:5], or the slot of the same
	// reset-clearing pipeline stage) and their read address are lanes of one 32x32 M10K (two 16-bit registers, four
	// byte enables). Every port expression is the one the two separate RAMs had, so each lane holds and reads what
	// its RAM did:
	//  - SA + LSA and LEA + SCR4: stage OP2, read at OP2.SLOT (SA_RA is OP2.SLOT in both phases);
	//  - SCR5 + SCR6: stage OP1 (RST / SLOT), read at SCR5_RA (= SCR6_RA);
	//  - SCR7 + SCR8: stage OP7, read at OP7.SLOT;
	//  - SCR1 + SCR2: stage OP4, read at SCR2_RA (OP2.SLOT in CYCLE_NUM[2:1] 0x, OP4.SLOT in 1x). SCR1 was read at
	//    OP4.SLOT in every phase, but OP4_SCR1 (loaded from it at every CYCLE0_CE) is only used at SLOT1_CE (the EG rate
	//    terms RATE / EFF_RATE / ENV_STEP / SRAC feed VOL_CALC, NEW_EST and OP5.EVOL in the SLOT1_CE branch; the DEBUG
	//    output aside), after the CYCLE0_CE loads of phases 10 and 11, which read OP4.SLOT as before. The REG_RD read
	//    address (a CPU register read) is the same mux as before on both lanes.
	wire       SCR_SA_SEL   = SCR_SEL & (REG_A[4:1] == 5'h02>>1);
	wire       SCR_LSA_SEL  = SCR_SEL & (REG_A[4:1] == 5'h04>>1);
	wire       SCR_LEA_SEL  = SCR_SEL & (REG_A[4:1] == 5'h06>>1);
	wire       SCR_SCR1_SEL = SCR_SEL & (REG_A[4:1] == 5'h08>>1);
	wire       SCR_SCR2_SEL = SCR_SEL & (REG_A[4:1] == 5'h0A>>1);
	wire       SCR_SCR3_SEL = SCR_SEL & (REG_A[4:1] == 5'h0C>>1);
	wire       SCR_SCR4_SEL = SCR_SEL & (REG_A[4:1] == 5'h0E>>1);
	wire       SCR_SCR5_SEL = SCR_SEL & (REG_A[4:1] == 5'h10>>1);
	wire       SCR_SCR6_SEL = SCR_SEL & (REG_A[4:1] == 5'h12>>1);
	wire       SCR_SCR7_SEL = SCR_SEL & (REG_A[4:1] == 5'h14>>1);
	wire       SCR_SCR8_SEL = SCR_SEL & (REG_A[4:1] == 5'h16>>1);
	bit [15:0] SCR_SA_Q;
	bit [15:0] SCR_LSA_Q;
	bit [15:0] SCR_LEA_Q;
	bit [15:0] SCR_SCR1_Q;
	bit [15:0] SCR_SCR2_Q;
	bit [15:0] SCR_SCR3_Q;
	bit [15:0] SCR_SCR4_Q;
	bit [15:0] SCR_SCR5_Q;
	bit [15:0] SCR_SCR6_Q;
	bit [15:0] SCR_SCR7_Q;
	bit [15:0] SCR_SCR8_Q;
	wire [31:0] SCR_SALSA_Q, SCR_LEA4_Q, SCR_12_Q, SCR_56_Q, SCR_78_Q;
	SCSP_LANE_RAM #(5, 32, 4) SCR_SALSA(CLK, OP2.RST ? OP2.SLOT : REG_A[9:5], OP2.RST ? '0 : {REG_D & LSA_MASK, REG_D & SA_MASK},
		OP2.RST ? 4'b1111 : ({REG_WE & {2{SCR_LSA_SEL}}, REG_WE & {2{SCR_SA_SEL}}} & {4{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP2.SLOT), SCR_SALSA_Q);
	SCSP_LANE_RAM #(5, 32, 4) SCR_LEA4 (CLK, OP2.RST ? OP2.SLOT : REG_A[9:5], OP2.RST ? '0 : {REG_D & SCR4_MASK, REG_D & LEA_MASK},
		OP2.RST ? 4'b1111 : ({REG_WE & {2{SCR_SCR4_SEL}}, REG_WE & {2{SCR_LEA_SEL}}} & {4{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP2.SLOT), SCR_LEA4_Q);
	SCSP_LANE_RAM #(5, 32, 4) SCR_12   (CLK, OP4.RST ? OP4.SLOT : REG_A[9:5], OP4.RST ? '0 : {REG_D & SCR2_MASK, REG_D & SCR1_MASK},
		OP4.RST ? 4'b1111 : ({REG_WE & {2{SCR_SCR2_SEL}}, REG_WE & {2{SCR_SCR1_SEL}}} & {4{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : SCR2_RA), SCR_12_Q);
	SCSP_LANE_RAM #(5, 32, 4) SCR_56   (CLK,     RST ?     SLOT : REG_A[9:5],     RST ? '0 : {REG_D & SCR6_MASK, REG_D & SCR5_MASK},
		    RST ? 4'b1111 : ({REG_WE & {2{SCR_SCR6_SEL}}, REG_WE & {2{SCR_SCR5_SEL}}} & {4{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : SCR5_RA), SCR_56_Q);
	SCSP_LANE_RAM #(5, 32, 4) SCR_78   (CLK, OP7.RST ? OP7.SLOT : REG_A[9:5], OP7.RST ? '0 : {REG_D & SCR8_MASK, REG_D & SCR7_MASK},
		OP7.RST ? 4'b1111 : ({REG_WE & {2{SCR_SCR8_SEL}}, REG_WE & {2{SCR_SCR7_SEL}}} & {4{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP7.SLOT), SCR_78_Q);
	assign SCR_SA_Q   = SCR_SALSA_Q[15:0];
	assign SCR_LSA_Q  = SCR_SALSA_Q[31:16];
	assign SCR_LEA_Q  = SCR_LEA4_Q[15:0];
	assign SCR_SCR4_Q = SCR_LEA4_Q[31:16];
	assign SCR_SCR1_Q = SCR_12_Q[15:0];
	assign SCR_SCR2_Q = SCR_12_Q[31:16];
	assign SCR_SCR5_Q = SCR_56_Q[15:0];
	assign SCR_SCR6_Q = SCR_56_Q[31:16];
	assign SCR_SCR7_Q = SCR_78_Q[15:0];
	assign SCR_SCR8_Q = SCR_78_Q[31:16];
	SCSP_RAM_8X2 #(5) SCR_SCR3(CLK, OP6.RST ? OP6.SLOT : REG_A[9:5], OP6.RST ? '0 : REG_D & SCR3_MASK, OP6.RST ? 2'b11 : (REG_WE & {2{SCR_SCR3_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP6.SLOT), SCR_SCR3_Q);
`else
	wire       SCR_SA_SEL   = SCR_SEL & (REG_A[4:1] == 5'h02>>1);
	bit [15:0] SCR_SA_Q;
	SCSP_RAM_8X2 #(5) SCR_SA  (CLK, OP2.RST ? OP2.SLOT : REG_A[9:5], OP2.RST ? '0 : REG_D & SA_MASK,   OP2.RST ? 2'b11 : (REG_WE & {2{SCR_SA_SEL}} & {2{CYCLE1_CE}})  , (REG_RD ? REG_A[9:5] : SA_RA   ), SCR_SA_Q);
	
	wire       SCR_LSA_SEL  = SCR_SEL & (REG_A[4:1] == 5'h04>>1);
	bit [15:0] SCR_LSA_Q;
	SCSP_RAM_8X2 #(5) SCR_LSA (CLK, OP2.RST ? OP2.SLOT : REG_A[9:5], OP2.RST ? '0 : REG_D & LSA_MASK,  OP2.RST ? 2'b11 : (REG_WE & {2{SCR_LSA_SEL}} & {2{CYCLE1_CE}}) , (REG_RD ? REG_A[9:5] : OP2.SLOT), SCR_LSA_Q);
	
	wire       SCR_LEA_SEL  = SCR_SEL & (REG_A[4:1] == 5'h06>>1);
	bit [15:0] SCR_LEA_Q;
	SCSP_RAM_8X2 #(5) SCR_LEA (CLK, OP2.RST ? OP2.SLOT : REG_A[9:5], OP2.RST ? '0 : REG_D & LEA_MASK,  OP2.RST ? 2'b11 : (REG_WE & {2{SCR_LEA_SEL}} & {2{CYCLE1_CE}}) , (REG_RD ? REG_A[9:5] : OP2.SLOT), SCR_LEA_Q);
	
	wire       SCR_SCR1_SEL = SCR_SEL & (REG_A[4:1] == 5'h08>>1);
	bit [15:0] SCR_SCR1_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR1(CLK, OP4.RST ? OP4.SLOT : REG_A[9:5], OP4.RST ? '0 : REG_D & SCR1_MASK, OP4.RST ? 2'b11 : (REG_WE & {2{SCR_SCR1_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP4.SLOT), SCR_SCR1_Q);
	
	wire       SCR_SCR2_SEL = SCR_SEL & (REG_A[4:1] == 5'h0A>>1);
	bit [15:0] SCR_SCR2_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR2(CLK, OP4.RST ? OP4.SLOT : REG_A[9:5], OP4.RST ? '0 : REG_D & SCR2_MASK, OP4.RST ? 2'b11 : (REG_WE & {2{SCR_SCR2_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : SCR2_RA ), SCR_SCR2_Q);
	
	wire       SCR_SCR3_SEL = SCR_SEL & (REG_A[4:1] == 5'h0C>>1);
	bit [15:0] SCR_SCR3_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR3(CLK, OP6.RST ? OP6.SLOT : REG_A[9:5], OP6.RST ? '0 : REG_D & SCR3_MASK, OP6.RST ? 2'b11 : (REG_WE & {2{SCR_SCR3_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP6.SLOT), SCR_SCR3_Q);
	
	wire       SCR_SCR4_SEL = SCR_SEL & (REG_A[4:1] == 5'h0E>>1);
	bit [15:0] SCR_SCR4_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR4(CLK, OP2.RST ? OP2.SLOT : REG_A[9:5], OP2.RST ? '0 : REG_D & SCR4_MASK, OP2.RST ? 2'b11 : (REG_WE & {2{SCR_SCR4_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP2.SLOT), SCR_SCR4_Q);
	
	wire       SCR_SCR5_SEL = SCR_SEL & (REG_A[4:1] == 5'h10>>1);
	bit [15:0] SCR_SCR5_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR5(CLK,     RST ?     SLOT : REG_A[9:5],     RST ? '0 : REG_D & SCR5_MASK,     RST ? 2'b11 : (REG_WE & {2{SCR_SCR5_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : SCR5_RA ), SCR_SCR5_Q);
	
	wire       SCR_SCR6_SEL = SCR_SEL & (REG_A[4:1] == 5'h12>>1);
	bit [15:0] SCR_SCR6_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR6(CLK,     RST ?     SLOT : REG_A[9:5],     RST ? '0 : REG_D & SCR6_MASK,     RST ? 2'b11 : (REG_WE & {2{SCR_SCR6_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : SCR6_RA ), SCR_SCR6_Q);

	wire       SCR_SCR7_SEL = SCR_SEL & (REG_A[4:1] == 5'h14>>1);
	bit [15:0] SCR_SCR7_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR7(CLK, OP7.RST ? OP7.SLOT : REG_A[9:5], OP7.RST ? '0 : REG_D & SCR7_MASK, OP7.RST ? 2'b11 : (REG_WE & {2{SCR_SCR7_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP7.SLOT), SCR_SCR7_Q);
	
	wire       SCR_SCR8_SEL = SCR_SEL & (REG_A[4:1] == 5'h16>>1);
	bit [15:0] SCR_SCR8_Q;
	SCSP_RAM_8X2 #(5) SCR_SCR8(CLK, OP7.RST ? OP7.SLOT : REG_A[9:5], OP7.RST ? '0 : REG_D & SCR8_MASK, OP7.RST ? 2'b11 : (REG_WE & {2{SCR_SCR8_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[9:5] : OP7.SLOT), SCR_SCR8_Q);
	
`endif
	//STACK,100600-10067F
	wire       STACKA_SEL = REG_A[11:6] == 6'b011000;
	wire       STACKB_SEL = REG_A[11:6] == 6'b011001;
	bit [15:0] STACK0_Q,STACK1_Q;
`ifdef FRESH_SS_MLAB
	// FRESH_SS_MLAB: the two 32x16 stack MLABs as one 64x16 M10K (STACK1 at 32-63), read address registered on every
	// rising edge. The MLABs' asynchronous read gave, in a clock, the word at that clock's read address; the M10K gives
	// the word at the previous clock's address, so the address is given one clock early where it changes:
	//  - SOUSX / SOUSY load at the CYCLE0_CE of phases 10 / 11 (clock C): STACK_RA is the same in C-1 and C (its
	//    inputs CYCLE_NUM[2:1], OP2.SLOT, STACK_RGEN change at CYCLE1_CE edges, OP2_SCR4 at CYCLE0_CE edges, all at least
	//    two clocks before C, as CLK_DIV toggles at every CE), REG_RD is 0 in both (a CPU register read sets REG_RD at
	//    the end of the clock after a CYCLE0_CE and clears it at the next CYCLE1_CE, so it is low from the clock after
	//    that CYCLE1_CE on), and no write lands on the edge between C-1 and C (writes land on CYCLE0_CE / CYCLE1_CE
	//    edges only, and that edge is neither);
	//  - a CPU read (REG_RD) loads REG_Q while REG_RD_DELAY, i.e. from two clocks after REG_RD rose, when the M10K
	//    already shows the word at REG_A, up to the clock after the CYCLE1_CE that ends the read (DO / SCDO take REG_Q
	//    at that CYCLE1_CE; the last load, with REG_RD low again, takes the word at the slot pipeline's STACK_RA[4:0]
	//    from the bank REG_A[6] selects, which a later write access shows on DO / SCDO). So in that CYCLE1_CE clock the
	//    port already takes the word address of the next clock, STACK_RA with the phase after the edge (STACK_RA_NEXT;
	//    what else STACK_RA depends on changes at that edge only into phase 00, whose address is 0), and the bank bit
	//    stays REG_A[6] while REG_RD is high.
	// The pipeline write (STACK_WE, a CYCLE0_CE of phase 00) and the CPU write (CYCLE1_CE) never share an edge.
	// The STACK0 / STACK1 output mux goes.
	//  - a RES_N reset in clock C-1 clears STACK_RGEN, OP2.SLOT, OP2_SCR4 and REG_RD at its edge, so the address of clock
	//    C is 0: the port takes 0 in a RES_N clock (the next CYCLE0_CE can be the very next edge). RST_N is asynchronous:
	//    the registers it clears (not OP2_SCR4, whose RST_N clear is simulation-only) are already clear in the clock
	//    where it is low, so STACK_RA_NEXT computed from them is the address of clock C.
	bit  [ 5: 0] STACK_RA_NEXT;
	always_comb begin
		casex (CYCLE_NUM[2:1] + {1'b0,CYCLE1_CE})
			2'b0x: STACK_RA_NEXT = '0;
			2'b10: STACK_RA_NEXT = {STACK_RGEN,OP2.SLOT} + OP2_SCR4.MDXSL;
			2'b11: STACK_RA_NEXT = {STACK_RGEN,OP2.SLOT} + OP2_SCR4.MDYSL;
		endcase
		if (!RES_N) STACK_RA_NEXT = '0;
	end
	wire [15:0] STACK_Q;
	SCSP_LANE_RAM #(6, 16, 2) STACK (CLK, {STACK_WE ? STACK_WGEN : REG_A[6], STACK_WE ? OP7.SLOT : REG_A[5:1]}, (STACK_WE ? OP7.SD : REG_D),
		({2{STACK_WE}}&{2{CYCLE0_CE}}) | (REG_WE & {2{STACKA_SEL|STACKB_SEL}} & {2{CYCLE1_CE}}), {REG_RD & RES_N ? REG_A[6] : STACK_RA_NEXT[5], REG_RD & ~CYCLE1_CE & RES_N ? REG_A[5:1] : STACK_RA_NEXT[4:0]}, STACK_Q);
	assign STACK0_Q = STACK_Q;
	assign STACK1_Q = STACK_Q;
`else
	SCSP_STACK_RAM STACK1 (CLK, (STACK_WE ? OP7.SLOT : REG_A[5:1]), (STACK_WE ? OP7.SD : REG_D), ({2{ STACK_WGEN&STACK_WE}}&{2{CYCLE0_CE}}) | (REG_WE & {2{STACKB_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[5:1] : STACK_RA[4:0]), STACK1_Q);
	SCSP_STACK_RAM STACK0 (CLK, (STACK_WE ? OP7.SLOT : REG_A[5:1]), (STACK_WE ? OP7.SD : REG_D), ({2{~STACK_WGEN&STACK_WE}}&{2{CYCLE0_CE}}) | (REG_WE & {2{STACKA_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[5:1] : STACK_RA[4:0]), STACK0_Q);
`endif
	
	//COEF,100700-10077F
	wire       COEF_SEL = REG_A[11:7] == 5'b01110;
	bit [15:0] COEF_RAM_Q;
	SCSP_RAM_8X2 #(6) COEF_RAM (CLK, OP7.RST ? DSP_MPRO_STEP[6:1] : REG_A[6:1], OP7.RST ? '0 : REG_D, OP7.RST ? 2'b11 : (REG_WE & {2{COEF_SEL}} & {2{CYCLE1_CE}}), (REG_RD ? REG_A[6:1] : DSP_COEF_RA), COEF_RAM_Q);
	
	//MADRS,100780-1007BF
	wire       MADRS_SEL = REG_A[11:6] == 6'b011110;
	bit [15:0] MADRS_RAM_Q;
	SCSP_RAM_8X2 #(5) MADRS_RAM (CLK, OP7.RST ? OP7.SLOT : REG_A[5:1], OP7.RST ? '0 : REG_D, OP7.RST ? 2'b11 : (REG_WE & {2{MADRS_SEL}}) & {2{CYCLE1_CE}}, (REG_RD ? REG_A[5:1] : DSP_MADRS_RA), MADRS_RAM_Q);
	
	//MPRO,100800-100BFF
	wire       MPRO_SEL = REG_A[11:10] == 2'b10;
	wire       MPRO0_SEL = MPRO_SEL & (REG_A[2:1] == 3'h0>>1);
	wire       MPRO1_SEL = MPRO_SEL & (REG_A[2:1] == 3'h2>>1);
	wire       MPRO2_SEL = MPRO_SEL & (REG_A[2:1] == 3'h4>>1);
	wire       MPRO3_SEL = MPRO_SEL & (REG_A[2:1] == 3'h6>>1);
	bit [63:0] MPRO_RAM_Q;
	SCSP_MPRO_RAM MPRO_RAM (CLK, OP7.RST ? DSP_MPRO_STEP : REG_A[9:3], OP7.RST ? '0 : {4{REG_D}}, OP7.RST ? 8'hFF : ({4{REG_WE}} & {{2{MPRO0_SEL}},{2{MPRO1_SEL}},{2{MPRO2_SEL}},{2{MPRO3_SEL}}}), (REG_RD ? REG_A[9:3] : DSP_MPRO_STEP), MPRO_RAM_Q);
`ifdef FRESH_SS_MLAB
	// FRESH_SS_MLAB: the flags in one 8x16 true-dual-port M10K (SCSP_MPRO_SET_M10K) instead of two MLAB copies:
	//  - the DSP side (port B) reads the step of the next clock (DSP_MPRO_STEP_NEXT: OP7.SLOT and CYCLE_NUM as they will
	//    be after this edge), so in every clock it shows the current step's flag, as the asynchronous MLAB read did (the
	//    same trick as SLOT_NEXT for KEY_RAM); a set and a DSP read of the same word on one edge: the MLAB copy showed
	//    the new flag in the next clock, the M10K port does not (mixed-port read-during-write), and that clock's MPRO0_Q
	//    is used only if the next CYCLE0_CE is the very next edge;
	//  - the set side (port A) reads the word at REG_A[9:6] on every edge and writes it back with the new flag on SET
	//    (a CYCLE1_CE with REG_WE). REG_A is loaded when the register access leaves MS_IDLE, the clock after a CYCLE0_CE,
	//    and the SET comes at the next CYCLE1_CE or later: the word read is the right one when that CYCLE1_CE is at
	//    least two clocks after that CYCLE0_CE.
	// Both hold whenever CE is never high on two consecutive clocks (saturn_top: SCSP_CE = SCSP_2X_CE & SCSP_DIV, so
	// CYCLE0_CE / CYCLE1_CE edges are >= 4 clocks apart), which the register read path already needs (DO / SCDO take
	// REG_Q at the CYCLE1_CE that ends a read, two clocks after REG_RD rose at the earliest).
	wire [ 6:0] DSP_MPRO_STEP_NEXT = {!RST_N || !RES_N ? OP7_RESET.SLOT : SLOT1_CE ? OP6.SLOT : OP7.SLOT, CYCLE_NUM[2:1] + {1'b0,CYCLE_NUM[0] & CLK_DIV & CE}};
	SCSP_MPRO_SET_M10K MPRO_SET (CLK, RST_N, ~RES_N, RES_N && REG_WE && CYCLE1_CE && MPRO_SEL && REG_A[2:1] == 2'b11, REG_A[9:3], DSP_MPRO_STEP, DSP_MPRO_STEP_NEXT[6:4], DSP_MPRO_SET_Q);
`else
	SCSP_MPRO_SET MPRO_SET (CLK, RST_N, ~RES_N, RES_N && REG_WE && CYCLE1_CE && MPRO_SEL && REG_A[2:1] == 2'b11, REG_A[9:3], DSP_MPRO_STEP, DSP_MPRO_SET_Q);
`endif
	
	//TEMP,100C00-100DFF
	wire       TEMP_SEL = REG_A[11:9] == 3'b110;
	wire       TEMP0_SEL = TEMP_SEL & (REG_A[1:1] == 2'h0>>1);
	wire       TEMP1_SEL = TEMP_SEL & (REG_A[1:1] == 2'h2>>1);
	bit [31:0] TEMP_RAM_Q;
	SCSP_RAM_8X4 #(7) TEMP_RAM (CLK, OP7.RST ? DSP_MPRO_STEP : (DSP_TEMP_WE ? DSP_TEMP_WA : REG_A[8:2]), OP7.RST ? '0 : (DSP_TEMP_WE ? {8'h00,DSP_TEMP_D[7:0],DSP_TEMP_D[23:8]} : {2{REG_D}}), OP7.RST ? 4'hF : (({2{REG_WE}} & {{2{TEMP0_SEL}},{2{TEMP1_SEL}}}) | {4{DSP_TEMP_WE}}) & {4{CYCLE1_CE}}, (REG_RD ? REG_A[8:2] : DSP_TEMP_RA), TEMP_RAM_Q);
	
	//MEMS,100E00-100E7F
	wire       MEMS_SEL = REG_A[11:7] == 5'b11100;
	wire       MEMS0_SEL = MEMS_SEL & (REG_A[1:1] == 2'h0>>1);
	wire       MEMS1_SEL = MEMS_SEL & (REG_A[1:1] == 2'h2>>1);
	bit [31:0] MEMS_RAM_Q;
	SCSP_RAM_8X4 #(5) MEMS_RAM (CLK, OP7.RST ? OP7.SLOT : (DSP_MEMS_WE ? DSP_MEMS_WA : REG_A[6:2]), OP7.RST ? '0 : (DSP_MEMS_WE ? {8'h00,DSP_MEMS_D[7:0],DSP_MEMS_D[23:8]} : {2{REG_D}}), OP7.RST ? 4'hF : (({2{REG_WE}} & {{2{MEMS0_SEL}},{2{MEMS1_SEL}}}) | {4{DSP_MEMS_WE}}) & {4{CYCLE1_CE}}, (REG_RD ? REG_A[6:2] : DSP_MEMS_RA), MEMS_RAM_Q);
	
	//MIXS,100E80-100EBF
	wire       MIXS_SEL = REG_A[11:6] == 12'hE80>>6;
	wire       MIXS0_SEL = MIXS_SEL & (REG_A[1:1] == 2'h0>>1);
	wire       MIXS1_SEL = MIXS_SEL & (REG_A[1:1] == 2'h2>>1);
	bit [31:0] MIXSA_RAM_Q,MIXSB_RAM_Q;
	SCSP_RAM_8X4 #(4) MIXSA_RAM (CLK, (!MIXS_GEN && MIXS_WE ? MIXS_WA : REG_A[5:2]), (!MIXS_GEN && MIXS_WE ? {12'h000,MIXS_D[3:0],MIXS_D[19:4]} : {2{REG_D}}), (({2{REG_WE}} & {4{ MIXS_GEN}} & {{2{MIXS0_SEL}},{2{MIXS1_SEL}}}) | {4{~MIXS_GEN&MIXS_WE}}) & {4{CYCLE1_CE}}, ( MIXS_GEN && REG_RD ? REG_A[5:2] : MIXSA_RA), MIXSA_RAM_Q);
	SCSP_RAM_8X4 #(4) MIXSB_RAM (CLK, ( MIXS_GEN && MIXS_WE ? MIXS_WA : REG_A[5:2]), ( MIXS_GEN && MIXS_WE ? {12'h000,MIXS_D[3:0],MIXS_D[19:4]} : {2{REG_D}}), (({2{REG_WE}} & {4{~MIXS_GEN}} & {{2{MIXS0_SEL}},{2{MIXS1_SEL}}}) | {4{ MIXS_GEN&MIXS_WE}}) & {4{CYCLE1_CE}}, (!MIXS_GEN && REG_RD ? REG_A[5:2] : MIXSB_RA), MIXSB_RAM_Q);
	
	//EFREG,100EC0-100EDF
	wire       EFREG_SEL = REG_A[11:5] == 7'b1110110;
	bit [15:0] EFREG_RAM_Q;
	SCSP_RAM_8X2 #(4) EFREG_RAM (CLK, OP7.RST ? OP7.SLOT[4:1] : (DSP_EFREG_WE ? DSP_EFREG_WA : REG_A[4:1]), OP7.RST ? '0 : (DSP_EFREG_WE ? DSP_EFREG_D : REG_D), OP7.RST ? 2'b11 : ((REG_WE & {2{EFREG_SEL}}) | {2{DSP_EFREG_WE}}) & {2{CYCLE1_CE}}, (REG_RD ? REG_A[4:1] : DSP_EFREG_RA), EFREG_RAM_Q);
	
	//EXTS,100EE0-100EE3
	wire       EXTS_SEL = REG_A[11:2] == 12'hEE0>>2;
	
	
	
	bit [2:0] ILV;
	always_comb begin
		if      (CR12.SCIPD[10] & CR11.SCIEB[10]) ILV = {CR16.SCILV2[7],CR15.SCILV1[7],CR14.SCILV0[7]};
		else if (CR12.SCIPD[ 8] & CR11.SCIEB[ 8]) ILV = {CR16.SCILV2[7],CR15.SCILV1[7],CR14.SCILV0[7]};
		else if (CR12.SCIPD[ 7] & CR11.SCIEB[ 7]) ILV = {CR16.SCILV2[7],CR15.SCILV1[7],CR14.SCILV0[7]};
		else if (CR12.SCIPD[ 6] & CR11.SCIEB[ 6]) ILV = {CR16.SCILV2[6],CR15.SCILV1[6],CR14.SCILV0[6]};
		else if (CR12.SCIPD[ 5] & CR11.SCIEB[ 5]) ILV = {CR16.SCILV2[5],CR15.SCILV1[5],CR14.SCILV0[5]};
		else if (CR12.SCIPD[ 4] & CR11.SCIEB[ 4]) ILV = {CR16.SCILV2[4],CR15.SCILV1[4],CR14.SCILV0[4]};
		else                                      ILV = 3'b000;
	end
	
	assign RDY_N = ~(SCU_RRDY & SCU_WRDY);
	assign INT_N = ~|(CR18.MCIPD & CR17.MCIEB);
	
	assign SCIPL_N = ~ILV;
	assign SCAVEC_N = ~&SCFC;
	
`ifdef DEBUG
	assign PCM_EN_DBG = PCM_EN;
	assign SCA_DBG = {SCA,1'b0};
	assign SCR0_DBG = OP2_SCR0;
	assign SA_DBG   = OP2_SA;
	assign LSA_DBG  = OP2_LSA;
	assign LEA_DBG  = OP2_LEA;
	assign SCR1_DBG = OP4_SCR1;
	assign SCR2_DBG = OP4_SCR2;
	assign SCR3_DBG = OP6_SCR3;
	assign SCR4_DBG = OP2_SCR4;
	assign SCR5_DBG = OP1_SCR5;
	assign SCR6_DBG = OP1_SCR6;
	assign SCR7_DBG = OP7_SCR7;
	assign SCR8_DBG = OP7_SCR8;
	assign EST_DBG = OP4_EST;
	assign OP4_EFF_RATE_DBG = {EFF_RATE_OVR,EFF_RATE};
	assign DSP_MPRO_DBG = MPRO0_Q;
	assign ADP_DBG = ADP;
`endif
	
endmodule

module SCSP_KEY_RAM
(
	input         CLK,
	
	input  [ 4: 0] WRADDR,
	input  [ 1: 0] DATA,
	input          WREN,
	input  [ 4: 0] RDADDR,
	output [ 1: 0] Q
);

	wire [1:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (1'b1),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({2{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 32,
		altsyncram_component.numwords_b = 32,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = 5,
		altsyncram_component.widthad_b = 5,
		altsyncram_component.width_a = 2,
		altsyncram_component.width_b = 2,
		altsyncram_component.width_byteena_a = 1;
	
	assign Q = sub_wire0;
	
endmodule

module SCSP_KBOLD_RAM (
	input	         CLK,
	input	 [ 4: 0] WRADDR,
	input	         DATA,
	input	         WREN,
	input	 [ 4: 0] RDADDR,
	output         Q);

	wire [0:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (1'b1),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b (1'b1),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 32,
		altsyncram_component.numwords_b = 32,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = 5,
		altsyncram_component.widthad_b = 5,
		altsyncram_component.width_a = 1,
		altsyncram_component.width_b = 1,
		altsyncram_component.width_byteena_a = 1;
	
	assign Q = sub_wire0[0];

endmodule

module SCSP_PHASE_RAM (
	input	         CLK,
	input	 [ 4: 0] WRADDR,
	input	 [13: 0] DATA,
	input	         WREN,
	input	 [ 4: 0] RDADDR,
	output [13: 0] Q);

//`ifdef DEBUG

//	wire [13:0] sub_wire0;
//
//	altdpram	altdpram_component (
//				.data (DATA),
//				.inclock (CLK),
//				.rdaddress (RDADDR),
//				.wraddress (WRADDR),
//				.wren (WREN),
//				.q (sub_wire0),
//				.aclr (1'b0),
//				.byteena (1'b1),
//				.inclocken (1'b1),
//				.rdaddressstall (1'b0),
//				.rden (1'b1),
//				//.sclr (1'b0),
//				.wraddressstall (1'b0));
//	defparam
//		altdpram_component.indata_aclr = "OFF",
//		altdpram_component.indata_reg = "INCLOCK",
//		altdpram_component.intended_device_family = "Cyclone V",
//		altdpram_component.lpm_type = "altdpram",
//		altdpram_component.outdata_aclr = "OFF",
//		altdpram_component.outdata_reg = "UNREGISTERED",
//		altdpram_component.power_up_uninitialized = "TRUE",
//		altdpram_component.ram_block_type = "MLAB",
//		altdpram_component.rdaddress_aclr = "OFF",
//		altdpram_component.rdaddress_reg = "UNREGISTERED",
//		altdpram_component.rdcontrol_aclr = "OFF",
//		altdpram_component.rdcontrol_reg = "UNREGISTERED",
//		altdpram_component.read_during_write_mode_mixed_ports = "CONSTRAINED_DONT_CARE",
//		altdpram_component.width = 14,
//		altdpram_component.widthad = 5,
//		altdpram_component.width_byteena = 1,
//		altdpram_component.wraddress_aclr = "OFF",
//		altdpram_component.wraddress_reg = "INCLOCK",
//		altdpram_component.wrcontrol_aclr = "OFF",
//		altdpram_component.wrcontrol_reg = "INCLOCK";
//		
//	assign Q = sub_wire0;
	
//`else

	wire [13:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (1'b1),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({14{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 32,
		altsyncram_component.numwords_b = 32,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = 5,
		altsyncram_component.widthad_b = 5,
		altsyncram_component.width_a = 14,
		altsyncram_component.width_b = 14,
		altsyncram_component.width_byteena_a = 1;
	
	assign Q = sub_wire0;
	
//`endif

endmodule

module SCSP_LFO_RAM (
	input	         CLK,
	input	 [ 4: 0] WRADDR,
	input	 [17: 0] DATA,
	input	         WREN,
	input	 [ 4: 0] RDADDR,
	output [17: 0] Q);

//`ifdef DEBUG

//	wire [17:0] sub_wire0;
//
//	altdpram	altdpram_component (
//				.data (DATA),
//				.inclock (CLK),
//				.rdaddress (RDADDR),
//				.wraddress (WRADDR),
//				.wren (WREN),
//				.q (sub_wire0),
//				.aclr (1'b0),
//				.byteena (1'b1),
//				.inclocken (1'b1),
//				.rdaddressstall (1'b0),
//				.rden (1'b1),
//				//.sclr (1'b0),
//				.wraddressstall (1'b0));
//	defparam
//		altdpram_component.indata_aclr = "OFF",
//		altdpram_component.indata_reg = "INCLOCK",
//		altdpram_component.intended_device_family = "Cyclone V",
//		altdpram_component.lpm_type = "altdpram",
//		altdpram_component.outdata_aclr = "OFF",
//		altdpram_component.outdata_reg = "UNREGISTERED",
//		altdpram_component.power_up_uninitialized = "TRUE",
//		altdpram_component.ram_block_type = "MLAB",
//		altdpram_component.rdaddress_aclr = "OFF",
//		altdpram_component.rdaddress_reg = "UNREGISTERED",
//		altdpram_component.rdcontrol_aclr = "OFF",
//		altdpram_component.rdcontrol_reg = "UNREGISTERED",
//		altdpram_component.read_during_write_mode_mixed_ports = "CONSTRAINED_DONT_CARE",
//		altdpram_component.width = 18,
//		altdpram_component.widthad = 5,
//		altdpram_component.width_byteena = 1,
//		altdpram_component.wraddress_aclr = "OFF",
//		altdpram_component.wraddress_reg = "INCLOCK",
//		altdpram_component.wrcontrol_aclr = "OFF",
//		altdpram_component.wrcontrol_reg = "INCLOCK";
//		
//	assign Q = sub_wire0;
	
//`else

	wire [17:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (1'b1),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({18{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 32,
		altsyncram_component.numwords_b = 32,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = 5,
		altsyncram_component.widthad_b = 5,
		altsyncram_component.width_a = 18,
		altsyncram_component.width_b = 18,
		altsyncram_component.width_byteena_a = 1;
	
	assign Q = sub_wire0;
	
//`endif

endmodule

module SCSP_SO_RAM (
	input	         CLK,
	input	 [ 4: 0] WRADDR,
	input	 [18: 0] DATA,
	input	         WREN,
	input	 [ 4: 0] RDADDR,
	output [18: 0] Q);
//
//`ifdef DEBUG

//	wire [18:0] sub_wire0;
//
//	altdpram	altdpram_component (
//				.data (DATA),
//				.inclock (CLK),
//				.rdaddress (RDADDR),
//				.wraddress (WRADDR),
//				.wren (WREN),
//				.q (sub_wire0),
//				.aclr (1'b0),
//				.byteena (1'b1),
//				.inclocken (1'b1),
//				.rdaddressstall (1'b0),
//				.rden (1'b1),
//				//.sclr (1'b0),
//				.wraddressstall (1'b0));
//	defparam
//		altdpram_component.indata_aclr = "OFF",
//		altdpram_component.indata_reg = "INCLOCK",
//		altdpram_component.intended_device_family = "Cyclone V",
//		altdpram_component.lpm_type = "altdpram",
//		altdpram_component.outdata_aclr = "OFF",
//		altdpram_component.outdata_reg = "UNREGISTERED",
//		altdpram_component.power_up_uninitialized = "TRUE",
//		altdpram_component.ram_block_type = "MLAB",
//		altdpram_component.rdaddress_aclr = "OFF",
//		altdpram_component.rdaddress_reg = "UNREGISTERED",
//		altdpram_component.rdcontrol_aclr = "OFF",
//		altdpram_component.rdcontrol_reg = "UNREGISTERED",
//		altdpram_component.read_during_write_mode_mixed_ports = "CONSTRAINED_DONT_CARE",
//		altdpram_component.width = 19,
//		altdpram_component.widthad = 5,
//		altdpram_component.width_byteena = 1,
//		altdpram_component.wraddress_aclr = "OFF",
//		altdpram_component.wraddress_reg = "INCLOCK",
//		altdpram_component.wrcontrol_aclr = "OFF",
//		altdpram_component.wrcontrol_reg = "INCLOCK";
//		
//	assign Q = sub_wire0;
	
//`else

	wire [18:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (1'b1),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({19{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 32,
		altsyncram_component.numwords_b = 32,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = 5,
		altsyncram_component.widthad_b = 5,
		altsyncram_component.width_a = 19,
		altsyncram_component.width_b = 19,
		altsyncram_component.width_byteena_a = 1;
	
	assign Q = sub_wire0;
	
//`endif

endmodule

module SCSP_EVOL_RAM (
	input	         CLK,
	input	 [ 4: 0] WRADDR,
	input	 [11: 0] DATA,
	input	         WREN,
	input	 [ 4: 0] RDADDR,
	output [11: 0] Q);

//`ifdef DEBUG
	
//	wire [11:0] sub_wire0;
//	
//	altdpram	altdpram_component (
//				.data (DATA),
//				.inclock (CLK),
//				.rdaddress (RDADDR),
//				.wraddress (WRADDR),
//				.wren (WREN),
//				.q (sub_wire0),
//				.aclr (1'b0),
//				.byteena (1'b1),
//				.inclocken (1'b1),
//				.rdaddressstall (1'b0),
//				.rden (1'b1),
//				//.sclr (1'b0),
//				.wraddressstall (1'b0));
//	defparam
//		altdpram_component.indata_aclr = "OFF",
//		altdpram_component.indata_reg = "INCLOCK",
//		altdpram_component.intended_device_family = "Cyclone V",
//		altdpram_component.lpm_type = "altdpram",
//		altdpram_component.outdata_aclr = "OFF",
//		altdpram_component.outdata_reg = "UNREGISTERED",
//		altdpram_component.power_up_uninitialized = "TRUE",
//		altdpram_component.ram_block_type = "MLAB",
//		altdpram_component.rdaddress_aclr = "OFF",
//		altdpram_component.rdaddress_reg = "UNREGISTERED",
//		altdpram_component.rdcontrol_aclr = "OFF",
//		altdpram_component.rdcontrol_reg = "UNREGISTERED",
//		altdpram_component.read_during_write_mode_mixed_ports = "CONSTRAINED_DONT_CARE",
//		altdpram_component.width = 12,
//		altdpram_component.widthad = 5,
//		altdpram_component.width_byteena = 1,
//		altdpram_component.wraddress_aclr = "OFF",
//		altdpram_component.wraddress_reg = "INCLOCK",
//		altdpram_component.wrcontrol_aclr = "OFF",
//		altdpram_component.wrcontrol_reg = "INCLOCK";
//		
//	assign Q = sub_wire0;
	
//`else

	wire [11:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (1'b1),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({12{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 32,
		altsyncram_component.numwords_b = 32,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = 5,
		altsyncram_component.widthad_b = 5,
		altsyncram_component.width_a = 12,
		altsyncram_component.width_b = 12,
		altsyncram_component.width_byteena_a = 1;
	
	assign Q = sub_wire0;
	
//`endif

endmodule

module SCSP_STACK_RAM
(
	input         CLK,
	
	input   [4:0] WRADDR,
	input  [15:0] DATA,
	input   [1:0] WREN,
	input   [4:0] RDADDR,
	output [15:0] Q
);
	
//`ifdef DEBUG

	wire [15:0] sub_wire0;
	
	altdpram	altdpram_component (
				.data (DATA),
				.inclock (CLK),
				.rdaddress (RDADDR),
				.wraddress (WRADDR),
				.wren (|WREN),
				.byteena (WREN),
				.q (sub_wire0),
				.aclr (1'b0),
				.inclocken (1'b1),
				.rdaddressstall (1'b0),
				.rden (1'b1),
//				.sclr (1'b0),
				.wraddressstall (1'b0));
	defparam
		altdpram_component.byte_size = 8,
		altdpram_component.indata_aclr = "OFF",
		altdpram_component.indata_reg = "INCLOCK",
		altdpram_component.intended_device_family = "Cyclone V",
		altdpram_component.lpm_type = "altdpram",
		altdpram_component.outdata_aclr = "OFF",
		altdpram_component.outdata_reg = "UNREGISTERED",
		altdpram_component.ram_block_type = "MLAB",
		altdpram_component.rdaddress_aclr = "OFF",
		altdpram_component.rdaddress_reg = "UNREGISTERED",
		altdpram_component.rdcontrol_aclr = "OFF",
		altdpram_component.rdcontrol_reg = "UNREGISTERED",
		altdpram_component.read_during_write_mode_mixed_ports = "CONSTRAINED_DONT_CARE",
		altdpram_component.width = 16,
		altdpram_component.widthad = 5,
		altdpram_component.width_byteena = 2,
		altdpram_component.wraddress_aclr = "OFF",
		altdpram_component.wraddress_reg = "INCLOCK",
		altdpram_component.wrcontrol_aclr = "OFF",
		altdpram_component.wrcontrol_reg = "INCLOCK";
		
	assign Q = sub_wire0;
	
//`else
//
//	wire [15:0] sub_wire0;
//	
//	altsyncram	altsyncram_component (
//				.address_a (WRADDR),
//				.byteena_a (WREN),
//				.clock0 (CLK),
//				.data_a (DATA),
//				.wren_a (|WREN),
//				.address_b (RDADDR),
//				.q_b (sub_wire0),
//				.aclr0 (1'b0),
//				.aclr1 (1'b0),
//				.addressstall_a (1'b0),
//				.addressstall_b (1'b0),
//				.byteena_b (1'b1),
//				.clock1 (1'b1),
//				.clocken0 (1'b1),
//				.clocken1 (1'b1),
//				.clocken2 (1'b1),
//				.clocken3 (1'b1),
//				.data_b ({16{1'b1}}),
//				.eccstatus (),
//				.q_a (),
//				.rden_a (1'b1),
//				.rden_b (1'b1),
//				.wren_b (1'b0));
//	defparam
//		altsyncram_component.address_aclr_b = "NONE",
//		altsyncram_component.address_reg_b = "CLOCK0",
//		altsyncram_component.byte_size = 8,
//		altsyncram_component.clock_enable_input_a = "BYPASS",
//		altsyncram_component.clock_enable_input_b = "BYPASS",
//		altsyncram_component.clock_enable_output_b = "BYPASS",
//		altsyncram_component.intended_device_family = "Cyclone V",
//		altsyncram_component.lpm_type = "altsyncram",
//		altsyncram_component.numwords_a = 32,
//		altsyncram_component.numwords_b = 32,
//		altsyncram_component.operation_mode = "DUAL_PORT",
//		altsyncram_component.outdata_aclr_b = "NONE",
//		altsyncram_component.outdata_reg_b = "UNREGISTERED",
//		altsyncram_component.power_up_uninitialized = "FALSE",
//		altsyncram_component.ram_block_type = "M10K",
//		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
//		altsyncram_component.widthad_a = 5,
//		altsyncram_component.widthad_b = 5,
//		altsyncram_component.width_a = 16,
//		altsyncram_component.width_b = 16,
//		altsyncram_component.width_byteena_a = 2;
//	
//	assign Q = sub_wire0;
//	
//`endif
	
endmodule

module SCSP_RAM_8X2
#(
	parameter addr_width = 5
)
(
	input         CLK,
	
	input  [addr_width-1:0] WRADDR,
	input            [15:0] DATA,
	input             [1:0] WREN,
	input  [addr_width-1:0] RDADDR,
	output           [15:0] Q
);

`ifdef SIM
	
	reg [15:0] MEM [1**addr_width];
	
	always @(posedge CLK) begin
		if (WREN[0]) begin
			MEM[WRADDR][7:0] <= DATA[7:0];
		end
		if (WREN[1]) begin
			MEM[WRADDR][15:8] <= DATA[15:8];
		end
	end
		
	assign Q = MEM[RDADDR];
	
//`elsif DEBUG
//
//	wire [15:0] sub_wire0;
//	
//	altdpram	altdpram_component (
//				.data (DATA),
//				.inclock (CLK),
//				.rdaddress (RDADDR),
//				.wraddress (WRADDR),
//				.wren (|WREN),
//				.byteena (WREN),
//				.q (sub_wire0),
//				.aclr (1'b0),
//				.inclocken (1'b1),
//				.rdaddressstall (1'b0),
//				.rden (1'b1),
////				.sclr (1'b0),
//				.wraddressstall (1'b0));
//	defparam
//		altdpram_component.byte_size = 8,
//		altdpram_component.indata_aclr = "OFF",
//		altdpram_component.indata_reg = "INCLOCK",
//		altdpram_component.intended_device_family = "Cyclone V",
//		altdpram_component.lpm_type = "altdpram",
//		altdpram_component.outdata_aclr = "OFF",
//		altdpram_component.outdata_reg = "UNREGISTERED",
//		altdpram_component.ram_block_type = "MLAB",
//		altdpram_component.rdaddress_aclr = "OFF",
//		altdpram_component.rdaddress_reg = "UNREGISTERED",
//		altdpram_component.rdcontrol_aclr = "OFF",
//		altdpram_component.rdcontrol_reg = "UNREGISTERED",
//		altdpram_component.read_during_write_mode_mixed_ports = "CONSTRAINED_DONT_CARE",
//		altdpram_component.width = 16,
//		altdpram_component.widthad = addr_width,
//		altdpram_component.width_byteena = 2,
//		altdpram_component.wraddress_aclr = "OFF",
//		altdpram_component.wraddress_reg = "INCLOCK",
//		altdpram_component.wrcontrol_aclr = "OFF",
//		altdpram_component.wrcontrol_reg = "INCLOCK";
//		
//	assign Q = sub_wire0;
	
`else

	wire [15:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (WREN),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (|WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({16{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.byte_size = 8,
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 2**addr_width,
		altsyncram_component.numwords_b = 2**addr_width,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = addr_width,
		altsyncram_component.widthad_b = addr_width,
		altsyncram_component.width_a = 16,
		altsyncram_component.width_b = 16,
		altsyncram_component.width_byteena_a = 2;
	
	assign Q = sub_wire0;
	
`endif
	
endmodule

module SCSP_RAM_8X4
#(
	parameter addr_width = 5
)
(
	input         CLK,
	
	input  [addr_width-1:0] WRADDR,
	input            [31:0] DATA,
	input             [3:0] WREN,
	input  [addr_width-1:0] RDADDR,
	output           [31:0] Q
);

`ifdef SIM
	
	reg [31:0] MEM [1**addr_width];
	
	always @(posedge CLK) begin
		if (WREN[0]) begin
			MEM[WRADDR][7:0] <= DATA[7:0];
		end
		if (WREN[1]) begin
			MEM[WRADDR][15:8] <= DATA[15:8];
		end
		if (WREN[2]) begin
			MEM[WRADDR][23:16] <= DATA[23:16];
		end
		if (WREN[3]) begin
			MEM[WRADDR][31:24] <= DATA[31:24];
		end
	end
		
	assign Q = MEM[RDADDR];
	
//`elsif DEBUG
//
//	wire [31:0] sub_wire0;
//	
//	altdpram	altdpram_component (
//				.data (DATA),
//				.inclock (CLK),
//				.rdaddress (RDADDR),
//				.wraddress (WRADDR),
//				.wren (|WREN),
//				.byteena (WREN),
//				.q (sub_wire0),
//				.aclr (1'b0),
//				.inclocken (1'b1),
//				.rdaddressstall (1'b0),
//				.rden (1'b1),
////				.sclr (1'b0),
//				.wraddressstall (1'b0));
//	defparam
//		altdpram_component.byte_size = 8,
//		altdpram_component.indata_aclr = "OFF",
//		altdpram_component.indata_reg = "INCLOCK",
//		altdpram_component.intended_device_family = "Cyclone V",
//		altdpram_component.lpm_type = "altdpram",
//		altdpram_component.outdata_aclr = "OFF",
//		altdpram_component.outdata_reg = "UNREGISTERED",
//		altdpram_component.ram_block_type = "MLAB",
//		altdpram_component.rdaddress_aclr = "OFF",
//		altdpram_component.rdaddress_reg = "UNREGISTERED",
//		altdpram_component.rdcontrol_aclr = "OFF",
//		altdpram_component.rdcontrol_reg = "UNREGISTERED",
//		altdpram_component.read_during_write_mode_mixed_ports = "CONSTRAINED_DONT_CARE",
//		altdpram_component.width = 32,
//		altdpram_component.widthad = addr_width,
//		altdpram_component.width_byteena = 4,
//		altdpram_component.wraddress_aclr = "OFF",
//		altdpram_component.wraddress_reg = "INCLOCK",
//		altdpram_component.wrcontrol_aclr = "OFF",
//		altdpram_component.wrcontrol_reg = "INCLOCK";
//	
//	assign Q = sub_wire0;
	
`else

	wire [31:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (WREN),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (|WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({32{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.byte_size = 8,
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 2**addr_width,
		altsyncram_component.numwords_b = 2**addr_width,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = addr_width,
		altsyncram_component.widthad_b = addr_width,
		altsyncram_component.width_a = 32,
		altsyncram_component.width_b = 32,
		altsyncram_component.width_byteena_a = 4;
	
	assign Q = sub_wire0;
	
`endif
	
endmodule

// One flag per DSP step: its program word has been written (the last 16-bit part) since reset. The 128 flags are 8
// MLAB words of 16, in two copies (read at the DSP step, and at the written step for the read-modify-write). The reset
// clear is CLEARED: a word reads as zero until a write to it, which stores it with its other 15 flags cleared.
module SCSP_MPRO_SET
(
	input          CLK,
	input          RST_N,

	input          CLR,
	input          SET,
	input  [ 6: 0] SET_A,
	input  [ 6: 0] RD_A,
	output         Q
);

	(* ramstyle = "MLAB, no_rw_check" *) reg [15:0] FLAGS_A[8];
	(* ramstyle = "MLAB, no_rw_check" *) reg [15:0] FLAGS_B[8];
	reg  [ 7: 0] CLEARED;

	wire [15: 0] OLD = FLAGS_A[SET_A[6:4]] & {16{~CLEARED[SET_A[6:4]]}};
	wire [15: 0] NEW = OLD | (16'h0001 << SET_A[3:0]);

	always @(posedge CLK) begin
		if (SET) begin
			FLAGS_A[SET_A[6:4]] <= NEW;
			FLAGS_B[SET_A[6:4]] <= NEW;
		end
	end

	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			CLEARED <= '1;
		end else if (CLR) begin
			CLEARED <= '1;
		end else if (SET) begin
			CLEARED[SET_A[6:4]] <= 0;
		end
	end

	wire [15: 0] RD_WORD = FLAGS_B[RD_A[6:4]];
	assign Q = RD_WORD[RD_A[3:0]] & ~CLEARED[RD_A[6:4]];

endmodule

`ifdef FRESH_SS_LANE
`define FRESH_SS_LANE_RAM
`endif
`ifdef FRESH_SS_MLAB
`define FRESH_SS_LANE_RAM
`endif
`ifdef FRESH_SS_LANE_RAM
// FRESH_SS_LANE / FRESH_SS_MLAB: one M10K (simple dual port, write on the rising edge, read address registered on the rising edge,
// output unregistered) holding several of the SCSP's RAMs as lanes of one word, with a byte enable per lane where the
// lanes are written separately (NBE enables of W/NBE bits).
module SCSP_LANE_RAM #(parameter AW = 5, parameter W = 32, parameter NBE = 4) (
	input           CLK,
	input  [AW-1:0] WRADDR,
	input   [W-1:0] DATA,
	input [NBE-1:0] WREN,
	input  [AW-1:0] RDADDR,
	output  [W-1:0] Q
);
`ifdef SIM
	localparam BW = W / NBE;
	reg [W-1:0] MEM [2**AW];
	reg [AW-1:0] RDADDR_R;
	always @(posedge CLK) begin
		for (int i = 0; i < NBE; i++) if (WREN[i]) MEM[WRADDR][i*BW +: BW] <= DATA[i*BW +: BW];
		RDADDR_R <= RDADDR;
	end
	assign Q = MEM[RDADDR_R];
`else
	generate if (NBE == 1) begin : one
	altsyncram	altsyncram_component1 (
				.address_a (WRADDR),
				.byteena_a (1'b1),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (WREN[0]),
				.address_b (RDADDR),
				.q_b (Q),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({W{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component1.address_aclr_b = "NONE",
		altsyncram_component1.address_reg_b = "CLOCK0",
		altsyncram_component1.clock_enable_input_a = "BYPASS",
		altsyncram_component1.clock_enable_input_b = "BYPASS",
		altsyncram_component1.clock_enable_output_b = "BYPASS",
		altsyncram_component1.intended_device_family = "Cyclone V",
		altsyncram_component1.lpm_type = "altsyncram",
		altsyncram_component1.numwords_a = 2**AW,
		altsyncram_component1.numwords_b = 2**AW,
		altsyncram_component1.operation_mode = "DUAL_PORT",
		altsyncram_component1.outdata_aclr_b = "NONE",
		altsyncram_component1.outdata_reg_b = "UNREGISTERED",
		altsyncram_component1.power_up_uninitialized = "FALSE",
		altsyncram_component1.ram_block_type = "M10K",
		altsyncram_component1.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component1.widthad_a = AW,
		altsyncram_component1.widthad_b = AW,
		altsyncram_component1.width_a = W,
		altsyncram_component1.width_b = W,
		altsyncram_component1.width_byteena_a = 1;
	end else begin : lanes
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (WREN),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (|WREN),
				.address_b (RDADDR),
				.q_b (Q),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({W{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.byte_size = W / NBE,
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 2**AW,
		altsyncram_component.numwords_b = 2**AW,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = AW,
		altsyncram_component.widthad_b = AW,
		altsyncram_component.width_a = W,
		altsyncram_component.width_b = W,
		altsyncram_component.width_byteena_a = NBE;
	end endgenerate
`endif
endmodule
`endif

`ifdef FRESH_SS_MLAB
// FRESH_SS_MLAB: SCSP_MPRO_SET with its flags in one true-dual-port M10K (8 words of 16 flags): port A reads the word
// at SET_A[6:4] on every edge and writes the updated word there on SET; port B reads the word at RD_A_NEXT (the next
// clock's RD_A[6:4]). CLEARED as before (the reset clear of all flags at once).
module SCSP_MPRO_SET_M10K
(
	input          CLK,
	input          RST_N,

	input          CLR,
	input          SET,
	input  [ 6: 0] SET_A,
	input  [ 6: 0] RD_A,
	input  [ 2: 0] RD_A_NEXT,
	output         Q
);
	reg  [ 7: 0] CLEARED;
	wire [15: 0] QA, QB;
	wire [15: 0] OLD = QA & {16{~CLEARED[SET_A[6:4]]}};
	wire [15: 0] NEW = OLD | (16'h0001 << SET_A[3:0]);

	always @(posedge CLK or negedge RST_N) begin
		if (!RST_N) begin
			CLEARED <= '1;
		end else if (CLR) begin
			CLEARED <= '1;
		end else if (SET) begin
			CLEARED[SET_A[6:4]] <= 0;
		end
	end

`ifdef SIM
	reg [15:0] FLAGS [8];
	reg [ 2:0] RA_A, RA_B;
	always @(posedge CLK) begin
		if (SET) FLAGS[SET_A[6:4]] <= NEW;
		RA_A <= SET_A[6:4];
		RA_B <= RD_A_NEXT;
	end
	assign QA = FLAGS[RA_A];
	assign QB = FLAGS[RA_B];
`else
	altsyncram	altsyncram_component (
				.address_a (SET_A[6:4]),
				.address_b (RD_A_NEXT),
				.byteena_a (2'b11),
				.byteena_b (2'b11),
				.clock0 (CLK),
				.data_a (NEW),
				.data_b (16'h0000),
				.wren_a (SET),
				.wren_b (1'b0),
				.q_a (QA),
				.q_b (QB),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.eccstatus (),
				.rden_a (1'b1),
				.rden_b (1'b1));
	defparam
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.byteena_reg_b = "CLOCK0",
		altsyncram_component.byte_size = 8,
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_a = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.indata_reg_b = "CLOCK0",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 8,
		altsyncram_component.numwords_b = 8,
		altsyncram_component.operation_mode = "BIDIR_DUAL_PORT",
		altsyncram_component.outdata_aclr_a = "NONE",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_a = "UNREGISTERED",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		altsyncram_component.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		altsyncram_component.widthad_a = 3,
		altsyncram_component.widthad_b = 3,
		altsyncram_component.width_a = 16,
		altsyncram_component.width_b = 16,
		altsyncram_component.width_byteena_a = 2,
		altsyncram_component.width_byteena_b = 2,
		altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0";
`endif

	assign Q = QB[RD_A[3:0]] & ~CLEARED[RD_A[6:4]];

endmodule
`endif

module SCSP_MPRO_RAM
(
	input          CLK,
	
	input  [ 6: 0] WRADDR,
	input  [63: 0] DATA,
	input  [ 7: 0] WREN,
	input  [ 6: 0] RDADDR,
	output [63: 0] Q
);

`ifdef SIM
	
	reg [63:0] MEM [128];
	
	always @(posedge CLK) begin
		if (WREN) begin
			MEM[WRADDR] <= DATA;
		end
	end
		
	assign Q = MEM[RDADDR];
	
`else

	wire [63:0] sub_wire0;
	
	altsyncram	altsyncram_component (
				.address_a (WRADDR),
				.byteena_a (WREN),
				.clock0 (CLK),
				.data_a (DATA),
				.wren_a (|WREN),
				.address_b (RDADDR),
				.q_b (sub_wire0),
				.aclr0 (1'b0),
				.aclr1 (1'b0),
				.addressstall_a (1'b0),
				.addressstall_b (1'b0),
				.byteena_b (1'b1),
				.clock1 (1'b1),
				.clocken0 (1'b1),
				.clocken1 (1'b1),
				.clocken2 (1'b1),
				.clocken3 (1'b1),
				.data_b ({64{1'b1}}),
				.eccstatus (),
				.q_a (),
				.rden_a (1'b1),
				.rden_b (1'b1),
				.wren_b (1'b0));
	defparam
		altsyncram_component.address_aclr_b = "NONE",
		altsyncram_component.address_reg_b = "CLOCK0",
		altsyncram_component.byte_size = 8,
		altsyncram_component.clock_enable_input_a = "BYPASS",
		altsyncram_component.clock_enable_input_b = "BYPASS",
		altsyncram_component.clock_enable_output_b = "BYPASS",
		altsyncram_component.intended_device_family = "Cyclone V",
		altsyncram_component.lpm_type = "altsyncram",
		altsyncram_component.numwords_a = 128,
		altsyncram_component.numwords_b = 128,
		altsyncram_component.operation_mode = "DUAL_PORT",
		altsyncram_component.outdata_aclr_b = "NONE",
		altsyncram_component.outdata_reg_b = "UNREGISTERED",
		altsyncram_component.power_up_uninitialized = "FALSE",
		altsyncram_component.ram_block_type = "M10K",
		altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
		altsyncram_component.widthad_a = 7,
		altsyncram_component.widthad_b = 7,
		altsyncram_component.width_a = 64,
		altsyncram_component.width_b = 64,
		altsyncram_component.width_byteena_a = 8;
	
	assign Q = sub_wire0;
	
`endif
	
endmodule

