// Seed: 148229459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_5,
      id_10
  );
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  ;
  tri id_12;
  assign id_12 = |(1) < id_3;
endmodule
