Classic Timing Analyzer report for skeleton
Sun Dec 01 00:02:49 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                               ; To                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.636 ns                         ; keyboard_in[3]                                                                                                     ; input_ctrl:input_control|check[0]                         ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 25.257 ns                        ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg11 ; imem_out_d[15]                                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.238 ns                        ; keyboard_in[1]                                                                                                     ; input_ctrl:input_control|check[0]                         ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 17.20 MHz ( period = 58.146 ns ) ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output                                                                        ; reg_32:branch_latch|dflipflop:\G1:24:d|output             ; clock      ; clock    ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                    ;                                                           ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.146 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.138 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.24 MHz ( period = 58.000 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.25 MHz ( period = 57.962 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.715 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.26 MHz ( period = 57.954 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.711 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.904 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.896 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.30 MHz ( period = 57.816 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.729 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.758 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 28.998 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.746 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 29.051 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.738 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.36 MHz ( period = 57.600 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.576 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.42 MHz ( period = 57.392 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 29.517 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.44 MHz ( period = 57.334 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 17.49 MHz ( period = 57.176 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.853 ns               ;
; N/A                                     ; 17.49 MHz ( period = 57.176 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.853 ns               ;
; N/A                                     ; 17.49 MHz ( period = 57.176 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.853 ns               ;
; N/A                                     ; 17.49 MHz ( period = 57.176 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.853 ns               ;
; N/A                                     ; 17.49 MHz ( period = 57.176 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 28.853 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                         ; To                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:24:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:23:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:15:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:15:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:21:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:21:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:16:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:16:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                   ; reg_32:IRlatch_XM|dflipflop:\G1:7:d|output                                    ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:17:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:17:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:13:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:10:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:10:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 2.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:16:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:16:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 2.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:27:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:28:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:15:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:15:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:18:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:18:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:27:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:29:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:27:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:30:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:23:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:21:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:21:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:13:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:13:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output                          ; clock      ; clock    ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output                          ; clock      ; clock    ; None                       ; None                       ; 3.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:12:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:12:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert10|output                         ; clock      ; clock    ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:21:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:14:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:14:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output                          ; clock      ; clock    ; None                       ; None                       ; 3.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output                         ; clock      ; clock    ; None                       ; None                       ; 3.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:21:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:24:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:27:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:21:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:22:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output                          ; clock      ; clock    ; None                       ; None                       ; 3.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:29:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:21:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:8:d|output                                   ; reg_32:IRlatch_XM|dflipflop:\G1:8:d|output                                    ; clock      ; clock    ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output                          ; clock      ; clock    ; None                       ; None                       ; 4.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:19:d|output                                  ; reg_32:IRlatch_XM|dflipflop:\G1:19:d|output                                   ; clock      ; clock    ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:27:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:29:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert10|output                         ; clock      ; clock    ; None                       ; None                       ; 4.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:22:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:24:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:28:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:31:d|output                                   ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:21:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:23:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:22:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:22:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 3.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:19:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:23:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:14:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:14:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output                          ; clock      ; clock    ; None                       ; None                       ; 4.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:29:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:24:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output                         ; clock      ; clock    ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:28:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output                                   ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:27:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:20:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:11:d|output                                   ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:29:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:22:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:22:d|output                                   ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:17:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:22:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:21:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:20:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:20:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 0.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:24:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:24:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:13:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:15:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:27:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:28:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:20:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:20:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 1.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output                          ; clock      ; clock    ; None                       ; None                       ; 4.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:28:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output                          ; clock      ; clock    ; None                       ; None                       ; 4.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:11:d|output                                   ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:25:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:28:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:22:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:22:d|output                                   ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:23:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:23:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:31:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert14|output                         ; clock      ; clock    ; None                       ; None                       ; 4.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:28:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 3.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:17:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output                          ; clock      ; clock    ; None                       ; None                       ; 4.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:21:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:22:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:30:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:31:d|output                     ; clock      ; clock    ; None                       ; None                       ; 2.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:13:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:15:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:19:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:23:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:9:d|output                                   ; reg_32:IRlatch_XM|dflipflop:\G1:9:d|output                                    ; clock      ; clock    ; None                       ; None                       ; 3.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:11:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert10|output                         ; clock      ; clock    ; None                       ; None                       ; 4.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:31:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:16:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:18:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:20:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:23:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 3.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert4|output                          ; clock      ; clock    ; None                       ; None                       ; 4.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:23:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert13|output                         ; clock      ; clock    ; None                       ; None                       ; 4.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:14:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:30:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output                          ; clock      ; clock    ; None                       ; None                       ; 4.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:14:d|output                                   ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:14:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:25:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:30:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:31:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:16:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:18:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:11:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:25:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:29:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:25:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:30:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output                                    ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:14:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:29:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:23:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:30:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:31:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:29:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:29:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output                          ; clock      ; clock    ; None                       ; None                       ; 5.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:7:d|output                                    ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:28:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:27:d|output                     ; clock      ; clock    ; None                       ; None                       ; 4.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert14|output                         ; clock      ; clock    ; None                       ; None                       ; 5.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:11:d|output                                   ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:15:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output                          ; clock      ; clock    ; None                       ; None                       ; 5.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:26:d|output                    ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:30:d|output                     ; clock      ; clock    ; None                       ; None                       ; 3.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:28:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:27:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:30:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert5|output                          ; clock      ; clock    ; None                       ; None                       ; 5.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:10:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output                          ; clock      ; clock    ; None                       ; None                       ; 5.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:17:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:22:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:21:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:16:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:17:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:18:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert4|output                          ; clock      ; clock    ; None                       ; None                       ; 5.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:16:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:17:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:18:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:13:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:15:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:14:d|output                                   ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:14:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:8:d|output                                   ; reg_32:branch_latch|dflipflop:\G1:13:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:8:d|output                                   ; reg_32:branch_latch|dflipflop:\G1:14:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:8:d|output                                   ; reg_32:branch_latch|dflipflop:\G1:15:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 4.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert13|output                         ; clock      ; clock    ; None                       ; None                       ; 5.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:29:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:17:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output                          ; clock      ; clock    ; None                       ; None                       ; 5.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:22:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:21:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:16:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:17:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; reg_32:branch_latch|dflipflop:\G1:18:d|output                                 ; clock      ; clock    ; None                       ; None                       ; 5.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:11:d|output                                   ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                  ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output                          ; clock      ; clock    ; None                       ; None                       ; 5.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:11:d|output                                   ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:13:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:15:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output                          ; clock      ; clock    ; None                       ; None                       ; 5.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                  ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:23:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:10:d|output                                   ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert10|output                         ; clock      ; clock    ; None                       ; None                       ; 5.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:15:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:13:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:14:d|output                                   ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:14:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:14:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert10|output                         ; clock      ; clock    ; None                       ; None                       ; 5.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output                          ; clock      ; clock    ; None                       ; None                       ; 5.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                  ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output                         ; clock      ; clock    ; None                       ; None                       ; 5.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output                          ; clock      ; clock    ; None                       ; None                       ; 5.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:30:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output                          ; clock      ; clock    ; None                       ; None                       ; 5.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:28:d|output                     ; clock      ; clock    ; None                       ; None                       ; 5.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                  ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.814 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                          ;                                                                               ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                ; To Clock ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; N/A   ; None         ; 4.636 ns   ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.740 ns   ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.660 ns   ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.486 ns   ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
+-------+--------------+------------+----------------+-----------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                               ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg0  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg1  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg2  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg3  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg4  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg5  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg6  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg7  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg8  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg9  ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg10 ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 25.257 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg11 ; imem_out_d[15] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg0  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg1  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg2  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg3  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg4  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg5  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg6  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg7  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg8  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg9  ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg10 ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 24.112 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a14~porta_address_reg11 ; imem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg         ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9   ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10  ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.838 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11  ; alu_b[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg0  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg1  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg2  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg3  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg4  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg5  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg6  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg7  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg8  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg9  ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg10 ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.809 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a12~porta_address_reg11 ; imem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg0  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg1  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg2  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg3  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg4  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg5  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg6  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg7  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg8  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg9  ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg10 ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.594 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a10~porta_address_reg11 ; imem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg         ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9   ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10  ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.528 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11  ; alu_a[31]      ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg0  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg1  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg2  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg3  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg4  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg5  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg6  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg7  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg8  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg9  ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg10 ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.513 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a25~porta_address_reg11 ; imem_out_d[25] ; clock      ;
; N/A                                     ; None                                                ; 23.384 ns  ; reg_32:PClatch_FD|dflipflop:\G1:17:d|output                                                                        ; pc_FD_d[17]    ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg0  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg1  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg2  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg3  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg4  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg5  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg6  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg7  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg8  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg9  ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg10 ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.253 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a16~porta_address_reg11 ; imem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg0  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg1  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg2  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg3  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg4  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg5  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg6  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg7  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg8  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg9  ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg10 ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.095 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a24~porta_address_reg11 ; imem_out_d[24] ; clock      ;
; N/A                                     ; None                                                ; 23.029 ns  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:14:d|output                                                          ; pc_out_d[14]   ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg0  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg1  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg2  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg3  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg4  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg5  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg6  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg7  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg8  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg9  ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg10 ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a23~porta_address_reg11 ; imem_out_d[23] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg0  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg1  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg2  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg3  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg4  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg5  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg6  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg7  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg8  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg9  ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg10 ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.871 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a13~porta_address_reg11 ; imem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg0   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg1   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg2   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg3   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg4   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg5   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg6   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg7   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg8   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg9   ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg10  ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.777 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a8~porta_address_reg11  ; imem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 22.749 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:7:d|output                                                                         ; instr_MW[7]    ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg0   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg1   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg2   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg3   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg4   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg5   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg6   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg7   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg8   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg9   ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg10  ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a9~porta_address_reg11  ; imem_out_d[9]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg0   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg1   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg2   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg3   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg4   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg5   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg6   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg7   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg8   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg9   ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg10  ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.712 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a5~porta_address_reg11  ; imem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg0   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg1   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg2   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg3   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg4   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg5   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg6   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg7   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg8   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg9   ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg10  ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.678 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a1~porta_address_reg11  ; imem_out_d[1]  ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg0  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg1  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg2  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg3  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg4  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg5  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg6  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg7  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg8  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg9  ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg10 ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.628 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a11~porta_address_reg11 ; imem_out_d[11] ; clock      ;
; N/A                                     ; None                                                ; 22.572 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg0  ; imem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 22.572 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg1  ; imem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 22.572 ns  ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg2  ; imem_out_d[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                    ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+----------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; N/A           ; None        ; -3.238 ns ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.412 ns ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.492 ns ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -4.388 ns ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 01 00:02:47 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "reset" is an undefined clock
Warning: Found 468 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "led_ctrl:output_control|comb~48" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~1" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c1~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~46" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~8" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~44" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~11" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c4~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~42" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~12" as buffer
    Info: Detected gated clock "decoder_6:decode|output~0" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r1~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~51" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~0" as buffer
    Info: Detected gated clock "decoder_6:decode|output~22" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r3~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~2" as buffer
    Info: Detected gated clock "decoder_6:decode|output~62" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~38" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r7~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~6" as buffer
    Info: Detected gated clock "decoder_6:decode|output~85" as buffer
    Info: Detected gated clock "decoder_6:decode|output~96" as buffer
    Info: Detected gated clock "decoder_6:decode|output~95" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~35" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~34" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~33" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c5~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~36" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~13" as buffer
    Info: Detected gated clock "decoder_6:decode|output~94" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~30" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r5~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~31" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~4" as buffer
    Info: Detected gated clock "decoder_6:decode|output~93" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~26" as buffer
    Info: Detected gated clock "decoder_6:decode|output~92" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~27" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c3~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~28" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~10" as buffer
    Info: Detected gated clock "decoder_6:decode|output~86" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~21" as buffer
    Info: Detected gated clock "decoder_6:decode|output~91" as buffer
    Info: Detected gated clock "decoder_6:decode|output~89" as buffer
    Info: Detected gated clock "decoder_6:decode|output~90" as buffer
    Info: Detected gated clock "decoder_6:decode|output~87" as buffer
    Info: Detected gated clock "decoder_6:decode|output~88" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~22" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~23" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c2~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~24" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~9" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~20" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~7" as buffer
    Info: Detected gated clock "decoder_6:decode|output~81" as buffer
    Info: Detected gated clock "decoder_6:decode|output~83" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~18" as buffer
    Info: Detected gated clock "decoder_6:decode|output~84" as buffer
    Info: Detected gated clock "ctrl_out_f" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~90" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~92" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~156" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~157" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~88" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~98" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~100" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~94" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~96" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~106" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~104" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~102" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~166" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~167" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~114" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~112" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~108" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~110" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~91" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~93" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~158" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~99" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~101" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~95" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~97" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~46" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~127" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~126" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~48" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~50" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~54" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~58" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~56" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~107" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~105" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~103" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~168" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~115" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~113" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~109" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~111" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~160" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~159" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~163" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~162" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~82" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~80" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~86" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~84" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~147" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~146" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~74" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~76" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~78" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~32" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~116" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~117" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~36" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~34" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~40" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~38" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~42" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~44" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~70" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~72" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~66" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~64" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~62" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~60" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~136" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~137" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~47" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~128" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~49" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~51" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~55" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~53" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~59" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~57" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~170" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~169" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~173" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~172" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~161" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~164" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~83" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~81" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~85" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~148" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~75" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~77" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~79" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~33" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~118" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~37" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~35" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~41" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~39" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~45" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~71" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~73" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~67" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~69" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~65" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~63" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~61" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~138" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~129" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~130" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~132" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~133" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~171" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~174" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~165" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~152" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~153" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~149" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~150" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~119" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~120" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~122" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~123" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:21:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~143" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~142" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~140" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~139" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:19:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~131" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~134" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~175" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~154" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~151" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~121" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~124" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:17:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~144" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~141" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:20:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~135" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~155" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~125" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~145" as buffer
    Info: Detected gated clock "ctrl_ir_f~3" as buffer
    Info: Detected gated clock "ctrl_out_f~4" as buffer
    Info: Detected gated clock "comb~10" as buffer
    Info: Detected gated clock "comb~12" as buffer
    Info: Detected gated clock "comb~9" as buffer
    Info: Detected gated clock "comb~11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[31]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[29]" as buffer
Info: Clock "clock" has Internal fmax of 17.2 MHz between source memory "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg" and destination register "pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output" (period= 58.146 ns)
    Info: + Longest memory to register delay is 28.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X26_Y20; Fanout = 6; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[13]'
        Info: 3: + IC(1.738 ns) + CELL(0.322 ns) = 5.437 ns; Loc. = LCCOMB_X36_Y16_N2; Fanout = 8; COMB Node = 'compare_B[13]~100'
        Info: 4: + IC(0.900 ns) + CELL(0.178 ns) = 6.515 ns; Loc. = LCCOMB_X37_Y17_N8; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout~1'
        Info: 5: + IC(0.296 ns) + CELL(0.322 ns) = 7.133 ns; Loc. = LCCOMB_X37_Y17_N10; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout~2'
        Info: 6: + IC(0.306 ns) + CELL(0.178 ns) = 7.617 ns; Loc. = LCCOMB_X37_Y17_N0; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3|carryout~1'
        Info: 7: + IC(1.130 ns) + CELL(0.513 ns) = 9.260 ns; Loc. = LCCOMB_X37_Y17_N26; Fanout = 6; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3|carryout~1'
        Info: 8: + IC(0.334 ns) + CELL(0.521 ns) = 10.115 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 8; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:13:G2:halfadder3|carryout~1'
        Info: 9: + IC(1.226 ns) + CELL(0.516 ns) = 11.857 ns; Loc. = LCCOMB_X37_Y20_N8; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:13:G2:halfadder3|carryout~4'
        Info: 10: + IC(1.151 ns) + CELL(0.322 ns) = 13.330 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3|carryout~1'
        Info: 11: + IC(0.300 ns) + CELL(0.322 ns) = 13.952 ns; Loc. = LCCOMB_X37_Y21_N10; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3|carryout~2'
        Info: 12: + IC(0.308 ns) + CELL(0.178 ns) = 14.438 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 6; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3|sum~2'
        Info: 13: + IC(1.181 ns) + CELL(0.322 ns) = 15.941 ns; Loc. = LCCOMB_X38_Y20_N18; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~2'
        Info: 14: + IC(0.297 ns) + CELL(0.177 ns) = 16.415 ns; Loc. = LCCOMB_X38_Y20_N4; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout~3'
        Info: 15: + IC(0.892 ns) + CELL(0.322 ns) = 17.629 ns; Loc. = LCCOMB_X38_Y21_N24; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3|carryout~1'
        Info: 16: + IC(0.301 ns) + CELL(0.322 ns) = 18.252 ns; Loc. = LCCOMB_X38_Y21_N26; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3|carryout~2'
        Info: 17: + IC(0.846 ns) + CELL(0.322 ns) = 19.420 ns; Loc. = LCCOMB_X37_Y23_N24; Fanout = 7; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:8:G2:halfadder3|carryout~1'
        Info: 18: + IC(1.201 ns) + CELL(0.178 ns) = 20.799 ns; Loc. = LCCOMB_X38_Y21_N22; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3|sum~1'
        Info: 19: + IC(0.859 ns) + CELL(0.178 ns) = 21.836 ns; Loc. = LCCOMB_X38_Y23_N30; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3|sum~3'
        Info: 20: + IC(0.312 ns) + CELL(0.177 ns) = 22.325 ns; Loc. = LCCOMB_X38_Y23_N16; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:3:G2:halfadder3|carryout~1'
        Info: 21: + IC(0.340 ns) + CELL(0.545 ns) = 23.210 ns; Loc. = LCCOMB_X38_Y23_N6; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~3'
        Info: 22: + IC(1.138 ns) + CELL(0.322 ns) = 24.670 ns; Loc. = LCCOMB_X41_Y19_N26; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~4'
        Info: 23: + IC(0.303 ns) + CELL(0.521 ns) = 25.494 ns; Loc. = LCCOMB_X41_Y19_N12; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~5'
        Info: 24: + IC(0.296 ns) + CELL(0.178 ns) = 25.968 ns; Loc. = LCCOMB_X41_Y19_N18; Fanout = 1; COMB Node = 'FD_reset~0'
        Info: 25: + IC(0.294 ns) + CELL(0.178 ns) = 26.440 ns; Loc. = LCCOMB_X41_Y19_N28; Fanout = 3; COMB Node = 'FD_reset~1'
        Info: 26: + IC(0.312 ns) + CELL(0.178 ns) = 26.930 ns; Loc. = LCCOMB_X41_Y19_N10; Fanout = 47; COMB Node = 'pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:12:d|output~5'
        Info: 27: + IC(1.225 ns) + CELL(0.178 ns) = 28.333 ns; Loc. = LCCOMB_X40_Y16_N10; Fanout = 1; COMB Node = 'pc:pc_counter|pc_in[20]~40'
        Info: 28: + IC(0.291 ns) + CELL(0.178 ns) = 28.802 ns; Loc. = LCCOMB_X40_Y16_N28; Fanout = 1; COMB Node = 'pc:pc_counter|pc_in[20]~41'
        Info: 29: + IC(0.000 ns) + CELL(0.096 ns) = 28.898 ns; Loc. = LCFF_X40_Y16_N29; Fanout = 5; REG Node = 'pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output'
        Info: Total cell delay = 11.121 ns ( 38.48 % )
        Info: Total interconnect delay = 17.777 ns ( 61.52 % )
    Info: - Smallest clock skew is 0.021 ns
        Info: + Shortest clock path from clock "clock" to destination register is 4.819 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2318; CLK Node = 'clock'
            Info: 2: + IC(3.333 ns) + CELL(0.602 ns) = 4.819 ns; Loc. = LCFF_X40_Y16_N29; Fanout = 5; REG Node = 'pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:20:d|output'
            Info: Total cell delay = 1.486 ns ( 30.84 % )
            Info: Total interconnect delay = 3.333 ns ( 69.16 % )
        Info: - Longest clock path from clock "clock" to source memory is 4.798 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2318; CLK Node = 'clock'
            Info: 2: + IC(3.167 ns) + CELL(0.747 ns) = 4.798 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg'
            Info: Total cell delay = 1.631 ns ( 33.99 % )
            Info: Total interconnect delay = 3.167 ns ( 66.01 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "reset"
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:PClatch_FD|dflipflop:\G1:23:d|output" and destination pin or register "reg_32:branch_latch|dflipflop:\G1:24:d|output" for clock "clock" (Hold time is 9.293 ns)
    Info: + Largest clock skew is 10.861 ns
        Info: + Longest clock path from clock "clock" to destination register is 14.656 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2318; CLK Node = 'clock'
            Info: 2: + IC(13.170 ns) + CELL(0.602 ns) = 14.656 ns; Loc. = LCFF_X41_Y15_N31; Fanout = 1; REG Node = 'reg_32:branch_latch|dflipflop:\G1:24:d|output'
            Info: Total cell delay = 1.486 ns ( 10.14 % )
            Info: Total interconnect delay = 13.170 ns ( 89.86 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.795 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2318; CLK Node = 'clock'
            Info: 2: + IC(2.309 ns) + CELL(0.602 ns) = 3.795 ns; Loc. = LCFF_X45_Y11_N5; Fanout = 5; REG Node = 'reg_32:PClatch_FD|dflipflop:\G1:23:d|output'
            Info: Total cell delay = 1.486 ns ( 39.16 % )
            Info: Total interconnect delay = 2.309 ns ( 60.84 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y11_N5; Fanout = 5; REG Node = 'reg_32:PClatch_FD|dflipflop:\G1:23:d|output'
        Info: 2: + IC(1.303 ns) + CELL(0.178 ns) = 1.481 ns; Loc. = LCCOMB_X41_Y15_N30; Fanout = 1; COMB Node = 'add_one:pc_add_one|onebitfulladder:\G1:24:adder2|sum'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.577 ns; Loc. = LCFF_X41_Y15_N31; Fanout = 1; REG Node = 'reg_32:branch_latch|dflipflop:\G1:24:d|output'
        Info: Total cell delay = 0.274 ns ( 17.37 % )
        Info: Total interconnect delay = 1.303 ns ( 82.63 % )
    Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[3]", clock pin = "clock") is 4.636 ns
    Info: + Longest pin to register delay is 8.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in[3]'
        Info: 2: + IC(6.661 ns) + CELL(0.491 ns) = 8.036 ns; Loc. = LCCOMB_X53_Y19_N18; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.302 ns) + CELL(0.178 ns) = 8.516 ns; Loc. = LCCOMB_X53_Y19_N28; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.612 ns; Loc. = LCFF_X53_Y19_N29; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.649 ns ( 19.15 % )
        Info: Total interconnect delay = 6.963 ns ( 80.85 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2318; CLK Node = 'clock'
        Info: 2: + IC(2.452 ns) + CELL(0.602 ns) = 3.938 ns; Loc. = LCFF_X53_Y19_N29; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 37.73 % )
        Info: Total interconnect delay = 2.452 ns ( 62.27 % )
Info: tco from clock "clock" to destination pin "imem_out_d[15]" through memory "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg0" is 25.257 ns
    Info: + Longest clock path from clock "clock" to source memory is 14.703 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2318; CLK Node = 'clock'
        Info: 2: + IC(13.072 ns) + CELL(0.747 ns) = 14.703 ns; Loc. = M4K_X26_Y8; Fanout = 1; MEM Node = 'imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg0'
        Info: Total cell delay = 1.631 ns ( 11.09 % )
        Info: Total interconnect delay = 13.072 ns ( 88.91 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 10.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y8; Fanout = 1; MEM Node = 'imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a15~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X26_Y8; Fanout = 2; MEM Node = 'imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[15]'
        Info: 3: + IC(3.927 ns) + CELL(3.016 ns) = 10.320 ns; Loc. = PIN_AD21; Fanout = 0; PIN Node = 'imem_out_d[15]'
        Info: Total cell delay = 6.393 ns ( 61.95 % )
        Info: Total interconnect delay = 3.927 ns ( 38.05 % )
Info: th for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[1]", clock pin = "clock") is -3.238 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2318; CLK Node = 'clock'
        Info: 2: + IC(2.452 ns) + CELL(0.602 ns) = 3.938 ns; Loc. = LCFF_X53_Y19_N29; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 37.73 % )
        Info: Total interconnect delay = 2.452 ns ( 62.27 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.462 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N23; Fanout = 2; PIN Node = 'keyboard_in[1]'
        Info: 2: + IC(5.700 ns) + CELL(0.322 ns) = 6.886 ns; Loc. = LCCOMB_X53_Y19_N18; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.302 ns) + CELL(0.178 ns) = 7.366 ns; Loc. = LCCOMB_X53_Y19_N28; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.462 ns; Loc. = LCFF_X53_Y19_N29; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.460 ns ( 19.57 % )
        Info: Total interconnect delay = 6.002 ns ( 80.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 220 megabytes
    Info: Processing ended: Sun Dec 01 00:02:49 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


