library ieee;
use ieee.std_logic_1164.all;

entity ZL is 
	port (I: std_logic_vector(7 downto 0);
			O: std_logic_vector(15 downto 0));

end entity;

architecture struct of ZL is 

begin 

O <= I & "00000000";

end architecture;

library ieee;
use ieee.std_logic_1164.all;

entity ZH is 
	port (I: std_logic_vector(7 downto 0);
			O: std_logic_vector(15 downto 0));

end entity;

architecture struct of ZH is 

begin 

O <= "00000000" & ZH;

end architecture;
