Analysis & Synthesis report for RISC_V_Pipeline
Mon Apr 24 12:25:55 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state
  9. State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Data_Path:DataPath
 15. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:IF_mux
 16. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_param:Pc
 17. Parameter Settings for User Entity Instance: Data_Path:DataPath|Program_Memory:ROM
 18. Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Add_IF
 19. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file
 20. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero
 21. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:ra
 22. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp
 23. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:gp
 24. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:tp
 25. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t0
 26. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t1
 27. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t2
 28. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s0
 29. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s1
 30. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a0
 31. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a1
 32. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a2
 33. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a3
 34. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a4
 35. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a5
 36. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a6
 37. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a7
 38. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s2
 39. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s3
 40. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s4
 41. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s5
 42. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s6
 43. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s7
 44. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s8
 45. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s9
 46. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s10
 47. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s11
 48. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t3
 49. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t4
 50. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t5
 51. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6
 52. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_1
 53. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_2
 54. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:mux_b_input
 55. Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Alu
 56. Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Adder_EX
 57. Parameter Settings for User Entity Instance: Data_Path:DataPath|Memory_Controller:MemCtrl
 58. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:peripheral_mux
 59. Parameter Settings for User Entity Instance: Data_Path:DataPath|Data_Memory:RAM
 60. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:TXReg
 61. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:RXReg
 62. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx
 63. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx
 64. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx
 65. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx
 66. Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:InReg
 67. Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:OutReg
 68. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:Write_data_mux
 69. Port Connectivity Checks: "Data_Path:DataPath|Mux2x1:Write_data_mux"
 70. Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:OutReg"
 71. Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:InReg"
 72. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF"
 73. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF"
 74. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR"
 75. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:RXReg"
 76. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:TXReg"
 77. Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:peripheral_mux"
 78. Port Connectivity Checks: "Data_Path:DataPath|ALU:Adder_EX"
 79. Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:mux_b_input"
 80. Port Connectivity Checks: "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero"
 81. Port Connectivity Checks: "Data_Path:DataPath|Reg_File:Reg_file"
 82. Port Connectivity Checks: "Data_Path:DataPath|IF_ID:pip_reg0"
 83. Port Connectivity Checks: "Data_Path:DataPath|ALU:Add_IF"
 84. Port Connectivity Checks: "Data_Path:DataPath|Program_Memory:ROM"
 85. Port Connectivity Checks: "Data_Path:DataPath|Reg_param:Pc"
 86. Port Connectivity Checks: "Data_Path:DataPath"
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages
 90. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 24 12:25:55 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; RISC_V_Pipeline                             ;
; Top-level Entity Name           ; RISC_V_Pipeline                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; RISC_V_Pipeline    ; RISC_V_Pipeline    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+-------------------------------------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                  ; Library ;
+-------------------------------------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+
; ../src/RISC_V_Pipeline.v                                                      ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v              ;         ;
; ../src/UART_TX.v                                                              ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v                      ;         ;
; ../src/UART_RX.v                                                              ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v                      ;         ;
; ../src/UART.v                                                                 ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v                         ;         ;
; ../src/TXshift_register.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v             ;         ;
; ../src/RXshift_register.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RXshift_register.v             ;         ;
; ../src/rv32i_imm_gen.v                                                        ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/rv32i_imm_gen.v                ;         ;
; ../src/Register.v                                                             ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Register.v                     ;         ;
; ../src/Reg_param.v                                                            ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_param.v                    ;         ;
; ../src/Reg_File.v                                                             ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v                     ;         ;
; ../src/Program_Memory.v                                                       ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v               ;         ;
; ../src/Mux4x1.v                                                               ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux4x1.v                       ;         ;
; ../src/Mux2x1.v                                                               ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v                       ;         ;
; ../src/Mux.v                                                                  ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v                          ;         ;
; ../src/Memory_Controller.v                                                    ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Memory_Controller.v            ;         ;
; ../src/GPIO.v                                                                 ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/GPIO.v                         ;         ;
; ../src/FSM_UART_tx.v                                                          ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_tx.v                  ;         ;
; ../src/FSM_UART_rx.v                                                          ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v                  ;         ;
; ../src/FF_D_enable.v                                                          ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_enable.v                  ;         ;
; ../src/FF_D_2enable.v                                                         ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_2enable.v                 ;         ;
; ../src/Decoder_Onehot.v                                                       ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v               ;         ;
; ../src/Data_Path.v                                                            ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v                    ;         ;
; ../src/Data_Memory.v                                                          ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v                  ;         ;
; ../src/Counter_Param.v                                                        ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Counter_Param.v                ;         ;
; ../src/Bit_Rate_Pulse.v                                                       ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Bit_Rate_Pulse.v               ;         ;
; ../src/ALU.v                                                                  ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU.v                          ;         ;
; ../src/IF_ID.v                                                                ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v                        ;         ;
; /my_designs/quartusprime/risc_v_single_cycle/assembly_code/factorial_uart.txt ; yes             ; Auto-Found File        ; /my_designs/quartusprime/risc_v_single_cycle/assembly_code/factorial_uart.txt ;         ;
+-------------------------------------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 0              ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 0              ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 0              ;
;     -- 5 input functions                    ; 0              ;
;     -- 4 input functions                    ; 0              ;
;     -- <=3 input functions                  ; 0              ;
;                                             ;                ;
; Dedicated logic registers                   ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 21             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clk_out~output ;
; Maximum fan-out                             ; 1              ;
; Total fan-out                               ; 22             ;
; Average fan-out                             ; 0.52           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-----------------+--------------+
; |RISC_V_Pipeline           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 21   ; 0            ; |RISC_V_Pipeline    ; RISC_V_Pipeline ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state                            ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+
; Name               ; Rx_state.STOP ; Rx_state.RX_BITS ; Rx_state.RESET_TIM ; Rx_state.WAIT_RX ; Rx_state.START_R ; Rx_state.INI_R ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+
; Rx_state.INI_R     ; 0             ; 0                ; 0                  ; 0                ; 0                ; 0              ;
; Rx_state.START_R   ; 0             ; 0                ; 0                  ; 0                ; 1                ; 1              ;
; Rx_state.WAIT_RX   ; 0             ; 0                ; 0                  ; 1                ; 0                ; 1              ;
; Rx_state.RESET_TIM ; 0             ; 0                ; 1                  ; 0                ; 0                ; 1              ;
; Rx_state.RX_BITS   ; 0             ; 1                ; 0                  ; 0                ; 0                ; 1              ;
; Rx_state.STOP      ; 1             ; 0                ; 0                  ; 0                ; 0                ; 1              ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state           ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Name               ; Tx_state.WAIT_TX ; Tx_state.TX_BITS_T ; Tx_state.START_T ; Tx_state.INI_T ; Tx_state.STOP_T ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Tx_state.INI_T     ; 0                ; 0                  ; 0                ; 0              ; 0               ;
; Tx_state.START_T   ; 0                ; 0                  ; 1                ; 1              ; 0               ;
; Tx_state.TX_BITS_T ; 0                ; 1                  ; 0                ; 1              ; 0               ;
; Tx_state.WAIT_TX   ; 1                ; 0                  ; 0                ; 1              ; 0               ;
; Tx_state.STOP_T    ; 0                ; 0                  ; 0                ; 1              ; 1               ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                   ;
+----------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                          ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------+---------------------------------------------+
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[31]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[31]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[31]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[30]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[30]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[30]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[29]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[29]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[29]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[28]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[28]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[28]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[27]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[27]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[27]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[26]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[26]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[26]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[25]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[25]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[25]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[24]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[24]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[24]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[23]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[23]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[23]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[23]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[22]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[22]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[22]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[22]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[21]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[21]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[21]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[21]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[20]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[20]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[20]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[20]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[19]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[19]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[19]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[19]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[18]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[18]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[18]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[18]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[17]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[17]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[17]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[17]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[16]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[16]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[16]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[16]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[15]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[15]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[15]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[15]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[14]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[14]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[14]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[14]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[13]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[13]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[13]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[13]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[12]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[12]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[12]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[12]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[11]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[11]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[11]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[11]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[10]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[10]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[10]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[10]                                   ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[9]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[9]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[9]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[8]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[8]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[8]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[8]                                    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[7]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[7]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[7]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[6]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[6]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[6]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[5]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[5]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[5]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[4]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[4]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[4]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[3]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[3]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[3]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[2]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[2]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[2]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[1]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[1]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[1]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[0]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[1].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[2].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[3].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[4].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[5].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[6].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[7].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[8].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[9].FF|q  ; Lost fanout                                 ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[0]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t5|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t4|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t3|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s11|Q[0..31]                            ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s10|Q[0..31]                            ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s9|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s8|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s7|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s6|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s5|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s4|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s3|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s2|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a7|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a6|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a5|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a4|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a3|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a2|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a1|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a0|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s1|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s0|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t2|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t1|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t0|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:tp|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:gp|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[0,31]                              ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[13..30]                            ; Stuck at VCC due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[12]                                ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[2..11]                             ; Stuck at VCC due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[1]                                 ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:ra|Q[0..31]                             ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[0..31]                           ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[0..19,25..31]                                 ; Lost fanout                                 ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[20..24]                                       ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[0..7]                                 ; Stuck at GND due to stuck port clock_enable ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[0,24..31]                              ; Stuck at GND due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[9]                                     ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~7                ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~8                ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~9                ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~5                ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~6                ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.START_T          ; Stuck at GND due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx|Q[0..3]        ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[0..12]      ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling|q    ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.INI_R            ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.START_R          ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.WAIT_RX          ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.RESET_TIM        ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.RX_BITS          ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.STOP             ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q ; Stuck at VCC due to stuck port data_in      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.TX_BITS_T        ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[0..12]      ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.WAIT_TX          ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.INI_T            ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx|Q[0..3]        ; Lost fanout                                 ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.STOP_T           ; Lost fanout                                 ;
; Total Number of Removed Registers = 1254                                               ;                                             ;
+----------------------------------------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                              ;
+-------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                  ;
+-------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~7       ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx|Q[2],           ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx|Q[1],           ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx|Q[0],           ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[1],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[0],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[12],         ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[11],         ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[10],         ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[9],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[8],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[7],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[6],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[5],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[4],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[3],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx|count[2],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.INI_R,            ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.WAIT_RX,          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.RX_BITS           ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[31]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[31],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q, ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q, ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.TX_BITS_T,        ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[7],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[8],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[9],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[10],         ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[11],         ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[2],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[1],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.WAIT_TX           ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~5       ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[4],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[5],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[12],         ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[0],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx|Q[2],           ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx|Q[1]            ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.START_T ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q, ;
;                                                                               ; due to stuck port data_in      ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[6],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx|count[3],          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx|Q[0]            ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[8]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx|Q[3],           ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.START_R,          ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state.STOP              ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[7]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[8].FF|q,  ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[9].FF|q   ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[0]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[1].FF|q,  ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling|q     ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[0]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[0],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[0]                                      ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[30]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[30],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q  ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[29]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[29],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q  ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[28]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[28],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q  ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[27]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[27],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q  ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[26]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[26],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q  ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[25]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[25],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q  ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[24]                     ; Stuck at GND                   ; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[24],                                    ;
;                                                                               ; due to stuck port clock_enable ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q  ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~6       ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.INI_T,            ;
;                                                                               ;                                ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state.STOP_T            ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[6]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[7].FF|q   ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[5]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[6].FF|q   ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[4]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[5].FF|q   ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[3]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[4].FF|q   ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[2]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[3].FF|q   ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[1]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[2].FF|q   ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[1]                            ; Lost Fanouts                   ; Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx|Q[3]            ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[7]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[7]                                     ;
;                                                                               ; due to stuck port clock_enable ;                                                                                         ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[6]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[6]                                     ;
;                                                                               ; due to stuck port clock_enable ;                                                                                         ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[5]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[5]                                     ;
;                                                                               ; due to stuck port clock_enable ;                                                                                         ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[4]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[4]                                     ;
;                                                                               ; due to stuck port clock_enable ;                                                                                         ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[3]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[3]                                     ;
;                                                                               ; due to stuck port clock_enable ;                                                                                         ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[2]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[2]                                     ;
;                                                                               ; due to stuck port clock_enable ;                                                                                         ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6|Q[1]                        ; Stuck at GND                   ; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[1]                                     ;
;                                                                               ; due to stuck port clock_enable ;                                                                                         ;
+-------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:IF_mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_param:Pc ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; width          ; 32                               ; Signed Integer           ;
; reset_value    ; 00000000010000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Program_Memory:ROM ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                            ;
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Add_IF ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                           ;
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
; reset_value    ; 0     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:ra ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp ;
+----------------+----------------------------------+--------------------------------------------+
; Parameter Name ; Value                            ; Type                                       ;
+----------------+----------------------------------+--------------------------------------------+
; width          ; 32                               ; Signed Integer                             ;
; reset_value    ; 01111111111111111110111111111100 ; Unsigned Binary                            ;
+----------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:gp ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:tp ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a6 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a7 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s6 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s7 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s8 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s9 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s10 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
; reset_value    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s11 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
; reset_value    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:mux_b_input ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Alu ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Adder_EX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Memory_Controller:MemCtrl ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:peripheral_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Data_Memory:RAM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:TXReg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:RXReg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; delay_counts   ; 5208  ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; delay_counts   ; 2604  ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:InReg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:OutReg ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:Write_data_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux2x1:Write_data_mux"                                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Selector ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:OutReg" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; RST_D ; Input ; Info     ; Stuck at GND                                    ;
+-------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:InReg" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; D[31..8] ; Input ; Info     ; Stuck at GND                                ;
; RST_D    ; Input ; Info     ; Stuck at GND                                ;
; en       ; Input ; Info     ; Stuck at VCC                                ;
+----------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF" ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR" ;
+-------+-------+----------+----------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                        ;
+-------+-------+----------+----------------------------------------------------------------+
; Sw[0] ; Input ; Info     ; Stuck at GND                                                   ;
+-------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:RXReg" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; D[31..10] ; Input ; Info     ; Stuck at GND                               ;
; RST_D     ; Input ; Info     ; Stuck at GND                               ;
; en        ; Input ; Info     ; Stuck at VCC                               ;
+-----------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:TXReg" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; D[23..2] ; Input ; Info     ; Stuck at GND                                ;
; RST_D    ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:peripheral_mux" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; I_3  ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|ALU:Adder_EX"                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Control ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; A       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "A[31..1]" will be connected to GND. ;
; B       ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; Result  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:mux_b_input" ;
+------------+-------+----------+-----------------------------------+
; Port       ; Type  ; Severity ; Details                           ;
+------------+-------+----------+-----------------------------------+
; I_2[31..3] ; Input ; Info     ; Stuck at GND                      ;
; I_2[1..0]  ; Input ; Info     ; Stuck at GND                      ;
; I_2[2]     ; Input ; Info     ; Stuck at VCC                      ;
; I_3        ; Input ; Info     ; Stuck at GND                      ;
+------------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Reg_File:Reg_file"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RD1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|IF_ID:pip_reg0"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; PCD      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PCPlus4D ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|ALU:Add_IF"                                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Control  ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; A        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "A[31..1]" will be connected to GND. ;
; B[31..3] ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; B[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Program_Memory:ROM"                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Address ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Address[31..1]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Reg_param:Pc" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath"                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Zero       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Op         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Funct3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Funct7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; FlushD     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; StallD     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Mux_IF_sel ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Apr 24 12:25:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Pipeline -c RISC_V_Pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline.v
    Info (12023): Found entity 1: RISC_V_Pipeline File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_tx.v
    Info (12023): Found entity 1: UART_TX File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_rx.v
    Info (12023): Found entity 1: UART_RX File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart.v
    Info (12023): Found entity 1: UART File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/txshift_register.v
    Info (12023): Found entity 1: TXshift_register File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/shift_left_one.v
    Info (12023): Found entity 1: shift_left_one File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/shift_left_one.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rxshift_register.v
    Info (12023): Found entity 1: RXshift_register File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rv32i_imm_gen.v
    Info (12023): Found entity 1: rv32i_imm_gen File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/rv32i_imm_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/register.v
    Info (12023): Found entity 1: Register File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Register.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_param.v
    Info (12023): Found entity 1: Reg_param File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_param.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_file.v
    Info (12023): Found entity 1: Reg_File File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/program_memory.v
    Info (12023): Found entity 1: Program_Memory File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux4x1.v
    Info (12023): Found entity 1: Mux4x1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux4x1.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux2x1.v
    Info (12023): Found entity 1: Mux2x1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v Line: 7
Warning (12090): Entity "Mux" obtained from "../src/Mux.v" instead of from Quartus Prime megafunction library File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux.v
    Info (12023): Found entity 1: Mux File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/memory_controller.v
    Info (12023): Found entity 1: Memory_Controller File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Memory_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/gpio.v
    Info (12023): Found entity 1: GPIO File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/GPIO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_tx.v
    Info (12023): Found entity 1: FSM_UART_tx File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_tx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_rx File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_enable.v
    Info (12023): Found entity 1: FF_D_enable File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_2enable.v
    Info (12023): Found entity 1: FF_D_2enable File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_2enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/decoder_onehot.v
    Info (12023): Found entity 1: Decoder_Onehot File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_path.v
    Info (12023): Found entity 1: Data_Path File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_memory.v
    Info (12023): Found entity 1: Data_Memory File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Counter_Param.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/control_unit.v
    Info (12023): Found entity 1: Control_Unit File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Control_Unit.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/control_signals.v
    Info (12023): Found entity 1: Control_Signals File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Control_Signals.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Bit_Rate_Pulse.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu_decoder.v
    Info (12023): Found entity 1: ALU_Decoder File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu.v
    Info (12023): Found entity 1: ALU File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/if_id.v
    Info (12023): Found entity 1: IF_ID File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Data_Path.v(103): created implicit net for "pc" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at Data_Path.v(182): created implicit net for "adder_IF_res" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 182
Info (12127): Elaborating entity "RISC_V_Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "Data_Path" for hierarchy "Data_Path:DataPath" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 91
Warning (10034): Output port "Op" at Data_Path.v(33) has no driver File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 33
Warning (10034): Output port "Funct3" at Data_Path.v(34) has no driver File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 34
Warning (10034): Output port "Funct7" at Data_Path.v(35) has no driver File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 35
Warning (10034): Output port "Zero" at Data_Path.v(32) has no driver File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 32
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Data_Path:DataPath|Mux2x1:IF_mux" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 83
Info (12128): Elaborating entity "Reg_param" for hierarchy "Data_Path:DataPath|Reg_param:Pc" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 99
Info (12128): Elaborating entity "Program_Memory" for hierarchy "Data_Path:DataPath|Program_Memory:ROM" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 105
Warning (10850): Verilog HDL warning at Program_Memory.v(32): number of words (40) in memory file does not match the number of elements in the address range [0:63] File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at Program_Memory.v(42): variable "ADDRIn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 42
Warning (10030): Net "rom.data_a" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0' File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 18
Warning (10030): Net "rom.waddr_a" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0' File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 18
Warning (10030): Net "rom.we_a" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0' File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 18
Info (12128): Elaborating entity "ALU" for hierarchy "Data_Path:DataPath|ALU:Add_IF" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 114
Info (12128): Elaborating entity "IF_ID" for hierarchy "Data_Path:DataPath|IF_ID:pip_reg0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 128
Info (12128): Elaborating entity "rv32i_imm_gen" for hierarchy "Data_Path:DataPath|rv32i_imm_gen:imm_gen" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 144
Info (12128): Elaborating entity "Reg_File" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 154
Info (12128): Elaborating entity "Decoder_Onehot" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Decoder_Onehot:dec" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 19
Info (12128): Elaborating entity "Reg_param" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 21
Info (12128): Elaborating entity "Reg_param" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 23
Info (12128): Elaborating entity "Mux" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_1" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 93
Info (12128): Elaborating entity "Mux4x1" for hierarchy "Data_Path:DataPath|Mux4x1:mux_b_input" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 171
Info (12128): Elaborating entity "Memory_Controller" for hierarchy "Data_Path:DataPath|Memory_Controller:MemCtrl" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 206
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Path:DataPath|Data_Memory:RAM" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 224
Info (12128): Elaborating entity "UART" for hierarchy "Data_Path:DataPath|UART:uart_0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 235
Info (12128): Elaborating entity "Register" for hierarchy "Data_Path:DataPath|UART:uart_0|Register:TXReg" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 27
Info (12128): Elaborating entity "UART_TX" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 46
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 30
Info (12128): Elaborating entity "FSM_UART_tx" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 48
Info (12128): Elaborating entity "Counter_Param" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 56
Info (12128): Elaborating entity "TXshift_register" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 66
Info (12128): Elaborating entity "FF_D_2enable" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v Line: 26
Info (12128): Elaborating entity "UART_RX" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 54
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 19
Info (12128): Elaborating entity "FSM_UART_rx" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 34
Info (12128): Elaborating entity "FF_D_enable" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v Line: 160
Info (12128): Elaborating entity "RXshift_register" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 50
Info (12128): Elaborating entity "GPIO" for hierarchy "Data_Path:DataPath|GPIO:gpio_0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 246
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Data_Path:DataPath|pc" is missing source, defaulting to GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 103
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_out[0]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[1]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[2]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[3]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[4]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[5]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[6]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[7]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "uart_tx" is stuck at VCC File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 19
Info (17049): 197 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO_in[0]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "GPIO_in[1]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "GPIO_in[2]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "GPIO_in[3]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "GPIO_in[4]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "GPIO_in[5]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "GPIO_in[6]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "GPIO_in[7]" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 14
    Warning (15610): No output dependent on input pin "uart_rx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 17
    Warning (15610): No output dependent on input pin "reset" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 10
Info (21057): Implemented 21 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 10 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Mon Apr 24 12:25:55 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg.


