GPIO_BIT	,	F_9
handler	,	V_39
parent	,	V_90
spin_lock_init	,	F_81
of_match_node	,	F_82
"Cannot register index of disabled timer\n"	,	L_8
bank_debounce_reg	,	F_55
direction_output	,	V_113
bank	,	V_3
dev	,	V_70
debounce_regs	,	V_72
irq_desc	,	V_52
unregister_allocated_timer	,	F_61
GPIO_IRQ_STATUS	,	V_33
ARRAY_SIZE	,	F_4
GPIO_IRQ_ENABLE	,	V_35
"Timer user count would overflow\n"	,	L_3
have_output	,	F_11
configure_timer	,	F_63
IRQ_TYPE_LEVEL_LOW	,	V_47
do_div	,	F_58
input	,	V_7
rc	,	V_32
enable_debounce	,	F_66
aspeed_gpio_dir_in	,	F_22
irq_set_handler_locked	,	F_34
gpio_id	,	V_103
of_node	,	V_110
GFP_KERNEL	,	V_106
have_gpio	,	F_7
PIN_CONFIG_BIAS_DISABLE	,	V_97
have_input	,	F_10
aspeed_gpio_irq_handler	,	F_35
handle_level_irq	,	V_48
gpiochip_irqchip_add	,	F_48
gpiochip_get_data	,	F_15
aspeed_gpio_irqchip	,	V_67
irq_data_get_irq_chip_data	,	F_27
bank_val_reg	,	F_12
arg	,	V_95
ENOTSUPP	,	V_25
PIN_CONFIG_BIAS_PULL_DOWN	,	V_98
clear_bit	,	F_45
chip	,	V_62
devm_ioremap_resource	,	F_78
set	,	V_34
d	,	V_28
irq_valid_mask	,	V_63
aspeed_gpio_get_direction	,	F_24
pinctrl_request_gpio	,	F_52
i	,	V_57
irq	,	V_66
j	,	V_93
aspeed_gpio_setup_irqs	,	F_46
n	,	V_76
ioread32	,	F_16
p	,	V_58
GPIO_SET_DEBOUNCE1	,	F_64
r	,	V_77
GPIO_SET_DEBOUNCE2	,	F_65
"Failed to convert %luus to cycles at %luHz: %d\n"	,	L_6
config	,	V_11
platform_device	,	V_64
is_bank_props_sentinel	,	F_5
val_regs	,	V_16
aspeed_gpio_dir_out	,	F_23
find_bank_props	,	F_6
__iomem	,	T_1
timer_users	,	V_83
girq	,	V_59
usecs	,	V_73
reg	,	V_14
offset_timer	,	V_82
get_direction	,	V_114
PIN_CONFIG_DRIVE_OPEN_DRAIN	,	V_100
platform_get_irq	,	F_47
debounce_timers	,	V_92
res	,	V_105
type2	,	V_38
to_bank	,	F_1
iowrite32	,	F_18
requested_cycles	,	V_89
type1	,	V_37
type0	,	V_36
usecs_to_cycles	,	F_56
WARN	,	F_60
clk_get_rate	,	F_57
spin_unlock_irqrestore	,	F_21
disable_debounce	,	F_68
generic_handle_irq	,	F_41
irqd_to_aspeed_gpio_data	,	F_25
platform_get_resource	,	F_77
desc	,	V_53
chained_irq_exit	,	F_42
status_addr	,	V_31
aspeed_gpio_set	,	F_19
timer_allocation_registered	,	F_62
GPIO_DEBOUNCE_SEL1	,	V_87
GPIO_DEBOUNCE_SEL2	,	V_88
rate	,	V_75
param	,	V_94
"Offset %d already allocated timer %d\n"	,	L_2
__aspeed_gpio_set	,	F_17
of_device_id	,	V_102
gc	,	V_19
have_irq	,	F_28
mask	,	V_86
handle_edge_irq	,	V_45
aspeed_gpio_probe	,	F_75
label	,	V_118
have_debounce	,	F_70
register_allocated_timer	,	F_59
for_each_clear_bit	,	F_44
base	,	V_15
ENOMEM	,	V_107
ngpio	,	V_111
dev_info	,	F_49
pinctrl_gpio_set_config	,	F_74
set_config	,	V_117
bit	,	V_29
nr_gpios	,	V_61
output	,	V_8
aspeed_gpio_banks	,	V_4
aspeed_gpio_of_table	,	V_109
lock	,	V_24
ic	,	V_55
pinconf_to_config_param	,	F_72
val	,	V_21
clk	,	V_78
props	,	V_6
"No HPLL clock phandle provided, debouncing disabled\n"	,	L_9
GPIO_DATA	,	V_20
IRQ_TYPE_LEVEL_HIGH	,	V_46
irq_need_valid_mask	,	V_119
aspeed_gpio_get	,	F_14
aspeed_gpio_irq_mask	,	F_31
chained_irq_enter	,	F_38
irq_data	,	V_27
pinconf_to_config_argument	,	F_73
ENODEV	,	V_71
of_clk_get	,	F_83
internal	,	V_30
GPIO_IRQ_TYPE2	,	V_51
GPIO_IRQ_TYPE1	,	V_50
EPERM	,	V_85
flags	,	V_23
IRQ_TYPE_NONE	,	V_69
pinctrl_free_gpio	,	F_54
"No users recorded for timer %d\n"	,	L_5
out	,	V_91
IRQ_TYPE_EDGE_BOTH	,	V_42
for_each_set_bit	,	F_39
get	,	V_116
handle_bad_irq	,	V_68
GPIO_IRQ_TYPE0	,	V_49
aspeed_gpio_set_config	,	F_71
IRQ_TYPE_EDGE_RISING	,	V_43
"Could not add irqchip\n"	,	L_1
aspeed_gpio_set_type	,	F_33
EINVAL	,	V_40
names	,	V_13
__init	,	T_5
GPIO_DIR	,	V_26
aspeed_gpio_irq_set_mask	,	F_30
GPIO_BANK	,	F_2
data	,	V_56
bank_irq_reg	,	F_13
direction_input	,	V_112
cycles	,	V_74
set_debounce	,	F_69
devm_gpiochip_add_data	,	F_85
IRQ_TYPE_EDGE_FALLING	,	V_44
UINT_MAX	,	V_84
pdev	,	V_65
PIN_CONFIG_DRIVE_STRENGTH	,	V_99
u32	,	T_2
GPIO_OFFSET	,	F_8
ERANGE	,	V_80
U32_MAX	,	V_79
PIN_CONFIG_DRIVE_OPEN_SOURCE	,	V_101
group	,	V_12
offset	,	V_2
resource	,	V_104
PTR_ERR	,	F_80
irq_desc_get_chip	,	F_37
spin_lock_irqsave	,	F_20
IRQ_TYPE_SENSE_MASK	,	V_41
aspeed_gpio_bank	,	V_1
aspeed_gpio	,	V_9
devm_kzalloc	,	F_76
request	,	V_115
aspeed_gpio_request	,	F_51
irqdomain	,	V_60
aspeed_gpio_irq_unmask	,	F_32
timer	,	V_81
irqd_to_hwirq	,	F_26
irq_find_mapping	,	F_40
"No timer allocated to offset %d\n"	,	L_4
aspeed_bank_props	,	V_5
addr	,	V_22
aspeed_gpio_irq_ack	,	F_29
IORESOURCE_MEM	,	V_108
irq_chip	,	V_54
gpiochip_set_chained_irqchip	,	F_50
dev_name	,	F_84
aspeed_gpio_free	,	F_53
PIN_CONFIG_INPUT_DEBOUNCE	,	V_96
WARN_ON	,	F_3
dev_warn	,	F_67
"Debounce timers exhausted, cannot debounce for period %luus\n"	,	L_7
gpio_chip	,	V_18
set_irq_valid_mask	,	F_43
u64	,	T_4
irq_regs	,	V_17
irq_flow_handler_t	,	T_3
gpio	,	V_10
irq_desc_get_handler_data	,	F_36
IS_ERR	,	F_79
