Running in Lattice mode

Starting:    C:\lscc\diamond\3.9_x64\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.9_x64\synpbase
Hostname:    CONNORSLAPTOP
Date:        Sat May 27 13:50:16 2017
Version:     L-2016.09L

Arguments:   -product synplify_pro -tcl C:/Users/Connor/Documents/ECE_271_Project/impl1/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
auto_infer_blackbox is not supported in current product.
Removed file: C:\Users\Connor\Documents\ECE_271_Project\impl1\sources\NES_parallel_to_serial.sv
Removed file: C:\Users\Connor\Documents\ECE_271_Project\impl1\sources\Big_boy.sv
Copied C:\Users\Connor\Documents\ECE_271_Project\impl1\impl1.srr to C:\Users\Connor\Documents\ECE_271_Project\impl1\backup\impl1.srr
TCL script complete: "C:/Users/Connor/Documents/ECE_271_Project/impl1/launch_synplify.tcl"
New HDL Analyst: enabled
log file: "C:\Users\Connor\Documents\ECE_271_Project\impl1\impl1.srr"
Running: impl1 in foreground

Running impl1_syn|impl1

Running: compile (Compile) on impl1_syn|impl1
# Sat May 27 13:50:24 2017

Running: compile_flow (Compile Process) on impl1_syn|impl1
# Sat May 27 13:50:24 2017

Running: compiler (Compile Input) on impl1_syn|impl1
# Sat May 27 13:50:24 2017
Copied C:\Users\Connor\Documents\ECE_271_Project\impl1\synwork\impl1_comp.srs to C:\Users\Connor\Documents\ECE_271_Project\impl1\impl1.srs

compiler completed
# Sat May 27 13:50:26 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on impl1_syn|impl1
# Sat May 27 13:50:26 2017

multi_srs_gen completed
# Sat May 27 13:50:26 2017

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Connor\Documents\ECE_271_Project\impl1\synwork\impl1_mult.srs to C:\Users\Connor\Documents\ECE_271_Project\impl1\impl1.srs
Complete: Compile Process on impl1_syn|impl1

Running: premap (Pre-mapping) on impl1_syn|impl1
# Sat May 27 13:50:26 2017

premap completed
# Sat May 27 13:50:27 2017

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on impl1_syn|impl1

Running: map (Map) on impl1_syn|impl1
# Sat May 27 13:50:27 2017

Running: fpga_mapper (Map & Optimize) on impl1_syn|impl1
# Sat May 27 13:50:27 2017
Copied C:\Users\Connor\Documents\ECE_271_Project\impl1\synwork\impl1_m.srm to C:\Users\Connor\Documents\ECE_271_Project\impl1\impl1.srm

fpga_mapper completed
# Sat May 27 13:50:28 2017

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on impl1_syn|impl1
Complete: Logic Synthesis on impl1_syn|impl1
Note: Opening local project RTL file 'C:\Users\Connor\Documents\ECE_271_Project\impl1\impl1.srs'
exit status=0
