#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9d74704f20 .scope module, "alu32bittb" "alu32bittb" 2 187;
 .timescale -9 -9;
v0x7f9d74744a90_0 .net "ALU_result", 31 0, v0x7f9d7470aa60_0;  1 drivers
v0x7f9d74744b60_0 .var "funct", 5 0;
v0x7f9d74744bf0_0 .var "immediate", 15 0;
v0x7f9d74744ca0_0 .var "opcode", 5 0;
v0x7f9d74744d50_0 .var "rs_content", 31 0;
v0x7f9d74744e20_0 .var "rt_content", 31 0;
v0x7f9d74744ed0_0 .var "shamt", 4 0;
v0x7f9d74744f80_0 .net "sig_branch", 0 0, v0x7f9d747445a0_0;  1 drivers
S_0x7f9d7470a840 .scope module, "testerboi" "ALU32bit" 2 196, 2 6 0, S_0x7f9d74704f20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "sig_branch"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 32 "rs_content"
    .port_info 4 /INPUT 32 "rt_content"
    .port_info 5 /INPUT 5 "shamt"
    .port_info 6 /INPUT 6 "funct"
    .port_info 7 /INPUT 16 "immediate"
v0x7f9d7470aa60_0 .var "ALU_result", 31 0;
v0x7f9d747440a0_0 .net "funct", 5 0, v0x7f9d74744b60_0;  1 drivers
v0x7f9d74744140_0 .var/i "i", 31 0;
v0x7f9d747441f0_0 .net "immediate", 15 0, v0x7f9d74744bf0_0;  1 drivers
v0x7f9d747442a0_0 .net "opcode", 5 0, v0x7f9d74744ca0_0;  1 drivers
v0x7f9d74744390_0 .net "rs_content", 31 0, v0x7f9d74744d50_0;  1 drivers
v0x7f9d74744440_0 .net "rt_content", 31 0, v0x7f9d74744e20_0;  1 drivers
v0x7f9d747444f0_0 .net "shamt", 4 0, v0x7f9d74744ed0_0;  1 drivers
v0x7f9d747445a0_0 .var "sig_branch", 0 0;
v0x7f9d747446b0_0 .var "signExtend", 31 0;
v0x7f9d74744750_0 .var/s "signed_rs", 31 0;
v0x7f9d74744800_0 .var/s "signed_rt", 31 0;
v0x7f9d747448b0_0 .var/s "temp", 31 0;
v0x7f9d74744960_0 .var "zeroExtend", 31 0;
E_0x7f9d7472e600/0 .event edge, v0x7f9d747441f0_0, v0x7f9d747444f0_0, v0x7f9d74744440_0, v0x7f9d74744390_0;
E_0x7f9d7472e600/1 .event edge, v0x7f9d747440a0_0;
E_0x7f9d7472e600 .event/or E_0x7f9d7472e600/0, E_0x7f9d7472e600/1;
S_0x7f9d74712300 .scope module, "control_unit_tb" "control_unit_tb" 3 76;
 .timescale 0 0;
S_0x7f9d747047d0 .scope module, "ins_parsertb" "ins_parsertb" 4 39;
 .timescale -9 -9;
v0x7f9d74745be0_0 .net "address", 25 0, v0x7f9d74745350_0;  1 drivers
v0x7f9d74745c70_0 .net "funct", 5 0, v0x7f9d74745410_0;  1 drivers
v0x7f9d74745d00_0 .net "immediate", 15 0, v0x7f9d747454c0_0;  1 drivers
v0x7f9d74745db0_0 .var "instruction", 31 0;
v0x7f9d74745e60_0 .net "opcode", 5 0, L_0x7f9d7474b120;  1 drivers
v0x7f9d74745f30_0 .var "p_count", 31 0;
v0x7f9d74745fe0_0 .net "rd", 4 0, v0x7f9d747457d0_0;  1 drivers
v0x7f9d74746090_0 .net "rs", 4 0, v0x7f9d74745880_0;  1 drivers
v0x7f9d74746140_0 .net "rt", 4 0, v0x7f9d74745930_0;  1 drivers
v0x7f9d74746270_0 .net "shamt", 4 0, v0x7f9d74745a40_0;  1 drivers
S_0x7f9d74745030 .scope module, "instructionParser" "ins_parser" 4 47, 4 5 0, S_0x7f9d747047d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
    .port_info 9 /INPUT 32 "p_count"
v0x7f9d74745350_0 .var "address", 25 0;
v0x7f9d74745410_0 .var "funct", 5 0;
v0x7f9d747454c0_0 .var "immediate", 15 0;
v0x7f9d74745580_0 .net "instruction", 31 0, v0x7f9d74745db0_0;  1 drivers
v0x7f9d74745630_0 .net "opcode", 5 0, L_0x7f9d7474b120;  alias, 1 drivers
v0x7f9d74745720_0 .net "p_count", 31 0, v0x7f9d74745f30_0;  1 drivers
v0x7f9d747457d0_0 .var "rd", 4 0;
v0x7f9d74745880_0 .var "rs", 4 0;
v0x7f9d74745930_0 .var "rt", 4 0;
v0x7f9d74745a40_0 .var "shamt", 4 0;
E_0x7f9d74745320 .event edge, v0x7f9d74745580_0;
L_0x7f9d7474b120 .part v0x7f9d74745db0_0, 26, 6;
S_0x7f9d74700010 .scope module, "mips_testbench" "mips_testbench" 5 3;
 .timescale -9 -9;
v0x7f9d7474b050_0 .var "clock", 0 0;
S_0x7f9d74746300 .scope module, "test" "mips_core" 5 8, 6 12 0, S_0x7f9d74700010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
v0x7f9d7474a0a0_0 .net "MemRead", 0 0, v0x7f9d74749b00_0;  1 drivers
v0x7f9d7474a140_0 .net "MemWrite", 0 0, v0x7f9d74749bb0_0;  1 drivers
v0x7f9d7474a220_0 .var "PC", 31 0;
v0x7f9d7474a2f0_0 .net "RegDst", 0 0, v0x7f9d74749c80_0;  1 drivers
v0x7f9d7474a3c0_0 .net "RegRead", 0 0, v0x7f9d74749d30_0;  1 drivers
v0x7f9d7474a4d0_0 .net "RegWrite", 0 0, v0x7f9d74749e00_0;  1 drivers
v0x7f9d7474a5a0_0 .net "address", 25 0, v0x7f9d74748f70_0;  1 drivers
RS_0x10907f968 .resolv tri, v0x7f9d74746e00_0, v0x7f9d74749a40_0;
v0x7f9d7474a630_0 .net8 "branch_signal", 0 0, RS_0x10907f968;  2 drivers
v0x7f9d7474a6c0_0 .net "clock", 0 0, v0x7f9d7474b050_0;  1 drivers
v0x7f9d7474a7d0_0 .net "funct", 5 0, v0x7f9d74749030_0;  1 drivers
v0x7f9d7474a860_0 .net "immediate", 15 0, v0x7f9d747490d0_0;  1 drivers
v0x7f9d7474a8f0_0 .net "instruction", 31 0, v0x7f9d747489b0_0;  1 drivers
v0x7f9d7474a9c0_0 .net "memory_read_data", 31 0, v0x7f9d747485f0_0;  1 drivers
v0x7f9d7474aa50_0 .net "opcode", 5 0, L_0x7f9d7474b240;  1 drivers
v0x7f9d7474aae0_0 .net "rd", 4 0, v0x7f9d747493b0_0;  1 drivers
v0x7f9d7474ab70_0 .net "rs", 4 0, v0x7f9d74749460_0;  1 drivers
v0x7f9d7474ac40_0 .net "rs_content", 31 0, v0x7f9d74747a80_0;  1 drivers
v0x7f9d7474ae10_0 .net "rt", 4 0, v0x7f9d74749510_0;  1 drivers
v0x7f9d7474aea0_0 .net "rt_content", 31 0, v0x7f9d74747b40_0;  1 drivers
v0x7f9d7474af30_0 .net "shamt", 4 0, v0x7f9d74749640_0;  1 drivers
v0x7f9d7474afc0_0 .net "write_data", 31 0, v0x7f9d74746820_0;  1 drivers
E_0x7f9d747464b0 .event posedge, v0x7f9d74747860_0;
S_0x7f9d747464f0 .scope module, "alu_process" "ALU32bit" 6 46, 2 6 0, S_0x7f9d74746300;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "sig_branch"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 32 "rs_content"
    .port_info 4 /INPUT 32 "rt_content"
    .port_info 5 /INPUT 5 "shamt"
    .port_info 6 /INPUT 6 "funct"
    .port_info 7 /INPUT 16 "immediate"
v0x7f9d74746820_0 .var "ALU_result", 31 0;
v0x7f9d747468e0_0 .net "funct", 5 0, v0x7f9d74749030_0;  alias, 1 drivers
v0x7f9d74746990_0 .var/i "i", 31 0;
v0x7f9d74746a50_0 .net "immediate", 15 0, v0x7f9d747490d0_0;  alias, 1 drivers
v0x7f9d74746b00_0 .net "opcode", 5 0, L_0x7f9d7474b240;  alias, 1 drivers
v0x7f9d74746bf0_0 .net "rs_content", 31 0, v0x7f9d74747a80_0;  alias, 1 drivers
v0x7f9d74746ca0_0 .net "rt_content", 31 0, v0x7f9d74747b40_0;  alias, 1 drivers
v0x7f9d74746d50_0 .net "shamt", 4 0, v0x7f9d74749640_0;  alias, 1 drivers
v0x7f9d74746e00_0 .var "sig_branch", 0 0;
v0x7f9d74746f10_0 .var "signExtend", 31 0;
v0x7f9d74746fb0_0 .var/s "signed_rs", 31 0;
v0x7f9d74747060_0 .var/s "signed_rt", 31 0;
v0x7f9d74747110_0 .var/s "temp", 31 0;
v0x7f9d747471c0_0 .var "zeroExtend", 31 0;
E_0x7f9d747467b0/0 .event edge, v0x7f9d74746a50_0, v0x7f9d74746d50_0, v0x7f9d74746ca0_0, v0x7f9d74746bf0_0;
E_0x7f9d747467b0/1 .event edge, v0x7f9d747468e0_0;
E_0x7f9d747467b0 .event/or E_0x7f9d747467b0/0, E_0x7f9d747467b0/1;
S_0x7f9d747472f0 .scope module, "contents" "read_registers" 6 50, 7 4 0, S_0x7f9d74746300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data_1"
    .port_info 1 /OUTPUT 32 "read_data_2"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 1 "clk"
v0x7f9d74747660_0 .net "RegDst", 0 0, v0x7f9d74749c80_0;  alias, 1 drivers
v0x7f9d74747710_0 .net "RegRead", 0 0, v0x7f9d74749d30_0;  alias, 1 drivers
v0x7f9d747477b0_0 .net "RegWrite", 0 0, v0x7f9d74749e00_0;  alias, 1 drivers
v0x7f9d74747860_0 .net "clk", 0 0, v0x7f9d7474b050_0;  alias, 1 drivers
v0x7f9d74747900_0 .net "opcode", 5 0, L_0x7f9d7474b240;  alias, 1 drivers
v0x7f9d747479e0_0 .net "rd", 4 0, v0x7f9d747493b0_0;  alias, 1 drivers
v0x7f9d74747a80_0 .var "read_data_1", 31 0;
v0x7f9d74747b40_0 .var "read_data_2", 31 0;
v0x7f9d74747bf0 .array "registers", 0 31, 31 0;
v0x7f9d74747d00_0 .net "rs", 4 0, v0x7f9d74749460_0;  alias, 1 drivers
v0x7f9d74747db0_0 .net "rt", 4 0, v0x7f9d74749510_0;  alias, 1 drivers
v0x7f9d74747e60_0 .net "write_data", 31 0, v0x7f9d74746820_0;  alias, 1 drivers
E_0x7f9d747466b0 .event edge, v0x7f9d74746ca0_0, v0x7f9d74746bf0_0;
E_0x7f9d74747620 .event edge, v0x7f9d74746820_0;
S_0x7f9d74747fe0 .scope module, "dataMemory" "read_data_memory" 6 48, 8 4 0, S_0x7f9d74746300;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "read_data"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x7f9d74748240_0 .net "MemRead", 0 0, v0x7f9d74749b00_0;  alias, 1 drivers
v0x7f9d747482d0_0 .net "MemWrite", 0 0, v0x7f9d74749bb0_0;  alias, 1 drivers
v0x7f9d74748360_0 .net "address", 31 0, v0x7f9d74746820_0;  alias, 1 drivers
v0x7f9d74748450 .array "data_mem", 0 255, 31 0;
v0x7f9d747484e0_0 .net "opcode", 5 0, L_0x7f9d7474b240;  alias, 1 drivers
v0x7f9d747485f0_0 .var "read_data", 31 0;
v0x7f9d74748680_0 .net "write_data", 31 0, v0x7f9d74747b40_0;  alias, 1 drivers
S_0x7f9d747487c0 .scope module, "inst_mem" "read_instructions" 6 39, 9 4 0, S_0x7f9d74746300;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /INPUT 32 "program_counter"
v0x7f9d747489b0_0 .var "instruction", 31 0;
v0x7f9d74748a70 .array "instructions", 0 31, 31 0;
v0x7f9d74748b10_0 .net "program_counter", 31 0, v0x7f9d7474a220_0;  1 drivers
E_0x7f9d74748970 .event edge, v0x7f9d74748b10_0;
S_0x7f9d74748c00 .scope module, "parse" "ins_parser" 6 41, 4 5 0, S_0x7f9d74746300;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
    .port_info 9 /INPUT 32 "p_count"
v0x7f9d74748f70_0 .var "address", 25 0;
v0x7f9d74749030_0 .var "funct", 5 0;
v0x7f9d747490d0_0 .var "immediate", 15 0;
v0x7f9d747491a0_0 .net "instruction", 31 0, v0x7f9d747489b0_0;  alias, 1 drivers
v0x7f9d74749250_0 .net "opcode", 5 0, L_0x7f9d7474b240;  alias, 1 drivers
v0x7f9d74749320_0 .net "p_count", 31 0, v0x7f9d7474a220_0;  alias, 1 drivers
v0x7f9d747493b0_0 .var "rd", 4 0;
v0x7f9d74749460_0 .var "rs", 4 0;
v0x7f9d74749510_0 .var "rt", 4 0;
v0x7f9d74749640_0 .var "shamt", 4 0;
E_0x7f9d74748f30 .event edge, v0x7f9d747489b0_0;
L_0x7f9d7474b240 .part v0x7f9d747489b0_0, 26, 6;
S_0x7f9d74749790 .scope module, "signals" "control_unit" 6 43, 3 13 0, S_0x7f9d74746300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegRead"
    .port_info 1 /OUTPUT 1 "RegWrite"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 6 "funct"
v0x7f9d74749a40_0 .var "Branch", 0 0;
v0x7f9d74749b00_0 .var "MemRead", 0 0;
v0x7f9d74749bb0_0 .var "MemWrite", 0 0;
v0x7f9d74749c80_0 .var "RegDst", 0 0;
v0x7f9d74749d30_0 .var "RegRead", 0 0;
v0x7f9d74749e00_0 .var "RegWrite", 0 0;
v0x7f9d74749eb0_0 .net "funct", 5 0, v0x7f9d74749030_0;  alias, 1 drivers
v0x7f9d74749f80_0 .net "opcode", 5 0, L_0x7f9d7474b240;  alias, 1 drivers
E_0x7f9d747499f0 .event edge, v0x7f9d747468e0_0, v0x7f9d74746b00_0;
    .scope S_0x7f9d7470a840;
T_0 ;
    %wait E_0x7f9d7472e600;
    %load/vec4 v0x7f9d74744390_0;
    %store/vec4 v0x7f9d74744750_0, 0, 32;
    %load/vec4 v0x7f9d74744440_0;
    %store/vec4 v0x7f9d74744800_0, 0, 32;
    %load/vec4 v0x7f9d747442a0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f9d747440a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d74744800_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.3 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744440_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d74744800_0;
    %sub;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744440_0;
    %sub;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744440_0;
    %and;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744440_0;
    %or;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744440_0;
    %or;
    %inv;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v0x7f9d74744440_0;
    %store/vec4 v0x7f9d747448b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74744140_0, 0, 32;
T_0.15 ;
    %load/vec4 v0x7f9d74744140_0;
    %load/vec4 v0x7f9d747444f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.16, 5;
    %load/vec4 v0x7f9d747448b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f9d747448b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d747448b0_0, 0, 32;
    %load/vec4 v0x7f9d74744140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d74744140_0, 0, 32;
    %jmp T_0.15;
T_0.16 ;
    %load/vec4 v0x7f9d747448b0_0;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x7f9d74744440_0;
    %ix/getv 4, v0x7f9d747444f0_0;
    %shiftr 4;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x7f9d74744440_0;
    %ix/getv 4, v0x7f9d747444f0_0;
    %shiftl 4;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744440_0;
    %cmp/u;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
T_0.18 ;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d74744800_0;
    %cmp/s;
    %jmp/0xz  T_0.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
T_0.20 ;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9d747441f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f9d747441f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d747446b0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9d747441f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d74744960_0, 0, 32;
    %load/vec4 v0x7f9d747442a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %jmp T_0.37;
T_0.21 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.22 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.23 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744960_0;
    %and;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.24 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d74744800_0;
    %sub;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %load/vec4 v0x7f9d7470aa60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d747445a0_0, 0, 1;
    %jmp T_0.39;
T_0.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d747445a0_0, 0, 1;
T_0.39 ;
    %jmp T_0.37;
T_0.25 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d74744800_0;
    %sub;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %load/vec4 v0x7f9d7470aa60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d747445a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.41;
T_0.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d747445a0_0, 0, 1;
T_0.41 ;
    %jmp T_0.37;
T_0.26 ;
    %load/vec4 v0x7f9d747441f0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.27 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d74744960_0;
    %or;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.28 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %cmp/s;
    %jmp/0xz  T_0.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.43;
T_0.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
T_0.43 ;
    %jmp T_0.37;
T_0.29 ;
    %load/vec4 v0x7f9d74744390_0;
    %load/vec4 v0x7f9d747446b0_0;
    %cmp/u;
    %jmp/0xz  T_0.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.45;
T_0.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
T_0.45 ;
    %jmp T_0.37;
T_0.30 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.31 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.32 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.33 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.34 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.35 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0x7f9d74744750_0;
    %load/vec4 v0x7f9d747446b0_0;
    %add;
    %store/vec4 v0x7f9d7470aa60_0, 0, 32;
    %jmp T_0.37;
T_0.37 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9d7470a840;
T_1 ;
    %vpi_call 2 181 "$monitor", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x7f9d747442a0_0, v0x7f9d74744390_0, v0x7f9d74744440_0, v0x7f9d747446b0_0, v0x7f9d7470aa60_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f9d74704f20;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f9d74744ca0_0, 0, 6;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7f9d74744b60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d74744ed0_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x7f9d74744b60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d74744ed0_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f9d74744b60_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f9d74744ed0_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9d74744ca0_0, 0, 6;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 1500, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x7f9d74744ca0_0, 0, 6;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7f9d74744ca0_0, 0, 6;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7f9d74744ca0_0, 0, 6;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7f9d74744ca0_0, 0, 6;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f9d74744d50_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7f9d74744e20_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7f9d74744bf0_0, 0, 16;
    %delay 10, 0;
    %end;
    .thread T_2;
    .scope S_0x7f9d74704f20;
T_3 ;
    %vpi_call 2 270 "$dumpfile", "ALU32Bittb.vcd" {0 0 0};
    %vpi_call 2 271 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d74704f20 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f9d74712300;
T_4 ;
    %vpi_call 3 79 "$dumpfile", "control_unit_tb.vcd" {0 0 0};
    %vpi_call 3 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d74712300 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f9d74745030;
T_5 ;
    %wait E_0x7f9d74745320;
    %load/vec4 v0x7f9d74745630_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x7f9d74745a40_0, 0, 5;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f9d747457d0_0, 0, 5;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f9d74745930_0, 0, 5;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f9d74745880_0, 0, 5;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7f9d74745410_0, 0, 6;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9d74745630_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d74745630_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x7f9d74745350_0, 0, 26;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f9d74745930_0, 0, 5;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f9d74745880_0, 0, 5;
    %load/vec4 v0x7f9d74745580_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7f9d747454c0_0, 0, 16;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9d747047d0;
T_6 ;
    %pushi/vec4 16977954, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 539361290, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 134217985, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 36847648, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 201327155, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 872943525, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 277151751, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2413428739, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2896297987, 0, 32;
    %store/vec4 v0x7f9d74745db0_0, 0, 32;
    %delay 10, 0;
    %end;
    .thread T_6;
    .scope S_0x7f9d747047d0;
T_7 ;
    %vpi_call 4 101 "$dumpfile", "Ins_parsetb.vcd" {0 0 0};
    %vpi_call 4 102 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d747047d0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f9d747487c0;
T_8 ;
    %vpi_call 9 12 "$readmemb", "instructions.mem", v0x7f9d74748a70, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7f9d747487c0;
T_9 ;
    %wait E_0x7f9d74748970;
    %ix/getv 4, v0x7f9d74748b10_0;
    %load/vec4a v0x7f9d74748a70, 4;
    %store/vec4 v0x7f9d747489b0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9d74748c00;
T_10 ;
    %wait E_0x7f9d74748f30;
    %load/vec4 v0x7f9d74749250_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x7f9d74749640_0, 0, 5;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f9d747493b0_0, 0, 5;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f9d74749510_0, 0, 5;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f9d74749460_0, 0, 5;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7f9d74749030_0, 0, 6;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f9d74749250_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d74749250_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x7f9d74748f70_0, 0, 26;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f9d74749510_0, 0, 5;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f9d74749460_0, 0, 5;
    %load/vec4 v0x7f9d747491a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7f9d747490d0_0, 0, 16;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9d74749790;
T_11 ;
    %wait E_0x7f9d747499f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74749b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74749bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74749e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74749d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74749c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74749a40_0, 0, 1;
    %load/vec4 v0x7f9d74749f80_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749d30_0, 0, 1;
    %load/vec4 v0x7f9d74749eb0_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749e00_0, 0, 1;
T_11.2 ;
T_11.0 ;
    %load/vec4 v0x7f9d74749f80_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749d30_0, 0, 1;
T_11.4 ;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74749c80_0, 0, 1;
T_11.6 ;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749a40_0, 0, 1;
T_11.8 ;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749d30_0, 0, 1;
T_11.10 ;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9d74749f80_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74749b00_0, 0, 1;
T_11.12 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9d747464f0;
T_12 ;
    %wait E_0x7f9d747467b0;
    %load/vec4 v0x7f9d74746bf0_0;
    %store/vec4 v0x7f9d74746fb0_0, 0, 32;
    %load/vec4 v0x7f9d74746ca0_0;
    %store/vec4 v0x7f9d74747060_0, 0, 32;
    %load/vec4 v0x7f9d74746b00_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7f9d747468e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %jmp T_12.14;
T_12.2 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74747060_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.3 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746ca0_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.4 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74747060_0;
    %sub;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.5 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746ca0_0;
    %sub;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.6 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746ca0_0;
    %and;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.7 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746ca0_0;
    %or;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.8 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746ca0_0;
    %or;
    %inv;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.9 ;
    %load/vec4 v0x7f9d74746ca0_0;
    %store/vec4 v0x7f9d74747110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74746990_0, 0, 32;
T_12.15 ;
    %load/vec4 v0x7f9d74746990_0;
    %load/vec4 v0x7f9d74746d50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_12.16, 5;
    %load/vec4 v0x7f9d74747110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f9d74747110_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d74747110_0, 0, 32;
    %load/vec4 v0x7f9d74746990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d74746990_0, 0, 32;
    %jmp T_12.15;
T_12.16 ;
    %load/vec4 v0x7f9d74747110_0;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.10 ;
    %load/vec4 v0x7f9d74746ca0_0;
    %ix/getv 4, v0x7f9d74746d50_0;
    %shiftr 4;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.11 ;
    %load/vec4 v0x7f9d74746ca0_0;
    %ix/getv 4, v0x7f9d74746d50_0;
    %shiftl 4;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.14;
T_12.12 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746ca0_0;
    %cmp/u;
    %jmp/0xz  T_12.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
T_12.18 ;
    %jmp T_12.14;
T_12.13 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74747060_0;
    %cmp/s;
    %jmp/0xz  T_12.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
T_12.20 ;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f9d74746a50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f9d74746a50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d74746f10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9d74746a50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d747471c0_0, 0, 32;
    %load/vec4 v0x7f9d74746b00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %jmp T_12.37;
T_12.21 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.22 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.23 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d747471c0_0;
    %and;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.24 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74747060_0;
    %sub;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %load/vec4 v0x7f9d74746820_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74746e00_0, 0, 1;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74746e00_0, 0, 1;
T_12.39 ;
    %jmp T_12.37;
T_12.25 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74747060_0;
    %sub;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %load/vec4 v0x7f9d74746820_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d74746e00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.41;
T_12.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d74746e00_0, 0, 1;
T_12.41 ;
    %jmp T_12.37;
T_12.26 ;
    %load/vec4 v0x7f9d74746a50_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.27 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d747471c0_0;
    %or;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.28 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %cmp/s;
    %jmp/0xz  T_12.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.43;
T_12.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
T_12.43 ;
    %jmp T_12.37;
T_12.29 ;
    %load/vec4 v0x7f9d74746bf0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %cmp/u;
    %jmp/0xz  T_12.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.45;
T_12.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
T_12.45 ;
    %jmp T_12.37;
T_12.30 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.31 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.32 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.33 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.34 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.35 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.36 ;
    %load/vec4 v0x7f9d74746fb0_0;
    %load/vec4 v0x7f9d74746f10_0;
    %add;
    %store/vec4 v0x7f9d74746820_0, 0, 32;
    %jmp T_12.37;
T_12.37 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f9d747464f0;
T_13 ;
    %vpi_call 2 181 "$monitor", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x7f9d74746b00_0, v0x7f9d74746bf0_0, v0x7f9d74746ca0_0, v0x7f9d74746f10_0, v0x7f9d74746820_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7f9d74747fe0;
T_14 ;
    %vpi_call 8 15 "$readmemb", "data.mem", v0x7f9d74748450, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7f9d74747fe0;
T_15 ;
    %wait E_0x7f9d74747620;
    %load/vec4 v0x7f9d747482d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7f9d747484e0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7f9d74748680_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7f9d74748360_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d74748450, 4, 5;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7f9d747484e0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x7f9d74748680_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x7f9d74748360_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d74748450, 4, 5;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7f9d74748680_0;
    %ix/getv 4, v0x7f9d74748360_0;
    %store/vec4a v0x7f9d74748450, 4, 0;
T_15.5 ;
T_15.3 ;
    %vpi_call 8 30 "$writememb", "data.mem", v0x7f9d74748450 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f9d74747fe0;
T_16 ;
    %wait E_0x7f9d74747620;
    %load/vec4 v0x7f9d74748240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %ix/getv 4, v0x7f9d74748360_0;
    %load/vec4a v0x7f9d74748450, 4;
    %store/vec4 v0x7f9d747485f0_0, 0, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f9d747472f0;
T_17 ;
    %vpi_call 7 15 "$readmemb", "registers.mem", v0x7f9d74747bf0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7f9d747472f0;
T_18 ;
    %wait E_0x7f9d74747620;
    %load/vec4 v0x7f9d747477b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7f9d74747660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7f9d74747900_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x7f9d74747e60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f9d747479e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d74747bf0, 4, 5;
T_18.4 ;
    %load/vec4 v0x7f9d74747900_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0x7f9d74747e60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7f9d747479e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d74747bf0, 4, 5;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x7f9d74747e60_0;
    %load/vec4 v0x7f9d747479e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d74747bf0, 4, 0;
T_18.7 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7f9d74747900_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_18.8, 4;
    %load/vec4 v0x7f9d74747e60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f9d74747db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d74747bf0, 4, 5;
T_18.8 ;
    %load/vec4 v0x7f9d74747900_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_18.10, 4;
    %load/vec4 v0x7f9d74747e60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7f9d74747db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f9d74747bf0, 4, 5;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x7f9d74747e60_0;
    %load/vec4 v0x7f9d74747db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d74747bf0, 4, 0;
T_18.11 ;
T_18.3 ;
    %vpi_call 7 46 "$writememb", "registers.mem", v0x7f9d74747bf0 {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f9d747472f0;
T_19 ;
    %wait E_0x7f9d747466b0;
    %load/vec4 v0x7f9d74747710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7f9d74747d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d74747bf0, 4;
    %store/vec4 v0x7f9d74747a80_0, 0, 32;
    %load/vec4 v0x7f9d74747db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d74747bf0, 4;
    %store/vec4 v0x7f9d74747b40_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f9d74746300;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d7474a220_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x7f9d74746300;
T_21 ;
    %wait E_0x7f9d747464b0;
    %load/vec4 v0x7f9d7474aa50_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x7f9d7474a5a0_0;
    %pad/u 32;
    %store/vec4 v0x7f9d7474a220_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f9d7474aa50_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d7474a7d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7f9d7474ac40_0;
    %store/vec4 v0x7f9d7474a220_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x7f9d7474afc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d7474a630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x7f9d7474a220_0;
    %addi 1, 0, 32;
    %load/vec4 v0x7f9d7474a860_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7f9d7474a220_0, 0, 32;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x7f9d7474a220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d7474a220_0, 0, 32;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9d74746300;
T_22 ;
    %vpi_call 6 73 "$dumpfile", "MIPS_Core.vcd" {0 0 0};
    %vpi_call 6 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d74746300 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x7f9d74700010;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7f9d74700010;
T_24 ;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x7f9d7474b050_0;
    %inv;
    %store/vec4 v0x7f9d7474b050_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7f9d74700010;
T_25 ;
    %vpi_call 5 26 "$dumpfile", "mips_testbench.vcd" {0 0 0};
    %vpi_call 5 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d74700010 {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./ALU32bit.v";
    "./Control_Unit.v";
    "./Ins_parse.v";
    "MIPS_tb.v";
    "./MIPS_core.v";
    "./Read_Registers.v";
    "./Read_mem.v";
    "./Read_ins.v";
