// Seed: 3873249390
module module_0 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output tri  id_4,
    output tri0 id_5
);
  wire id_7 = id_2;
  id_8(
      .id_0(), .id_1(1)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    input supply1 id_7,
    input tri id_8,
    output uwire id_9
);
  reg id_11 = 1;
  assign id_2 = id_4;
  module_0(
      id_0, id_7, id_1, id_7, id_9, id_2
  );
  always id_11 = #1 1;
endmodule
