

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_gemm_i6_l_j6'
================================================================
* Date:           Sat Sep  2 22:11:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      835|      835|  8.350 us|  8.350 us|  835|  835|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i6_l_j6  |      833|      833|        67|          1|          1|   768|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 67


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 1, D = 67, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%j6 = alloca i32 1"   --->   Operation 70 'alloca' 'j6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i6 = alloca i32 1"   --->   Operation 71 'alloca' 'i6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten111 = alloca i32 1"   --->   Operation 72 'alloca' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten111"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i6"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j6"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_S_k_0_k2.i"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten111_load = load i10 %indvar_flatten111" [kernel.cpp:119]   --->   Operation 77 'load' 'indvar_flatten111_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.77ns)   --->   "%icmp_ln119 = icmp_eq  i10 %indvar_flatten111_load, i10 768" [kernel.cpp:119]   --->   Operation 79 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln119_1 = add i10 %indvar_flatten111_load, i10 1" [kernel.cpp:119]   --->   Operation 80 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc44.i41, void %for.inc63.preheader.exitStub" [kernel.cpp:119]   --->   Operation 81 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%j6_load = load i7 %j6" [kernel.cpp:120]   --->   Operation 82 'load' 'j6_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i6_load = load i4 %i6" [kernel.cpp:119]   --->   Operation 83 'load' 'i6_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln119 = add i4 %i6_load, i4 1" [kernel.cpp:119]   --->   Operation 84 'add' 'add_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.48ns)   --->   "%icmp_ln120 = icmp_eq  i7 %j6_load, i7 64" [kernel.cpp:120]   --->   Operation 85 'icmp' 'icmp_ln120' <Predicate = (!icmp_ln119)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.99ns)   --->   "%select_ln119 = select i1 %icmp_ln120, i7 0, i7 %j6_load" [kernel.cpp:119]   --->   Operation 86 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.02ns)   --->   "%select_ln119_1 = select i1 %icmp_ln120, i4 %add_ln119, i4 %i6_load" [kernel.cpp:119]   --->   Operation 87 'select' 'select_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i4 %select_ln119_1" [kernel.cpp:119]   --->   Operation 88 'zext' 'zext_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%v79_0_addr = getelementptr i32 %v79_0, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 89 'getelementptr' 'v79_0_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (2.32ns)   --->   "%v79_0_load = load i4 %v79_0_addr" [kernel.cpp:119]   --->   Operation 90 'load' 'v79_0_load' <Predicate = (!icmp_ln119)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%j6_cast = zext i7 %select_ln119" [kernel.cpp:119]   --->   Operation 91 'zext' 'j6_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%V_h_addr = getelementptr i32 %V_h, i64 0, i64 %j6_cast" [kernel.cpp:123]   --->   Operation 92 'getelementptr' 'V_h_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_250_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln119" [kernel.cpp:123]   --->   Operation 93 'bitconcatenate' 'tmp_250_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln123_4 = zext i8 %tmp_250_cast" [kernel.cpp:123]   --->   Operation 94 'zext' 'zext_ln123_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%V_h_addr_2 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_4" [kernel.cpp:123]   --->   Operation 95 'getelementptr' 'V_h_addr_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_251_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln119" [kernel.cpp:123]   --->   Operation 96 'bitconcatenate' 'tmp_251_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln123_6 = zext i9 %tmp_251_cast" [kernel.cpp:123]   --->   Operation 97 'zext' 'zext_ln123_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%V_h_addr_4 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_6" [kernel.cpp:123]   --->   Operation 98 'getelementptr' 'V_h_addr_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i8 %tmp_250_cast" [kernel.cpp:123]   --->   Operation 99 'sext' 'sext_ln123' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln123_8 = zext i9 %sext_ln123" [kernel.cpp:123]   --->   Operation 100 'zext' 'zext_ln123_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%V_h_addr_6 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_8" [kernel.cpp:123]   --->   Operation 101 'getelementptr' 'V_h_addr_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_253_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln119" [kernel.cpp:123]   --->   Operation 102 'bitconcatenate' 'tmp_253_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln123_10 = zext i10 %tmp_253_cast" [kernel.cpp:123]   --->   Operation 103 'zext' 'zext_ln123_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%V_h_addr_8 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_10" [kernel.cpp:123]   --->   Operation 104 'getelementptr' 'V_h_addr_8' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_254_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln119" [kernel.cpp:123]   --->   Operation 105 'bitconcatenate' 'tmp_254_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln123_12 = zext i10 %tmp_254_cast" [kernel.cpp:123]   --->   Operation 106 'zext' 'zext_ln123_12' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%V_h_addr_10 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_12" [kernel.cpp:123]   --->   Operation 107 'getelementptr' 'V_h_addr_10' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (3.25ns)   --->   "%V_h_load = load i10 %V_h_addr" [kernel.cpp:123]   --->   Operation 108 'load' 'V_h_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 109 [2/2] (3.25ns)   --->   "%V_h_load_2 = load i10 %V_h_addr_2" [kernel.cpp:123]   --->   Operation 109 'load' 'V_h_load_2' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 110 [2/2] (3.25ns)   --->   "%V_h_load_4 = load i10 %V_h_addr_4" [kernel.cpp:123]   --->   Operation 110 'load' 'V_h_load_4' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 111 [2/2] (3.25ns)   --->   "%V_h_load_6 = load i10 %V_h_addr_6" [kernel.cpp:123]   --->   Operation 111 'load' 'V_h_load_6' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 112 [2/2] (3.25ns)   --->   "%V_h_load_8 = load i10 %V_h_addr_8" [kernel.cpp:123]   --->   Operation 112 'load' 'V_h_load_8' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 113 [2/2] (3.25ns)   --->   "%V_h_load_10 = load i10 %V_h_addr_10" [kernel.cpp:123]   --->   Operation 113 'load' 'V_h_load_10' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 114 [1/1] (1.87ns)   --->   "%add_ln120 = add i7 %select_ln119, i7 1" [kernel.cpp:120]   --->   Operation 114 'add' 'add_ln120' <Predicate = (!icmp_ln119)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln120 = store i10 %add_ln119_1, i10 %indvar_flatten111" [kernel.cpp:120]   --->   Operation 115 'store' 'store_ln120' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln120 = store i4 %select_ln119_1, i4 %i6" [kernel.cpp:120]   --->   Operation 116 'store' 'store_ln120' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln120 = store i7 %add_ln120, i7 %j6" [kernel.cpp:120]   --->   Operation 117 'store' 'store_ln120' <Predicate = (!icmp_ln119)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 118 [1/2] (2.32ns)   --->   "%v79_0_load = load i4 %v79_0_addr" [kernel.cpp:119]   --->   Operation 118 'load' 'v79_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i7 %select_ln119" [kernel.cpp:123]   --->   Operation 119 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i7 %select_ln119" [kernel.cpp:123]   --->   Operation 120 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i7 %select_ln119" [kernel.cpp:123]   --->   Operation 121 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln123 = add i8 %zext_ln123_2, i8 64" [kernel.cpp:123]   --->   Operation 122 'add' 'add_ln123' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln123_3 = zext i8 %add_ln123" [kernel.cpp:123]   --->   Operation 123 'zext' 'zext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%V_h_addr_1 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_3" [kernel.cpp:123]   --->   Operation 124 'getelementptr' 'V_h_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.82ns)   --->   "%add_ln123_1 = add i9 %zext_ln123_1, i9 192" [kernel.cpp:123]   --->   Operation 125 'add' 'add_ln123_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln123_5 = zext i9 %add_ln123_1" [kernel.cpp:123]   --->   Operation 126 'zext' 'zext_ln123_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%V_h_addr_3 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_5" [kernel.cpp:123]   --->   Operation 127 'getelementptr' 'V_h_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.82ns)   --->   "%add_ln123_2 = add i9 %zext_ln123_1, i9 320" [kernel.cpp:123]   --->   Operation 128 'add' 'add_ln123_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln123_7 = zext i9 %add_ln123_2" [kernel.cpp:123]   --->   Operation 129 'zext' 'zext_ln123_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%V_h_addr_5 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_7" [kernel.cpp:123]   --->   Operation 130 'getelementptr' 'V_h_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.73ns)   --->   "%add_ln123_3 = add i10 %zext_ln123, i10 448" [kernel.cpp:123]   --->   Operation 131 'add' 'add_ln123_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln123_9 = zext i10 %add_ln123_3" [kernel.cpp:123]   --->   Operation 132 'zext' 'zext_ln123_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%V_h_addr_7 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_9" [kernel.cpp:123]   --->   Operation 133 'getelementptr' 'V_h_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.73ns)   --->   "%add_ln123_4 = add i10 %zext_ln123, i10 576" [kernel.cpp:123]   --->   Operation 134 'add' 'add_ln123_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln123_11 = zext i10 %add_ln123_4" [kernel.cpp:123]   --->   Operation 135 'zext' 'zext_ln123_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%V_h_addr_9 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_11" [kernel.cpp:123]   --->   Operation 136 'getelementptr' 'V_h_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.73ns)   --->   "%add_ln123_5 = add i10 %zext_ln123, i10 704" [kernel.cpp:123]   --->   Operation 137 'add' 'add_ln123_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln123_13 = zext i10 %add_ln123_5" [kernel.cpp:123]   --->   Operation 138 'zext' 'zext_ln123_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%V_h_addr_11 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_13" [kernel.cpp:123]   --->   Operation 139 'getelementptr' 'V_h_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/2] (3.25ns)   --->   "%V_h_load = load i10 %V_h_addr" [kernel.cpp:123]   --->   Operation 140 'load' 'V_h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 141 [2/2] (3.25ns)   --->   "%V_h_load_1 = load i10 %V_h_addr_1" [kernel.cpp:123]   --->   Operation 141 'load' 'V_h_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 142 [1/2] (3.25ns)   --->   "%V_h_load_2 = load i10 %V_h_addr_2" [kernel.cpp:123]   --->   Operation 142 'load' 'V_h_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 143 [2/2] (3.25ns)   --->   "%V_h_load_3 = load i10 %V_h_addr_3" [kernel.cpp:123]   --->   Operation 143 'load' 'V_h_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 144 [1/2] (3.25ns)   --->   "%V_h_load_4 = load i10 %V_h_addr_4" [kernel.cpp:123]   --->   Operation 144 'load' 'V_h_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%V_h_load_5 = load i10 %V_h_addr_5" [kernel.cpp:123]   --->   Operation 145 'load' 'V_h_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 146 [1/2] (3.25ns)   --->   "%V_h_load_6 = load i10 %V_h_addr_6" [kernel.cpp:123]   --->   Operation 146 'load' 'V_h_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%V_h_load_7 = load i10 %V_h_addr_7" [kernel.cpp:123]   --->   Operation 147 'load' 'V_h_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 148 [1/2] (3.25ns)   --->   "%V_h_load_8 = load i10 %V_h_addr_8" [kernel.cpp:123]   --->   Operation 148 'load' 'V_h_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%V_h_load_9 = load i10 %V_h_addr_9" [kernel.cpp:123]   --->   Operation 149 'load' 'V_h_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 150 [1/2] (3.25ns)   --->   "%V_h_load_10 = load i10 %V_h_addr_10" [kernel.cpp:123]   --->   Operation 150 'load' 'V_h_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%V_h_load_11 = load i10 %V_h_addr_11" [kernel.cpp:123]   --->   Operation 151 'load' 'V_h_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 152 [4/4] (5.70ns)   --->   "%v6 = fmul i32 %v79_0_load, i32 %V_h_load" [kernel.cpp:124]   --->   Operation 152 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/2] (3.25ns)   --->   "%V_h_load_1 = load i10 %V_h_addr_1" [kernel.cpp:123]   --->   Operation 153 'load' 'V_h_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 154 [1/2] (3.25ns)   --->   "%V_h_load_3 = load i10 %V_h_addr_3" [kernel.cpp:123]   --->   Operation 154 'load' 'V_h_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 155 [1/2] (3.25ns)   --->   "%V_h_load_5 = load i10 %V_h_addr_5" [kernel.cpp:123]   --->   Operation 155 'load' 'V_h_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 156 [1/2] (3.25ns)   --->   "%V_h_load_7 = load i10 %V_h_addr_7" [kernel.cpp:123]   --->   Operation 156 'load' 'V_h_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 157 [1/2] (3.25ns)   --->   "%V_h_load_9 = load i10 %V_h_addr_9" [kernel.cpp:123]   --->   Operation 157 'load' 'V_h_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%V_h_load_11 = load i10 %V_h_addr_11" [kernel.cpp:123]   --->   Operation 158 'load' 'V_h_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 159 [3/4] (5.70ns)   --->   "%v6 = fmul i32 %v79_0_load, i32 %V_h_load" [kernel.cpp:124]   --->   Operation 159 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln119_1, i6 0" [kernel.cpp:119]   --->   Operation 160 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.73ns)   --->   "%empty_364 = add i10 %tmp_s, i10 %zext_ln123" [kernel.cpp:119]   --->   Operation 161 'add' 'empty_364' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_364" [kernel.cpp:119]   --->   Operation 162 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%v80_addr = getelementptr i32 %v80, i64 0, i64 %p_cast" [kernel.cpp:119]   --->   Operation 163 'getelementptr' 'v80_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (3.25ns)   --->   "%v80_load = load i10 %v80_addr" [kernel.cpp:125]   --->   Operation 164 'load' 'v80_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 165 [2/4] (5.70ns)   --->   "%v6 = fmul i32 %v79_0_load, i32 %V_h_load" [kernel.cpp:124]   --->   Operation 165 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%v79_1_addr = getelementptr i32 %v79_1, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 166 'getelementptr' 'v79_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (2.32ns)   --->   "%v79_1_load = load i4 %v79_1_addr" [kernel.cpp:119]   --->   Operation 167 'load' 'v79_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 168 [1/2] (3.25ns)   --->   "%v80_load = load i10 %v80_addr" [kernel.cpp:125]   --->   Operation 168 'load' 'v80_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 169 [1/4] (5.70ns)   --->   "%v6 = fmul i32 %v79_0_load, i32 %V_h_load" [kernel.cpp:124]   --->   Operation 169 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 170 [1/2] (2.32ns)   --->   "%v79_1_load = load i4 %v79_1_addr" [kernel.cpp:119]   --->   Operation 170 'load' 'v79_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 171 [5/5] (7.25ns)   --->   "%v7 = fadd i32 %v80_load, i32 %v6" [kernel.cpp:126]   --->   Operation 171 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 172 [4/5] (7.25ns)   --->   "%v7 = fadd i32 %v80_load, i32 %v6" [kernel.cpp:126]   --->   Operation 172 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [4/4] (5.70ns)   --->   "%v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1" [kernel.cpp:124]   --->   Operation 173 'fmul' 'v62_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 174 [3/5] (7.25ns)   --->   "%v7 = fadd i32 %v80_load, i32 %v6" [kernel.cpp:126]   --->   Operation 174 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [3/4] (5.70ns)   --->   "%v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1" [kernel.cpp:124]   --->   Operation 175 'fmul' 'v62_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 176 [2/5] (7.25ns)   --->   "%v7 = fadd i32 %v80_load, i32 %v6" [kernel.cpp:126]   --->   Operation 176 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [2/4] (5.70ns)   --->   "%v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1" [kernel.cpp:124]   --->   Operation 177 'fmul' 'v62_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%v79_2_addr = getelementptr i32 %v79_2, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 178 'getelementptr' 'v79_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [2/2] (2.32ns)   --->   "%v79_2_load = load i4 %v79_2_addr" [kernel.cpp:119]   --->   Operation 179 'load' 'v79_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 180 [1/5] (7.25ns)   --->   "%v7 = fadd i32 %v80_load, i32 %v6" [kernel.cpp:126]   --->   Operation 180 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/4] (5.70ns)   --->   "%v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1" [kernel.cpp:124]   --->   Operation 181 'fmul' 'v62_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 182 [1/2] (2.32ns)   --->   "%v79_2_load = load i4 %v79_2_addr" [kernel.cpp:119]   --->   Operation 182 'load' 'v79_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 183 [5/5] (7.25ns)   --->   "%v64_1 = fadd i32 %v7, i32 %v62_1" [kernel.cpp:126]   --->   Operation 183 'fadd' 'v64_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 184 [4/5] (7.25ns)   --->   "%v64_1 = fadd i32 %v7, i32 %v62_1" [kernel.cpp:126]   --->   Operation 184 'fadd' 'v64_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [4/4] (5.70ns)   --->   "%v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2" [kernel.cpp:124]   --->   Operation 185 'fmul' 'v62_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 186 [3/5] (7.25ns)   --->   "%v64_1 = fadd i32 %v7, i32 %v62_1" [kernel.cpp:126]   --->   Operation 186 'fadd' 'v64_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [3/4] (5.70ns)   --->   "%v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2" [kernel.cpp:124]   --->   Operation 187 'fmul' 'v62_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 188 [2/5] (7.25ns)   --->   "%v64_1 = fadd i32 %v7, i32 %v62_1" [kernel.cpp:126]   --->   Operation 188 'fadd' 'v64_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [2/4] (5.70ns)   --->   "%v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2" [kernel.cpp:124]   --->   Operation 189 'fmul' 'v62_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%v79_3_addr = getelementptr i32 %v79_3, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 190 'getelementptr' 'v79_3_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [2/2] (2.32ns)   --->   "%v79_3_load = load i4 %v79_3_addr" [kernel.cpp:119]   --->   Operation 191 'load' 'v79_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 192 [1/5] (7.25ns)   --->   "%v64_1 = fadd i32 %v7, i32 %v62_1" [kernel.cpp:126]   --->   Operation 192 'fadd' 'v64_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/4] (5.70ns)   --->   "%v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2" [kernel.cpp:124]   --->   Operation 193 'fmul' 'v62_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 194 [1/2] (2.32ns)   --->   "%v79_3_load = load i4 %v79_3_addr" [kernel.cpp:119]   --->   Operation 194 'load' 'v79_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_17 : Operation 195 [5/5] (7.25ns)   --->   "%v64_2 = fadd i32 %v64_1, i32 %v62_2" [kernel.cpp:126]   --->   Operation 195 'fadd' 'v64_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 196 [4/5] (7.25ns)   --->   "%v64_2 = fadd i32 %v64_1, i32 %v62_2" [kernel.cpp:126]   --->   Operation 196 'fadd' 'v64_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [4/4] (5.70ns)   --->   "%v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3" [kernel.cpp:124]   --->   Operation 197 'fmul' 'v62_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 198 [3/5] (7.25ns)   --->   "%v64_2 = fadd i32 %v64_1, i32 %v62_2" [kernel.cpp:126]   --->   Operation 198 'fadd' 'v64_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [3/4] (5.70ns)   --->   "%v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3" [kernel.cpp:124]   --->   Operation 199 'fmul' 'v62_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 200 [2/5] (7.25ns)   --->   "%v64_2 = fadd i32 %v64_1, i32 %v62_2" [kernel.cpp:126]   --->   Operation 200 'fadd' 'v64_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [2/4] (5.70ns)   --->   "%v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3" [kernel.cpp:124]   --->   Operation 201 'fmul' 'v62_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%v79_4_addr = getelementptr i32 %v79_4, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 202 'getelementptr' 'v79_4_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [2/2] (2.32ns)   --->   "%v79_4_load = load i4 %v79_4_addr" [kernel.cpp:119]   --->   Operation 203 'load' 'v79_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_21 : Operation 204 [1/5] (7.25ns)   --->   "%v64_2 = fadd i32 %v64_1, i32 %v62_2" [kernel.cpp:126]   --->   Operation 204 'fadd' 'v64_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [1/4] (5.70ns)   --->   "%v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3" [kernel.cpp:124]   --->   Operation 205 'fmul' 'v62_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 206 [1/2] (2.32ns)   --->   "%v79_4_load = load i4 %v79_4_addr" [kernel.cpp:119]   --->   Operation 206 'load' 'v79_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_22 : Operation 207 [5/5] (7.25ns)   --->   "%v64_3 = fadd i32 %v64_2, i32 %v62_3" [kernel.cpp:126]   --->   Operation 207 'fadd' 'v64_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 208 [4/5] (7.25ns)   --->   "%v64_3 = fadd i32 %v64_2, i32 %v62_3" [kernel.cpp:126]   --->   Operation 208 'fadd' 'v64_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [4/4] (5.70ns)   --->   "%v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4" [kernel.cpp:124]   --->   Operation 209 'fmul' 'v62_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 210 [3/5] (7.25ns)   --->   "%v64_3 = fadd i32 %v64_2, i32 %v62_3" [kernel.cpp:126]   --->   Operation 210 'fadd' 'v64_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 211 [3/4] (5.70ns)   --->   "%v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4" [kernel.cpp:124]   --->   Operation 211 'fmul' 'v62_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 212 [2/5] (7.25ns)   --->   "%v64_3 = fadd i32 %v64_2, i32 %v62_3" [kernel.cpp:126]   --->   Operation 212 'fadd' 'v64_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 213 [2/4] (5.70ns)   --->   "%v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4" [kernel.cpp:124]   --->   Operation 213 'fmul' 'v62_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%v79_5_addr = getelementptr i32 %v79_5, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 214 'getelementptr' 'v79_5_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 215 [2/2] (2.32ns)   --->   "%v79_5_load = load i4 %v79_5_addr" [kernel.cpp:119]   --->   Operation 215 'load' 'v79_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_26 : Operation 216 [1/5] (7.25ns)   --->   "%v64_3 = fadd i32 %v64_2, i32 %v62_3" [kernel.cpp:126]   --->   Operation 216 'fadd' 'v64_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [1/4] (5.70ns)   --->   "%v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4" [kernel.cpp:124]   --->   Operation 217 'fmul' 'v62_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 218 [1/2] (2.32ns)   --->   "%v79_5_load = load i4 %v79_5_addr" [kernel.cpp:119]   --->   Operation 218 'load' 'v79_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 219 [5/5] (7.25ns)   --->   "%v64_4 = fadd i32 %v64_3, i32 %v62_4" [kernel.cpp:126]   --->   Operation 219 'fadd' 'v64_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 220 [4/5] (7.25ns)   --->   "%v64_4 = fadd i32 %v64_3, i32 %v62_4" [kernel.cpp:126]   --->   Operation 220 'fadd' 'v64_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 221 [4/4] (5.70ns)   --->   "%v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5" [kernel.cpp:124]   --->   Operation 221 'fmul' 'v62_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 222 [3/5] (7.25ns)   --->   "%v64_4 = fadd i32 %v64_3, i32 %v62_4" [kernel.cpp:126]   --->   Operation 222 'fadd' 'v64_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [3/4] (5.70ns)   --->   "%v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5" [kernel.cpp:124]   --->   Operation 223 'fmul' 'v62_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 224 [2/5] (7.25ns)   --->   "%v64_4 = fadd i32 %v64_3, i32 %v62_4" [kernel.cpp:126]   --->   Operation 224 'fadd' 'v64_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 225 [2/4] (5.70ns)   --->   "%v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5" [kernel.cpp:124]   --->   Operation 225 'fmul' 'v62_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 226 [1/1] (0.00ns)   --->   "%v79_6_addr = getelementptr i32 %v79_6, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 226 'getelementptr' 'v79_6_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 227 [2/2] (2.32ns)   --->   "%v79_6_load = load i4 %v79_6_addr" [kernel.cpp:119]   --->   Operation 227 'load' 'v79_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_31 : Operation 228 [1/5] (7.25ns)   --->   "%v64_4 = fadd i32 %v64_3, i32 %v62_4" [kernel.cpp:126]   --->   Operation 228 'fadd' 'v64_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 229 [1/4] (5.70ns)   --->   "%v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5" [kernel.cpp:124]   --->   Operation 229 'fmul' 'v62_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 230 [1/2] (2.32ns)   --->   "%v79_6_load = load i4 %v79_6_addr" [kernel.cpp:119]   --->   Operation 230 'load' 'v79_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_32 : Operation 231 [5/5] (7.25ns)   --->   "%v64_5 = fadd i32 %v64_4, i32 %v62_5" [kernel.cpp:126]   --->   Operation 231 'fadd' 'v64_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 232 [4/5] (7.25ns)   --->   "%v64_5 = fadd i32 %v64_4, i32 %v62_5" [kernel.cpp:126]   --->   Operation 232 'fadd' 'v64_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 233 [4/4] (5.70ns)   --->   "%v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6" [kernel.cpp:124]   --->   Operation 233 'fmul' 'v62_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 234 [3/5] (7.25ns)   --->   "%v64_5 = fadd i32 %v64_4, i32 %v62_5" [kernel.cpp:126]   --->   Operation 234 'fadd' 'v64_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [3/4] (5.70ns)   --->   "%v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6" [kernel.cpp:124]   --->   Operation 235 'fmul' 'v62_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 236 [2/5] (7.25ns)   --->   "%v64_5 = fadd i32 %v64_4, i32 %v62_5" [kernel.cpp:126]   --->   Operation 236 'fadd' 'v64_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 237 [2/4] (5.70ns)   --->   "%v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6" [kernel.cpp:124]   --->   Operation 237 'fmul' 'v62_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%v79_7_addr = getelementptr i32 %v79_7, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 238 'getelementptr' 'v79_7_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 239 [2/2] (2.32ns)   --->   "%v79_7_load = load i4 %v79_7_addr" [kernel.cpp:119]   --->   Operation 239 'load' 'v79_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 240 [1/5] (7.25ns)   --->   "%v64_5 = fadd i32 %v64_4, i32 %v62_5" [kernel.cpp:126]   --->   Operation 240 'fadd' 'v64_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 241 [1/4] (5.70ns)   --->   "%v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6" [kernel.cpp:124]   --->   Operation 241 'fmul' 'v62_6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 242 [1/2] (2.32ns)   --->   "%v79_7_load = load i4 %v79_7_addr" [kernel.cpp:119]   --->   Operation 242 'load' 'v79_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_37 : Operation 243 [5/5] (7.25ns)   --->   "%v64_6 = fadd i32 %v64_5, i32 %v62_6" [kernel.cpp:126]   --->   Operation 243 'fadd' 'v64_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 244 [4/5] (7.25ns)   --->   "%v64_6 = fadd i32 %v64_5, i32 %v62_6" [kernel.cpp:126]   --->   Operation 244 'fadd' 'v64_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 245 [4/4] (5.70ns)   --->   "%v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7" [kernel.cpp:124]   --->   Operation 245 'fmul' 'v62_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 246 [3/5] (7.25ns)   --->   "%v64_6 = fadd i32 %v64_5, i32 %v62_6" [kernel.cpp:126]   --->   Operation 246 'fadd' 'v64_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 247 [3/4] (5.70ns)   --->   "%v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7" [kernel.cpp:124]   --->   Operation 247 'fmul' 'v62_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 248 [2/5] (7.25ns)   --->   "%v64_6 = fadd i32 %v64_5, i32 %v62_6" [kernel.cpp:126]   --->   Operation 248 'fadd' 'v64_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 249 [2/4] (5.70ns)   --->   "%v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7" [kernel.cpp:124]   --->   Operation 249 'fmul' 'v62_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 250 [1/1] (0.00ns)   --->   "%v79_8_addr = getelementptr i32 %v79_8, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 250 'getelementptr' 'v79_8_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 251 [2/2] (2.32ns)   --->   "%v79_8_load = load i4 %v79_8_addr" [kernel.cpp:119]   --->   Operation 251 'load' 'v79_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_41 : Operation 252 [1/5] (7.25ns)   --->   "%v64_6 = fadd i32 %v64_5, i32 %v62_6" [kernel.cpp:126]   --->   Operation 252 'fadd' 'v64_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 253 [1/4] (5.70ns)   --->   "%v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7" [kernel.cpp:124]   --->   Operation 253 'fmul' 'v62_7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 254 [1/2] (2.32ns)   --->   "%v79_8_load = load i4 %v79_8_addr" [kernel.cpp:119]   --->   Operation 254 'load' 'v79_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_42 : Operation 255 [5/5] (7.25ns)   --->   "%v64_7 = fadd i32 %v64_6, i32 %v62_7" [kernel.cpp:126]   --->   Operation 255 'fadd' 'v64_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 256 [4/5] (7.25ns)   --->   "%v64_7 = fadd i32 %v64_6, i32 %v62_7" [kernel.cpp:126]   --->   Operation 256 'fadd' 'v64_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [4/4] (5.70ns)   --->   "%v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8" [kernel.cpp:124]   --->   Operation 257 'fmul' 'v62_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 258 [3/5] (7.25ns)   --->   "%v64_7 = fadd i32 %v64_6, i32 %v62_7" [kernel.cpp:126]   --->   Operation 258 'fadd' 'v64_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 259 [3/4] (5.70ns)   --->   "%v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8" [kernel.cpp:124]   --->   Operation 259 'fmul' 'v62_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 260 [2/5] (7.25ns)   --->   "%v64_7 = fadd i32 %v64_6, i32 %v62_7" [kernel.cpp:126]   --->   Operation 260 'fadd' 'v64_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 261 [2/4] (5.70ns)   --->   "%v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8" [kernel.cpp:124]   --->   Operation 261 'fmul' 'v62_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 262 [1/1] (0.00ns)   --->   "%v79_9_addr = getelementptr i32 %v79_9, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 262 'getelementptr' 'v79_9_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 263 [2/2] (2.32ns)   --->   "%v79_9_load = load i4 %v79_9_addr" [kernel.cpp:119]   --->   Operation 263 'load' 'v79_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_46 : Operation 264 [1/5] (7.25ns)   --->   "%v64_7 = fadd i32 %v64_6, i32 %v62_7" [kernel.cpp:126]   --->   Operation 264 'fadd' 'v64_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 265 [1/4] (5.70ns)   --->   "%v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8" [kernel.cpp:124]   --->   Operation 265 'fmul' 'v62_8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 266 [1/2] (2.32ns)   --->   "%v79_9_load = load i4 %v79_9_addr" [kernel.cpp:119]   --->   Operation 266 'load' 'v79_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_47 : Operation 267 [5/5] (7.25ns)   --->   "%v64_8 = fadd i32 %v64_7, i32 %v62_8" [kernel.cpp:126]   --->   Operation 267 'fadd' 'v64_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 268 [4/5] (7.25ns)   --->   "%v64_8 = fadd i32 %v64_7, i32 %v62_8" [kernel.cpp:126]   --->   Operation 268 'fadd' 'v64_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 269 [4/4] (5.70ns)   --->   "%v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9" [kernel.cpp:124]   --->   Operation 269 'fmul' 'v62_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 270 [3/5] (7.25ns)   --->   "%v64_8 = fadd i32 %v64_7, i32 %v62_8" [kernel.cpp:126]   --->   Operation 270 'fadd' 'v64_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 271 [3/4] (5.70ns)   --->   "%v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9" [kernel.cpp:124]   --->   Operation 271 'fmul' 'v62_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 272 [2/5] (7.25ns)   --->   "%v64_8 = fadd i32 %v64_7, i32 %v62_8" [kernel.cpp:126]   --->   Operation 272 'fadd' 'v64_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 273 [2/4] (5.70ns)   --->   "%v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9" [kernel.cpp:124]   --->   Operation 273 'fmul' 'v62_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "%v79_10_addr = getelementptr i32 %v79_10, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 274 'getelementptr' 'v79_10_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 275 [2/2] (2.32ns)   --->   "%v79_10_load = load i4 %v79_10_addr" [kernel.cpp:119]   --->   Operation 275 'load' 'v79_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_51 : Operation 276 [1/5] (7.25ns)   --->   "%v64_8 = fadd i32 %v64_7, i32 %v62_8" [kernel.cpp:126]   --->   Operation 276 'fadd' 'v64_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 277 [1/4] (5.70ns)   --->   "%v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9" [kernel.cpp:124]   --->   Operation 277 'fmul' 'v62_9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 278 [1/2] (2.32ns)   --->   "%v79_10_load = load i4 %v79_10_addr" [kernel.cpp:119]   --->   Operation 278 'load' 'v79_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_52 : Operation 279 [5/5] (7.25ns)   --->   "%v64_9 = fadd i32 %v64_8, i32 %v62_9" [kernel.cpp:126]   --->   Operation 279 'fadd' 'v64_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 280 [4/5] (7.25ns)   --->   "%v64_9 = fadd i32 %v64_8, i32 %v62_9" [kernel.cpp:126]   --->   Operation 280 'fadd' 'v64_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 281 [4/4] (5.70ns)   --->   "%v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10" [kernel.cpp:124]   --->   Operation 281 'fmul' 'v62_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 282 [3/5] (7.25ns)   --->   "%v64_9 = fadd i32 %v64_8, i32 %v62_9" [kernel.cpp:126]   --->   Operation 282 'fadd' 'v64_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 283 [3/4] (5.70ns)   --->   "%v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10" [kernel.cpp:124]   --->   Operation 283 'fmul' 'v62_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 284 [2/5] (7.25ns)   --->   "%v64_9 = fadd i32 %v64_8, i32 %v62_9" [kernel.cpp:126]   --->   Operation 284 'fadd' 'v64_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 285 [2/4] (5.70ns)   --->   "%v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10" [kernel.cpp:124]   --->   Operation 285 'fmul' 'v62_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 286 [1/1] (0.00ns)   --->   "%v79_11_addr = getelementptr i32 %v79_11, i64 0, i64 %zext_ln119" [kernel.cpp:122]   --->   Operation 286 'getelementptr' 'v79_11_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 287 [2/2] (2.32ns)   --->   "%v79_11_load = load i4 %v79_11_addr" [kernel.cpp:119]   --->   Operation 287 'load' 'v79_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_56 : Operation 288 [1/5] (7.25ns)   --->   "%v64_9 = fadd i32 %v64_8, i32 %v62_9" [kernel.cpp:126]   --->   Operation 288 'fadd' 'v64_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 289 [1/4] (5.70ns)   --->   "%v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10" [kernel.cpp:124]   --->   Operation 289 'fmul' 'v62_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 290 [1/2] (2.32ns)   --->   "%v79_11_load = load i4 %v79_11_addr" [kernel.cpp:119]   --->   Operation 290 'load' 'v79_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_57 : Operation 291 [5/5] (7.25ns)   --->   "%v64_s = fadd i32 %v64_9, i32 %v62_s" [kernel.cpp:126]   --->   Operation 291 'fadd' 'v64_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 292 [4/5] (7.25ns)   --->   "%v64_s = fadd i32 %v64_9, i32 %v62_s" [kernel.cpp:126]   --->   Operation 292 'fadd' 'v64_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 293 [4/4] (5.70ns)   --->   "%v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11" [kernel.cpp:124]   --->   Operation 293 'fmul' 'v62_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 294 [3/5] (7.25ns)   --->   "%v64_s = fadd i32 %v64_9, i32 %v62_s" [kernel.cpp:126]   --->   Operation 294 'fadd' 'v64_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 295 [3/4] (5.70ns)   --->   "%v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11" [kernel.cpp:124]   --->   Operation 295 'fmul' 'v62_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 296 [2/5] (7.25ns)   --->   "%v64_s = fadd i32 %v64_9, i32 %v62_s" [kernel.cpp:126]   --->   Operation 296 'fadd' 'v64_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 297 [2/4] (5.70ns)   --->   "%v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11" [kernel.cpp:124]   --->   Operation 297 'fmul' 'v62_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 298 [1/5] (7.25ns)   --->   "%v64_s = fadd i32 %v64_9, i32 %v62_s" [kernel.cpp:126]   --->   Operation 298 'fadd' 'v64_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 299 [1/4] (5.70ns)   --->   "%v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11" [kernel.cpp:124]   --->   Operation 299 'fmul' 'v62_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 300 [5/5] (7.25ns)   --->   "%v64_10 = fadd i32 %v64_s, i32 %v62_10" [kernel.cpp:126]   --->   Operation 300 'fadd' 'v64_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 301 [4/5] (7.25ns)   --->   "%v64_10 = fadd i32 %v64_s, i32 %v62_10" [kernel.cpp:126]   --->   Operation 301 'fadd' 'v64_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 302 [3/5] (7.25ns)   --->   "%v64_10 = fadd i32 %v64_s, i32 %v62_10" [kernel.cpp:126]   --->   Operation 302 'fadd' 'v64_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 303 [2/5] (7.25ns)   --->   "%v64_10 = fadd i32 %v64_s, i32 %v62_10" [kernel.cpp:126]   --->   Operation 303 'fadd' 'v64_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 304 [1/5] (7.25ns)   --->   "%v64_10 = fadd i32 %v64_s, i32 %v62_10" [kernel.cpp:126]   --->   Operation 304 'fadd' 'v64_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 311 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 311 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 3.25>
ST_67 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i6_l_j6_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 306 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 306 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 307 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [kernel.cpp:120]   --->   Operation 308 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln125 = store i32 %v64_10, i10 %v80_addr" [kernel.cpp:125]   --->   Operation 309 'store' 'store_ln125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_67 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln120 = br void %l_S_k_0_k2.i" [kernel.cpp:120]   --->   Operation 310 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j6') [15]  (0 ns)
	'load' operation ('j6_load', kernel.cpp:120) on local variable 'j6' [29]  (0 ns)
	'icmp' operation ('icmp_ln120', kernel.cpp:120) [34]  (1.49 ns)
	'select' operation ('select_ln119', kernel.cpp:119) [35]  (0.993 ns)
	'add' operation ('add_ln120', kernel.cpp:120) [144]  (1.87 ns)
	'store' operation ('store_ln120', kernel.cpp:120) of variable 'add_ln120', kernel.cpp:120 on local variable 'j6' [147]  (1.59 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln123', kernel.cpp:123) [69]  (1.92 ns)
	'getelementptr' operation ('V_h_addr_1', kernel.cpp:123) [71]  (0 ns)
	'load' operation ('V_h_load_1', kernel.cpp:123) on array 'V_h' [110]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:124) [108]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:124) [108]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:124) [108]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:124) [108]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:126) [109]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:126) [109]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:126) [109]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:126) [109]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:126) [109]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_1', kernel.cpp:126) [112]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_1', kernel.cpp:126) [112]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_1', kernel.cpp:126) [112]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_1', kernel.cpp:126) [112]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_1', kernel.cpp:126) [112]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_2', kernel.cpp:126) [115]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_2', kernel.cpp:126) [115]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_2', kernel.cpp:126) [115]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_2', kernel.cpp:126) [115]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_2', kernel.cpp:126) [115]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_3', kernel.cpp:126) [118]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_3', kernel.cpp:126) [118]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_3', kernel.cpp:126) [118]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_3', kernel.cpp:126) [118]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_3', kernel.cpp:126) [118]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_4', kernel.cpp:126) [121]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_4', kernel.cpp:126) [121]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_4', kernel.cpp:126) [121]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_4', kernel.cpp:126) [121]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_4', kernel.cpp:126) [121]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_5', kernel.cpp:126) [124]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_5', kernel.cpp:126) [124]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_5', kernel.cpp:126) [124]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_5', kernel.cpp:126) [124]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_5', kernel.cpp:126) [124]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_6', kernel.cpp:126) [127]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_6', kernel.cpp:126) [127]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_6', kernel.cpp:126) [127]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_6', kernel.cpp:126) [127]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_6', kernel.cpp:126) [127]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_7', kernel.cpp:126) [130]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_7', kernel.cpp:126) [130]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_7', kernel.cpp:126) [130]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_7', kernel.cpp:126) [130]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_7', kernel.cpp:126) [130]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_8', kernel.cpp:126) [133]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_8', kernel.cpp:126) [133]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_8', kernel.cpp:126) [133]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_8', kernel.cpp:126) [133]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_8', kernel.cpp:126) [133]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_9', kernel.cpp:126) [136]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_9', kernel.cpp:126) [136]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_9', kernel.cpp:126) [136]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_9', kernel.cpp:126) [136]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_9', kernel.cpp:126) [136]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_s', kernel.cpp:126) [139]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_s', kernel.cpp:126) [139]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_s', kernel.cpp:126) [139]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_s', kernel.cpp:126) [139]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_s', kernel.cpp:126) [139]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_10', kernel.cpp:126) [142]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_10', kernel.cpp:126) [142]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_10', kernel.cpp:126) [142]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_10', kernel.cpp:126) [142]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v64_10', kernel.cpp:126) [142]  (7.26 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln125', kernel.cpp:125) of variable 'v64_10', kernel.cpp:126 on array 'v80' [143]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
