/*
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

/* First 128KB is for PSCI ATF. */
/memreserve/ 0x40000000 0x00020000;

#include "fsl-imx8mq.dtsi"

/ {
	model = "BCMTWN i.MX8MQ AR8MXM";
	compatible = "fsl,imx8mq-ar8mxm", "fsl,imx8mq";

	chosen {
		bootargs = "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200";
		stdout-path = &uart1;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usdhc2_vmmc: usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
	};

	pwmleds {
		compatible = "pwm-leds";

		ledpwm2 {
			label = "PWM2";
			pwms = <&pwm2 0 50000>;
			max-brightness = <255>;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";

	imx8mq-ar8mxm {
        init_ar8mxm_pins: init_ar8mxm_pinsGrp {
			fsl,pins = <
                MX8MQ_IOMUXC_GPIO1_IO07_GPIO1_IO7          0x00001816		/* PMIC_nINT */
                MX8MQ_IOMUXC_GPIO1_IO11_GPIO1_IO11         0x00000016		/* USB30HUB_RST */
                MX8MQ_IOMUXC_SAI1_MCLK_GPIO4_IO20          0x00000056		/* CAN_INT */
                MX8MQ_IOMUXC_SAI1_RXFS_GPIO4_IO0           0x00000016		/* USB_OC_B */
                MX8MQ_IOMUXC_SAI5_RXD0_GPIO3_IO21          0x00000016		/* DSI85_RESETN */
                MX8MQ_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5       0x00000016		/* FANOUT */


                MX8MQ_IOMUXC_GPIO1_IO10_GPIO1_IO10         0x00000016		/* SPK_DET */
                MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12         0x00000016		/* MIC_DET */


                MX8MQ_IOMUXC_SAI3_RXC_GPIO4_IO29           0x00000016		/* M2B_nRST */
                MX8MQ_IOMUXC_SAI3_RXFS_GPIO4_IO28          0x00000016		/* M2B_nDIS */


                MX8MQ_IOMUXC_SPDIF_RX_GPIO5_IO4            0x00000016		/* BL0_PWREN */
                MX8MQ_IOMUXC_SPDIF_TX_GPIO5_IO3            0x00000016		/* L0_PWREN */
                MX8MQ_IOMUXC_SAI1_TXC_GPIO4_IO11           0x00000016		/* LVDS0_TS_INT */


                MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3          0x00000016		/* DSI_TS_nINT */
                MX8MQ_IOMUXC_NAND_CE3_B_GPIO3_IO4          0x00000016		/* DSI_EN */


                MX8MQ_IOMUXC_SAI5_RXD1_GPIO3_IO22          0x19		/* ENET_nRST */
                MX8MQ_IOMUXC_SAI5_RXD2_GPIO3_IO23          0x19		/* ENET_nINT */


                MX8MQ_IOMUXC_SAI5_RXFS_GPIO3_IO19          0x00000016		/* CSI_P1_PWDN */
                MX8MQ_IOMUXC_SAI5_RXC_GPIO3_IO20           0x00000016		/* CSI_P2_PWDN */


				/* PWM */
                MX8MQ_IOMUXC_GPIO1_IO01_PWM1_OUT           0x16		/* DSI_BL_PWM */
                MX8MQ_IOMUXC_GPIO1_IO13_PWM2_OUT           0x16		/* PWM_LED */
                MX8MQ_IOMUXC_SAI1_TXFS_GPIO4_IO10          0x00001816		/* LVDS0_BL_PWM !? NOT PWM PIN */


				/* DIO CONN */
                MX8MQ_IOMUXC_NAND_RE_B_GPIO3_IO15          0x00000016
                MX8MQ_IOMUXC_NAND_READY_B_GPIO3_IO16  	   0x00000016
                MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17          0x00000016
                MX8MQ_IOMUXC_NAND_WP_B_GPIO3_IO18          0x00000016
                MX8MQ_IOMUXC_NAND_DATA04_GPIO3_IO10        0x00000016
                MX8MQ_IOMUXC_NAND_DATA05_GPIO3_IO11        0x00000016
                MX8MQ_IOMUXC_NAND_DATA06_GPIO3_IO12        0x00000016
                MX8MQ_IOMUXC_NAND_DATA07_GPIO3_IO13        0x00000016


				/* CLK */
                MX8MQ_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x00000014
                MX8MQ_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1 0x00000016
                MX8MQ_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2 0x00000016
			>;
        };

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO	0x23
				MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
				MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
				MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
				MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
				MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
				MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
				MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
				MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
				MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
				MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
				MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				/* MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9	0x19 */
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
                MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX              0x79
                MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX              0x79
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
                MX8MQ_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B         0x79
                MX8MQ_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B          0x79
                MX8MQ_IOMUXC_UART3_RXD_UART3_DCE_RX              0x79
                MX8MQ_IOMUXC_UART3_TXD_UART3_DCE_TX              0x79
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
                MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL               0x4000007f
                MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA               0x4000007f
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
                MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL               0x4000007f
                MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA               0x4000007f
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
                MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL                0x4000007f
                MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA                0x4000007f
			>;
		};

		pinctrl_pcie0: pcie0grp {
			fsl,pins = <
                MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5          0x16	/* PCIE_WAKE_R_N */
                MX8MQ_IOMUXC_UART4_RXD_GPIO5_IO28      	   0x16
			>;
		};

		pinctrl_pcie1: pcie1grp {
			fsl,pins = <
                MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8          0x16	/* PCIe_nRST */
                MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9          0x16	/* PCIe_nDIS */
                MX8MQ_IOMUXC_SAI1_RXC_GPIO4_IO1            0x16	/* PCIe_nWAKE */
                MX8MQ_IOMUXC_UART4_TXD_PCIE2_CLKREQ_B      0x16
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
                MX8MQ_IOMUXC_GPIO1_IO13_PWM2_OUT         0x00000016
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x83
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc3
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc3
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc3
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc3
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc3
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc3
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc3
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc3
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc3
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 		0x83
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x85
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc5
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc5
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc5
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc5
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc5
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc5
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc5
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc5
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc5
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 		0x85
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x87
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc7
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc7
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc7
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc7
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc7
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc7
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc7
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc7
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc7
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 		0x87
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12	0x41
				MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x83
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc3
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc3
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc3
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc3
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc3
				MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0xc1
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x85
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc5
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc5
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc5
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc5
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc5
				MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0xc1
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x87
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc7
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc7
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc7
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc7
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc7
				MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0xc1
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX8MQ_IOMUXC_ECSPI2_MISO_ECSPI2_MISO	0x100b1
				MX8MQ_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI	0x100b1
				MX8MQ_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK	0x100b1
			>;
		};

		pinctrl_ecspi2_cs: ecspi2cs {
			fsl,pins = <
				MX8MQ_IOMUXC_ECSPI2_SS0_GPIO5_IO13		0x80000000
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
                MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B       0xc6
			>;
		};

	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			/*
			at803x,led-act-blind-workaround;
			at803x,eee-disabled;
			*/
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-always-on;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-always-on;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			sw3a_reg: sw3ab {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "disabled";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "disabled";
};

&pcie0{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie0>;
	clkreq-gpio = <&gpio5 28 GPIO_ACTIVE_LOW>;
	ext_osc = <1>;
	hard-wired = <1>;
	status = "disabled";
};

&pcie1{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie1>;
	clkreq-gpio = <&gpio5 21 GPIO_ACTIVE_LOW>;
	disable-gpio = <&gpio5 10 GPIO_ACTIVE_LOW>;
	reset-gpio = <&gpio5 12 GPIO_ACTIVE_LOW>;
	status = "disabled";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&uart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART1_SRC>;
	assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
	status = "okay";
};

&uart3 { /* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART3_SRC>;
	assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
	fsl,uart-has-rtscts;
	status = "disabled";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

/*
&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 13 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
	status = "disabled";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};
*/

&usb3_phy0 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb_dwc3_0 {
	status = "okay";
	dr_mode = "peripheral";
};

&usb3_phy1 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb_dwc3_1 {
	status = "okay";
	dr_mode = "host";
};

&gpu {
	status = "okay";
};

&vpu {
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

