$date
	Thu May  7 17:18:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module test_unit $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1!
1$
#2000
0$
1#
#3000
0!
1"
1$
#4000
