// Seed: 2481215249
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input wire id_4,
    input wand id_5,
    output tri1 id_6
);
  logic [1 : 1 'b0] id_8 = -1'h0;
  wire id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input tri0 id_4,
    output wor id_5,
    input wand id_6,
    input wand id_7,
    input supply1 id_8,
    input wor id_9
);
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_5,
      id_9,
      id_6,
      id_0
  );
endmodule
