
*** Running vivado
    with args -log call_custom_exp_fixpt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source call_custom_exp_fixpt.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source call_custom_exp_fixpt.tcl -notrace
Command: synth_design -top call_custom_exp_fixpt -part xc7a200tlfbg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24797 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.996 ; gain = 65.000 ; free physical = 7980 ; free virtual = 10986
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'call_custom_exp_fixpt' [/home/sky/Documents/MATLAB/Low_density_parity_code/archive/codegen/call_custom_exp/hdlsrc/call_custom_exp_fixpt.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'call_custom_exp_fixpt' (1#1) [/home/sky/Documents/MATLAB/Low_density_parity_code/archive/codegen/call_custom_exp/hdlsrc/call_custom_exp_fixpt.vhd:37]
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[2] driven by constant 0
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[1] driven by constant 0
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.527 ; gain = 108.531 ; free physical = 7989 ; free virtual = 10996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.527 ; gain = 108.531 ; free physical = 7990 ; free virtual = 10997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tlfbg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.531 ; gain = 116.535 ; free physical = 7990 ; free virtual = 10997
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tlfbg676-2L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.555 ; gain = 140.559 ; free physical = 7940 ; free virtual = 10947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module call_custom_exp_fixpt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp2, operation Mode is: (D+(A:0x1400))*(B:0x332c).
DSP Report: operator tmp2 is absorbed into DSP tmp2.
DSP Report: operator tmp3 is absorbed into DSP tmp2.
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[2] driven by constant 0
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[1] driven by constant 0
WARNING: [Synth 8-3917] design call_custom_exp_fixpt has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7761 ; free virtual = 10768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|call_custom_exp_fixpt | LUT[0]     | 2048x14       | LUT            | 
|call_custom_exp_fixpt | LUT[0]     | 2048x14       | LUT            | 
|call_custom_exp_fixpt | LUT[0]     | 2048x14       | LUT            | 
|call_custom_exp_fixpt | LUT[0]     | 2048x14       | LUT            | 
+----------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|call_custom_exp_fixpt | (D+(A:0x1400))*(B:0x332c) | 14     | 15     | -      | 14     | 30     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+----------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7761 ; free virtual = 10769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10765
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    26|
|2     |DSP48E1 |     1|
|3     |LUT1    |     4|
|4     |LUT2    |    67|
|5     |LUT3    |    20|
|6     |LUT4    |    43|
|7     |LUT5    |    40|
|8     |LUT6    |   305|
|9     |MUXF7   |    62|
|10    |MUXF8   |    17|
|11    |IBUF    |    14|
|12    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   613|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7758 ; free virtual = 10765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 331.465 ; free physical = 7760 ; free virtual = 10767
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.469 ; gain = 331.465 ; free physical = 7760 ; free virtual = 10767
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1585.488 ; gain = 453.863 ; free physical = 7739 ; free virtual = 10746
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Low_density_parity_code/archive/codegen/call_custom_exp/hdlsrc/vivado_prj/call_custom_exp_fixpt_vivado.runs/synth_1/call_custom_exp_fixpt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file call_custom_exp_fixpt_utilization_synth.rpt -pb call_custom_exp_fixpt_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1609.500 ; gain = 0.000 ; free physical = 7740 ; free virtual = 10747
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 16:49:05 2019...
