{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493687499878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493687499881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 03:11:39 2017 " "Processing started: Tue May  2 03:11:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493687499881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493687499881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_test -c nios2_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_test -c nios2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493687499882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493687500603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/nios1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/nios1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1 " "Found entity 1: nios1" {  } { { "nios1/synthesis/nios1.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_irq_mapper " "Found entity 1: nios1_irq_mapper" {  } { { "nios1/synthesis/submodules/nios1_irq_mapper.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0 " "Found entity 1: nios1_mm_interconnect_0" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500878 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios1_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios1_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: nios1_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios1_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios1_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500910 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_id_router_002 " "Found entity 2: nios1_mm_interconnect_0_id_router_002" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: nios1_mm_interconnect_0_id_router_001_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500914 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_id_router_001 " "Found entity 2: nios1_mm_interconnect_0_id_router_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios1_mm_interconnect_0_id_router_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500917 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_id_router " "Found entity 2: nios1_mm_interconnect_0_id_router" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios1_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500921 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_addr_router_001 " "Found entity 2: nios1_mm_interconnect_0_addr_router_001" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios1_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios1_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios1_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493687500923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios1_mm_interconnect_0_addr_router_default_decode" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500925 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_mm_interconnect_0_addr_router " "Found entity 2: nios1_mm_interconnect_0_addr_router" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios1/synthesis/submodules/nios1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios1_jtag_uart_0_sim_scfifo_w" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500960 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_jtag_uart_0_scfifo_w " "Found entity 2: nios1_jtag_uart_0_scfifo_w" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500960 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios1_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios1_jtag_uart_0_sim_scfifo_r" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500960 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios1_jtag_uart_0_scfifo_r " "Found entity 4: nios1_jtag_uart_0_scfifo_r" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500960 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios1_jtag_uart_0 " "Found entity 5: nios1_jtag_uart_0" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_onchip_memory2_0 " "Found entity 1: nios1_onchip_memory2_0" {  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios1_nios2_qsys_0_register_bank_a_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios1_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios1_nios2_qsys_0_register_bank_b_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios1_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios1_nios2_qsys_0_nios2_oci_debug" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios1_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios1_nios2_qsys_0_nios2_ocimem" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios1_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios1_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios1_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios1_nios2_qsys_0_nios2_oci_break" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios1_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios1_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios1_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios1_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios1_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios1_nios2_qsys_0_nios2_oci_pib" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios1_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios1_nios2_qsys_0_nios2_oci_im" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios1_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios1_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios1_nios2_qsys_0_nios2_oci " "Found entity 20: nios1_nios2_qsys_0_nios2_oci" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios1_nios2_qsys_0 " "Found entity 21: nios1_nios2_qsys_0" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_oci_test_bench " "Found entity 1: nios1_nios2_qsys_0_oci_test_bench" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios1_nios2_qsys_0_test_bench " "Found entity 1: nios1_nios2_qsys_0_test_bench" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687500999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687500999 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687501015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687501015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687501016 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios1_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at nios1_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493687501021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2 " "Elaborating entity \"nios2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493687501179 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst1 " "Primitive \"VCC\" of instance \"inst1\" not used" {  } { { "nios2.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { { 400 312 344 416 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1493687501184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1 nios1:inst " "Elaborating entity \"nios1\" for hierarchy \"nios1:inst\"" {  } { { "nios2.bdf" "inst" { Schematic "/home/greblus/fpga_fun/nios2_cpu/nios2.bdf" { { 200 400 624 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios1_nios2_qsys_0\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios1/synthesis/nios1.v" "nios2_qsys_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_test_bench nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_test_bench:the_nios1_nios2_qsys_0_test_bench " "Elaborating entity \"nios1_nios2_qsys_0_test_bench\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_test_bench:the_nios1_nios2_qsys_0_test_bench\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_test_bench" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_register_bank_a_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios1_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_register_bank_a" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687501661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios1_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios1_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501662 ""}  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687501662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cog1 " "Found entity 1: altsyncram_cog1" {  } { { "db/altsyncram_cog1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_cog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687501754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687501754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cog1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cog1:auto_generated " "Elaborating entity \"altsyncram_cog1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_a_module:nios1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_register_bank_b_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios1_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_register_bank_b" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios1_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios1_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501876 ""}  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687501876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dog1 " "Found entity 1: altsyncram_dog1" {  } { { "db/altsyncram_dog1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_dog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687501959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687501959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dog1 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dog1:auto_generated " "Elaborating entity \"altsyncram_dog1\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_register_bank_b_module:nios1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687501961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_debug nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_debug" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687502096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_debug:the_nios1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502096 ""}  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687502096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_ocimem nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios1_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_ocimem" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_ociram_sp_ram_module nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios1_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_ociram_sp_ram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687502157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios1_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios1_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502158 ""}  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687502158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vu81 " "Found entity 1: altsyncram_vu81" {  } { { "db/altsyncram_vu81.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_vu81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687502239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687502239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vu81 nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vu81:auto_generated " "Elaborating entity \"altsyncram_vu81\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_ocimem:the_nios1_nios2_qsys_0_nios2_ocimem\|nios1_nios2_qsys_0_ociram_sp_ram_module:nios1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_vu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_avalon_reg nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_avalon_reg:the_nios1_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios1_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_avalon_reg:the_nios1_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_avalon_reg" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_break nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_break:the_nios1_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_break:the_nios1_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_break" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_xbrk nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_xbrk:the_nios1_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_xbrk:the_nios1_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_xbrk" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_dbrk nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dbrk:the_nios1_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dbrk:the_nios1_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_dbrk" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_itrace nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_itrace:the_nios1_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_itrace:the_nios1_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_itrace" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_dtrace nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_dtrace" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_td_mode nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace\|nios1_nios2_qsys_0_nios2_oci_td_mode:nios1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_dtrace:the_nios1_nios2_qsys_0_nios2_oci_dtrace\|nios1_nios2_qsys_0_nios2_oci_td_mode:nios1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "nios1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_fifo nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_fifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_oci_test_bench nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_oci_test_bench:the_nios1_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios1_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_fifo:the_nios1_nios2_qsys_0_nios2_oci_fifo\|nios1_nios2_qsys_0_oci_test_bench:the_nios1_nios2_qsys_0_oci_test_bench\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_oci_test_bench" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502495 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios1_nios2_qsys_0_oci_test_bench " "Entity \"nios1_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_oci_test_bench" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1493687502496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_pib nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_pib:the_nios1_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_pib:the_nios1_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_pib" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_nios2_oci_im nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_im:the_nios1_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios1_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_nios2_oci_im:the_nios1_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_nios2_oci_im" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_jtag_debug_module_wrapper nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios1_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "the_nios1_nios2_qsys_0_jtag_debug_module_wrapper" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_jtag_debug_module_tck nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_tck:the_nios1_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios1_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_tck:the_nios1_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios1_nios2_qsys_0_jtag_debug_module_tck" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_nios2_qsys_0_jtag_debug_module_sysclk nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_sysclk:the_nios1_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios1_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|nios1_nios2_qsys_0_jtag_debug_module_sysclk:the_nios1_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios1_nios2_qsys_0_jtag_debug_module_sysclk" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios1_nios2_qsys_0_jtag_debug_module_phy" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687502588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502589 ""}  } { { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687502589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios1:inst\|nios1_nios2_qsys_0:nios2_qsys_0\|nios1_nios2_qsys_0_nios2_oci:the_nios1_nios2_qsys_0_nios2_oci\|nios1_nios2_qsys_0_jtag_debug_module_wrapper:the_nios1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_onchip_memory2_0 nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios1_onchip_memory2_0\" for hierarchy \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios1/synthesis/nios1.v" "onchip_memory2_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687502631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502632 ""}  } { { "nios1/synthesis/submodules/nios1_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687502632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rc1 " "Found entity 1: altsyncram_4rc1" {  } { { "db/altsyncram_4rc1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_4rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687502710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687502710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rc1 nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4rc1:auto_generated " "Elaborating entity \"altsyncram_4rc1\" for hierarchy \"nios1:inst\|nios1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_jtag_uart_0 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios1_jtag_uart_0\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\"" {  } { { "nios1/synthesis/nios1.v" "jtag_uart_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_jtag_uart_0_scfifo_w nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w " "Elaborating entity \"nios1_jtag_uart_0_scfifo_w\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "the_nios1_jtag_uart_0_scfifo_w" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "wfifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502912 ""}  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687502912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687502985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687502985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687502996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687502996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/greblus/fpga_fun/nios2_cpu/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687502997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687503007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687503007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687503087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687503087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687503168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687503168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687503249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687503249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/greblus/fpga_fun/nios2_cpu/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/greblus/fpga_fun/nios2_cpu/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493687503340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493687503340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_w:the_nios1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/greblus/fpga_fun/nios2_cpu/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_jtag_uart_0_scfifo_r nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_r:the_nios1_jtag_uart_0_scfifo_r " "Elaborating entity \"nios1_jtag_uart_0_scfifo_r\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|nios1_jtag_uart_0_scfifo_r:the_nios1_jtag_uart_0_scfifo_r\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "the_nios1_jtag_uart_0_scfifo_r" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "nios1_jtag_uart_0_alt_jtag_atlantic" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687503530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios1:inst\|nios1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503530 ""}  } { { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493687503530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios1_mm_interconnect_0\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios1/synthesis/nios1.v" "mm_interconnect_0" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687503994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios1_mm_interconnect_0_addr_router\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "addr_router" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router\|nios1_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router:addr_router\|nios1_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios1_mm_interconnect_0_addr_router_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "addr_router_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_addr_router_001_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001\|nios1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_addr_router_001:addr_router_001\|nios1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios1_mm_interconnect_0_id_router\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "id_router" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router\|nios1_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router:id_router\|nios1_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"nios1_mm_interconnect_0_id_router_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "id_router_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_001_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001\|nios1_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_001:id_router_001\|nios1_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_002 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios1_mm_interconnect_0_id_router_002\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "id_router_002" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_id_router_002_default_decode nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002\|nios1_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios1_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_id_router_002:id_router_002\|nios1_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "burst_adapter" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_demux nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_demux_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_mux nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_cmd_xbar_mux_002 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios1_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_rsp_xbar_demux_002 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios1_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_rsp_xbar_mux nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios1_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_mm_interconnect_0_rsp_xbar_mux_001 nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios1_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0_rsp_xbar_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|nios1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "width_adapter" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "nios1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493687504429 "|nios2|nios1:inst|nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493687504429 "|nios2|nios1:inst|nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios1:inst\|nios1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios1/synthesis/submodules/nios1_mm_interconnect_0.v" "width_adapter_001" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios1_irq_mapper nios1:inst\|nios1_irq_mapper:irq_mapper " "Elaborating entity \"nios1_irq_mapper\" for hierarchy \"nios1:inst\|nios1_irq_mapper:irq_mapper\"" {  } { { "nios1/synthesis/nios1.v" "irq_mapper" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios1:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios1:inst\|altera_reset_controller:rst_controller\"" {  } { { "nios1/synthesis/nios1.v" "rst_controller" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/nios1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios1:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493687504559 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493687510749 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3780 -1 0 } } { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 3205 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios1/synthesis/submodules/nios1_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_jtag_uart_0.v" 348 -1 0 } } { "nios1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios1/synthesis/submodules/nios1_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/nios1_nios2_qsys_0.v" 611 -1 0 } } { "nios1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/greblus/fpga_fun/nios2_cpu/nios1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493687510921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493687510921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687512859 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493687514601 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493687514723 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493687514723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493687514833 "|nios2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493687514833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687515039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/greblus/fpga_fun/nios2_cpu/output_files/nios2_test.map.smsg " "Generated suppressed messages file /home/greblus/fpga_fun/nios2_cpu/output_files/nios2_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493687515570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493687516379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493687516379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1913 " "Implemented 1913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493687516977 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493687516977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1778 " "Implemented 1778 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493687516977 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493687516977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493687516977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "811 " "Peak virtual memory: 811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493687517070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 03:11:57 2017 " "Processing ended: Tue May  2 03:11:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493687517070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493687517070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493687517070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493687517070 ""}
