Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Nov 25 18:59:16 2020
| Host             : DESKTOP-NP6R9M2 running 64-bit major release  (build 9200)
| Command          : report_power -file rvfpga_power_routed.rpt -pb rvfpga_power_summary_routed.pb -rpx rvfpga_power_routed.rpx
| Design           : rvfpga
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.244        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.132        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.3         |
| Junction Temperature (C) | 30.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |       17 |       --- |             --- |
| Slice Logic              |     0.027 |    63491 |       --- |             --- |
|   LUT as Logic           |     0.024 |    34798 |     63400 |           54.89 |
|   CARRY4                 |     0.001 |     1024 |     15850 |            6.46 |
|   LUT as Distributed RAM |    <0.001 |      228 |     19000 |            1.20 |
|   Register               |    <0.001 |    19816 |    126800 |           15.63 |
|   F7/F8 Muxes            |    <0.001 |      683 |     63400 |            1.08 |
|   LUT as Shift Register  |    <0.001 |        3 |     19000 |            0.02 |
|   Others                 |     0.000 |     1369 |       --- |             --- |
| Signals                  |     0.039 |    51520 |       --- |             --- |
| Block RAM                |     0.075 |     69.5 |       135 |           51.48 |
| MMCM                     |     0.122 |        1 |         6 |           16.67 |
| PLL                      |     0.428 |        3 |         6 |           50.00 |
| DSPs                     |     0.002 |        7 |       240 |            2.92 |
| I/O                      |     0.387 |      124 |       210 |           59.05 |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     1.244 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.261 |       0.240 |      0.021 |
| Vccaux    |       1.800 |     0.335 |       0.317 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.177 |       0.173 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.006 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------+-----------------+
| Clock              | Domain                                | Constraint (ns) |
+--------------------+---------------------------------------+-----------------+
| clk_75_clk_wiz_0   | clock_divider/inst/clk_75_clk_wiz_0   |            13.3 |
| clk_core           | clk_gen/clk_core                      |            20.0 |
| clkfb              | clk_gen/clkfb                         |            10.0 |
| clkfbout_clk_wiz_0 | clock_divider/inst/clkfbout_clk_wiz_0 |            40.0 |
| soc_s7pll0_clkout0 | ddr2/ldc/soc_s7pll0_clkout0           |            10.0 |
| soc_s7pll0_clkout1 | ddr2/ldc/soc_s7pll0_clkout1           |             5.0 |
| soc_s7pll0_clkout2 | ddr2/ldc/soc_s7pll0_clkout2           |             5.0 |
| soc_s7pll1_clkout  | ddr2/ldc/soc_s7pll1_clkout            |             5.0 |
| sys_clk_pin        | clk                                   |            10.0 |
| sys_clk_pin        | clk_IBUF                              |            10.0 |
| tck_dmi            | tap/dmi_tck                           |           100.0 |
| tck_dtmcs          | tap/dtmcs_reg[0]_0                    |           100.0 |
| tck_idcode         | tap/idcode_tck                        |           100.0 |
| vns_pll_fb0        | ddr2/ldc/vns_pll_fb0                  |            10.0 |
| vns_pll_fb1        | ddr2/ldc/vns_pll_fb1                  |            10.0 |
+--------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| rvfpga                  |     1.132 |
|   cdc                   |     0.006 |
|     i_axi_cdc           |     0.006 |
|       i_cdc_fifo_gray_r |     0.004 |
|       i_cdc_fifo_gray_w |     0.001 |
|   clk_gen               |     0.147 |
|   clock_divider         |     0.122 |
|     inst                |     0.122 |
|   ddr2                  |     0.545 |
|     ldc                 |     0.545 |
|       IOBUF             |     0.007 |
|       IOBUFDS           |     0.005 |
|       IOBUFDS_1         |     0.005 |
|       IOBUF_1           |     0.009 |
|       IOBUF_10          |     0.007 |
|       IOBUF_11          |     0.009 |
|       IOBUF_12          |     0.009 |
|       IOBUF_13          |     0.007 |
|       IOBUF_14          |     0.007 |
|       IOBUF_15          |     0.007 |
|       IOBUF_2           |     0.007 |
|       IOBUF_3           |     0.009 |
|       IOBUF_4           |     0.009 |
|       IOBUF_5           |     0.007 |
|       IOBUF_6           |     0.007 |
|       IOBUF_7           |     0.007 |
|       IOBUF_8           |     0.007 |
|       IOBUF_9           |     0.009 |
|       OBUFDS            |     0.008 |
|       serv_rf_top       |     0.004 |
|   swervolf              |     0.131 |
|     axi2wb              |     0.001 |
|     axi_intercon        |     0.003 |
|       axi_xbar          |     0.003 |
|     bootrom             |     0.002 |
|       ram               |     0.002 |
|     rojobot_control     |     0.026 |
|       map_colorizer     |     0.004 |
|       map_muxer         |     0.003 |
|       robot             |     0.004 |
|       robot_icon_v2     |     0.011 |
|       title_colorizer   |     0.002 |
|     swerv_eh1           |     0.091 |
|       mem               |     0.047 |
|       swerv             |     0.044 |
|     syscon              |     0.001 |
|     vga_controller      |     0.002 |
|       vga_dtg_inst      |     0.002 |
+-------------------------+-----------+


