// Seed: 3342198394
module module_0 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input tri id_6,
    output wire id_7,
    output supply0 id_8,
    output supply0 id_9
);
  logic id_11;
  ;
  assign module_1.id_3 = 0;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1[-1 'h0 -  -1 'b0 : -1 'h0],
    input supply1 id_2,
    input supply0 id_3,
    output logic id_4,
    output tri1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    input wor id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13
);
  parameter id_15 = 1;
  wire id_16;
  assign id_1 = id_10;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_10,
      id_9,
      id_3,
      id_11,
      id_5,
      id_5,
      id_1
  );
  always id_4 = 1'b0;
  assign {id_0} = 1;
  logic id_17, id_18 = -1'h0;
endmodule
