C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\synlog\report\div00_div0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  div00  -flow mapping  -multisrs  -oedif  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.edi   -freq 100.000   C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\synwork\div00_div0_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\syntmp\div00_div0.plg  -osyn  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\div00_div0.srm  -prjdir  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\  -prjname  proj_1  -log  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00\div0\synlog\div00_div0_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\div0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\div00_div0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module div00 -flow mapping -multisrs -oedif ..\div00_div0.edi -freq 100.000 ..\synwork\div00_div0_prem.srd -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam div00_div0.plg -osyn ..\div00_div0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\div00_div0_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\div00_div0.edi|io:o|time:1567432424|size:46536|exec:0|csum:
file:..\synwork\div00_div0_prem.srd|io:i|time:1567432421|size:4149|exec:0|csum:143B12B97DA85087456CAD79A4EB552E
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554127688|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554127688|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:div00_div0.plg|io:o|time:1567432424|size:312|exec:0|csum:
file:..\div00_div0.srm|io:o|time:1567432423|size:11829|exec:0|csum:
file:..\synlog\div00_div0_fpga_mapper.srr|io:o|time:1567432424|size:14072|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554304184|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
