INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NIKHIL/Latches_SR/Latches_SR.srcs/sources_1/new/srlatches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlatches
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NIKHIL/Latches_SR/Latches_SR.srcs/sim_1/new/srlatch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlatch_tb
