
*** Running vivado
    with args -log contador_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source contador_ip_v1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source contador_ip_v1_0.tcl -notrace
Command: synth_design -top contador_ip_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17244 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.922 ; gain = 96.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'contador_ip_v1_0' [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0.vhd:49]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contador_ip_v1_0_S00_AXI' declared at 'c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0_S00_AXI.vhd:5' bound to instance 'contador_ip_v1_0_S00_AXI_inst' of component 'contador_ip_v1_0_S00_AXI' [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'contador_ip_v1_0_S00_AXI' [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0_S00_AXI.vhd:86]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-226] default block is never used [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0_S00_AXI.vhd:353]
INFO: [Synth 8-638] synthesizing module 'lab3_user_logic' [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/src/lab3_user_logic.vhd:22]
	Parameter LED_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lab3_user_logic' (1#1) [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/src/lab3_user_logic.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0_S00_AXI.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'contador_ip_v1_0_S00_AXI' (2#1) [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0_S00_AXI.vhd:86]
WARNING: [Synth 8-3848] Net LED in module/entity contador_ip_v1_0 does not have driver. [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'contador_ip_v1_0' (3#1) [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/hdl/contador_ip_v1_0.vhd:49]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design contador_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design contador_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design contador_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design contador_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design contador_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design contador_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[3]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[2]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[1]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 465.934 ; gain = 151.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 465.934 ; gain = 151.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 465.934 ; gain = 151.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 465.934 ; gain = 151.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module contador_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element contador_ip_v1_0_S00_AXI_inst/U1/LED_reg was removed.  [c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/contador_ip_1.0/src/lab3_user_logic.vhd:29]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[3]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[2]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[1]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port LED[0]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design contador_ip_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\contador_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'contador_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'contador_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\contador_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'contador_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'contador_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\contador_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (contador_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module contador_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (contador_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module contador_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (contador_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module contador_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (contador_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module contador_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (contador_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module contador_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (contador_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module contador_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (contador_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module contador_ip_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     3|
|5     |LUT4  |    18|
|6     |LUT6  |    33|
|7     |FDRE  |   167|
|8     |FDSE  |     2|
|9     |IBUF  |    47|
|10    |OBUF  |    41|
|11    |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |   318|
|2     |  contador_ip_v1_0_S00_AXI_inst |contador_ip_v1_0_S00_AXI |   225|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.004 ; gain = 316.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 737.234 ; gain = 435.801
INFO: [Common 17-1381] The checkpoint 'c:/Users/dev_fw/Desktop/CESE/vivado/lab2/contador_ip/ip_repo/edit_contador_ip_v1_0.runs/synth_1/contador_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file contador_ip_v1_0_utilization_synth.rpt -pb contador_ip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 737.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 11 17:11:37 2022...
