// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write,
        ap_ce,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        res_stream_V_data_0_V_blk_n,
        res_stream_V_data_1_V_blk_n,
        res_stream_V_data_2_V_blk_n,
        res_stream_V_data_3_V_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [7:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [7:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [7:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;
input   ap_ce;
input  [7:0] in_elem_data_0_V_read;
input  [7:0] in_elem_data_1_V_read;
input  [7:0] in_elem_data_2_V_read;
input  [7:0] in_elem_data_3_V_read;
output   res_stream_V_data_0_V_blk_n;
output   res_stream_V_data_1_V_blk_n;
output   res_stream_V_data_2_V_blk_n;
output   res_stream_V_data_3_V_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;
reg res_stream_V_data_0_V_blk_n;
reg res_stream_V_data_1_V_blk_n;
reg res_stream_V_data_2_V_blk_n;
reg res_stream_V_data_3_V_blk_n;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    io_acc_block_signal_op172;
reg   [0:0] and_ln289_8_reg_1085;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter19_reg;
reg    ap_block_state21_pp0_stage0_iter20;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] kernel_data_V_4_4;
reg   [7:0] kernel_data_V_4_5;
reg   [7:0] kernel_data_V_4_6;
reg   [7:0] kernel_data_V_4_7;
reg   [7:0] kernel_data_V_4_8;
reg   [7:0] kernel_data_V_4_9;
reg   [7:0] kernel_data_V_4_10;
reg   [7:0] kernel_data_V_4_11;
reg   [7:0] kernel_data_V_4_16;
reg   [7:0] kernel_data_V_4_17;
reg   [7:0] kernel_data_V_4_18;
reg   [7:0] kernel_data_V_4_19;
reg   [7:0] kernel_data_V_4_20;
reg   [7:0] kernel_data_V_4_21;
reg   [7:0] kernel_data_V_4_22;
reg   [7:0] kernel_data_V_4_23;
reg   [7:0] kernel_data_V_4_28;
reg   [7:0] kernel_data_V_4_29;
reg   [7:0] kernel_data_V_4_30;
reg   [7:0] kernel_data_V_4_31;
reg   [7:0] kernel_data_V_4_32;
reg   [7:0] kernel_data_V_4_33;
reg   [7:0] kernel_data_V_4_34;
reg   [7:0] kernel_data_V_4_35;
reg   [31:0] sX_5;
reg   [31:0] sY_5;
reg   [31:0] pY_5;
reg   [31:0] pX_5;
reg   [7:0] kernel_data_V_4_27_ret_reg_905;
reg   [7:0] kernel_data_V_4_26_ret_reg_910;
reg   [7:0] kernel_data_V_4_25_ret_reg_915;
reg   [7:0] kernel_data_V_4_24_ret_reg_920;
reg   [7:0] kernel_data_V_4_15_ret_reg_925;
reg   [7:0] kernel_data_V_4_14_ret_reg_930;
reg   [7:0] kernel_data_V_4_13_ret_reg_935;
reg   [7:0] kernel_data_V_4_12_ret_reg_940;
reg   [7:0] kernel_data_V_4_3_ret_reg_945;
reg   [7:0] kernel_data_V_4_2_ret_reg_950;
reg   [7:0] kernel_data_V_4_1_ret_reg_955;
reg   [7:0] kernel_data_V_4_0_ret_reg_960;
reg   [7:0] kernel_data_V_4_4_ret_reg_965;
reg   [7:0] kernel_data_V_4_5_ret_reg_970;
reg   [7:0] kernel_data_V_4_6_ret_reg_975;
reg   [7:0] kernel_data_V_4_7_ret_reg_980;
reg   [7:0] kernel_data_V_4_8_ret_reg_985;
reg   [7:0] kernel_data_V_4_9_ret_reg_990;
reg   [7:0] kernel_data_V_4_10_ret_reg_995;
reg   [7:0] kernel_data_V_4_11_ret_reg_1000;
reg   [7:0] kernel_data_V_4_16_ret_reg_1005;
reg   [7:0] kernel_data_V_4_17_ret_reg_1010;
reg   [7:0] kernel_data_V_4_18_ret_reg_1015;
reg   [7:0] kernel_data_V_4_19_ret_reg_1020;
reg   [7:0] kernel_data_V_4_20_ret_reg_1025;
reg   [7:0] kernel_data_V_4_21_ret_reg_1030;
reg   [7:0] kernel_data_V_4_22_ret_reg_1035;
reg   [7:0] kernel_data_V_4_23_ret_reg_1040;
reg   [7:0] kernel_data_V_4_28_ret_reg_1045;
reg   [7:0] kernel_data_V_4_29_ret_reg_1050;
reg   [7:0] kernel_data_V_4_30_ret_reg_1055;
reg   [7:0] kernel_data_V_4_31_ret_reg_1060;
reg   [7:0] kernel_data_V_4_32_ret_reg_1065;
reg   [7:0] kernel_data_V_4_33_ret_reg_1070;
reg   [7:0] kernel_data_V_4_34_ret_reg_1075;
reg   [7:0] kernel_data_V_4_35_ret_reg_1080;
wire   [0:0] and_ln289_8_fu_789_p2;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter2_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter3_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter4_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter5_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter6_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter7_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter8_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter9_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter10_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter11_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter12_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter13_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter14_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter15_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter16_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter17_reg;
reg   [0:0] and_ln289_8_reg_1085_pp0_iter18_reg;
wire   [0:0] icmp_ln313_fu_795_p2;
reg   [0:0] icmp_ln313_reg_1089;
wire   [31:0] select_ln323_fu_869_p3;
wire   [0:0] icmp_ln317_fu_845_p2;
reg   [7:0] res_out_0_V_reg_1101;
reg   [7:0] res_out_1_V_reg_1106;
reg   [7:0] res_out_2_V_reg_1111;
reg   [7:0] res_out_3_V_reg_1116;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_0;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_1;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_2;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_3;
reg    grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call0;
reg    ap_block_state21_pp0_stage0_iter20_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
reg    call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_start;
wire    call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_done;
wire    call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_idle;
wire    call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_ready;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_0;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_1;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_2;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_3;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_4;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_5;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_6;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_7;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_8;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_9;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_10;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_11;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_12;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_13;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_14;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_15;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_16;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_17;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_18;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_19;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_20;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_21;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_22;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_23;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_24;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_25;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_26;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_27;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_28;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_29;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_30;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_31;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_32;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_33;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_34;
wire   [7:0] call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_35;
reg    call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call32;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call32;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call32;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call32;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call32;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call32;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call32;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call32;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call32;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call32;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call32;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call32;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call32;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call32;
reg    ap_block_state21_pp0_stage0_iter20_ignore_call32;
reg    ap_block_pp0_stage0_11001_ignoreCallOp50;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_206;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_206;
reg   [31:0] ap_phi_reg_pp0_iter2_storemerge_reg_206;
wire   [31:0] select_ln328_fu_819_p3;
reg   [31:0] ap_sig_allocacmp_sY_5_load;
wire   [31:0] add_ln321_fu_851_p2;
wire   [31:0] add_ln326_fu_801_p2;
reg    ap_block_pp0_stage0_01001;
wire   [30:0] tmp_fu_741_p4;
wire   [30:0] tmp_4506_fu_761_p4;
wire   [0:0] icmp_ln289_fu_721_p2;
wire   [0:0] icmp_ln289_10_fu_731_p2;
wire   [0:0] icmp_ln289_11_fu_751_p2;
wire   [0:0] icmp_ln289_12_fu_771_p2;
wire   [0:0] and_ln289_7_fu_783_p2;
wire   [0:0] and_ln289_fu_777_p2;
wire   [31:0] add_ln328_fu_813_p2;
wire   [31:0] add_ln323_fu_863_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to19;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1224;
reg    ap_condition_1293;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 kernel_data_V_4_4 = 8'd0;
#0 kernel_data_V_4_5 = 8'd0;
#0 kernel_data_V_4_6 = 8'd0;
#0 kernel_data_V_4_7 = 8'd0;
#0 kernel_data_V_4_8 = 8'd0;
#0 kernel_data_V_4_9 = 8'd0;
#0 kernel_data_V_4_10 = 8'd0;
#0 kernel_data_V_4_11 = 8'd0;
#0 kernel_data_V_4_16 = 8'd0;
#0 kernel_data_V_4_17 = 8'd0;
#0 kernel_data_V_4_18 = 8'd0;
#0 kernel_data_V_4_19 = 8'd0;
#0 kernel_data_V_4_20 = 8'd0;
#0 kernel_data_V_4_21 = 8'd0;
#0 kernel_data_V_4_22 = 8'd0;
#0 kernel_data_V_4_23 = 8'd0;
#0 kernel_data_V_4_28 = 8'd0;
#0 kernel_data_V_4_29 = 8'd0;
#0 kernel_data_V_4_30 = 8'd0;
#0 kernel_data_V_4_31 = 8'd0;
#0 kernel_data_V_4_32 = 8'd0;
#0 kernel_data_V_4_33 = 8'd0;
#0 kernel_data_V_4_34 = 8'd0;
#0 kernel_data_V_4_35 = 8'd0;
#0 sX_5 = 32'd0;
#0 sY_5 = 32'd0;
#0 pY_5 = 32'd0;
#0 pX_5 = 32'd0;
end

dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0 grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(kernel_data_V_4_0_ret_reg_960),
    .data_1_V_read(kernel_data_V_4_1_ret_reg_955),
    .data_2_V_read(kernel_data_V_4_2_ret_reg_950),
    .data_3_V_read(kernel_data_V_4_3_ret_reg_945),
    .data_4_V_read(kernel_data_V_4_4_ret_reg_965),
    .data_5_V_read(kernel_data_V_4_5_ret_reg_970),
    .data_6_V_read(kernel_data_V_4_6_ret_reg_975),
    .data_7_V_read(kernel_data_V_4_7_ret_reg_980),
    .data_8_V_read(kernel_data_V_4_8_ret_reg_985),
    .data_9_V_read(kernel_data_V_4_9_ret_reg_990),
    .data_10_V_read(kernel_data_V_4_10_ret_reg_995),
    .data_11_V_read(kernel_data_V_4_11_ret_reg_1000),
    .data_12_V_read(kernel_data_V_4_12_ret_reg_940),
    .data_13_V_read(kernel_data_V_4_13_ret_reg_935),
    .data_14_V_read(kernel_data_V_4_14_ret_reg_930),
    .data_15_V_read(kernel_data_V_4_15_ret_reg_925),
    .data_16_V_read(kernel_data_V_4_16_ret_reg_1005),
    .data_17_V_read(kernel_data_V_4_17_ret_reg_1010),
    .data_18_V_read(kernel_data_V_4_18_ret_reg_1015),
    .data_19_V_read(kernel_data_V_4_19_ret_reg_1020),
    .data_20_V_read(kernel_data_V_4_20_ret_reg_1025),
    .data_21_V_read(kernel_data_V_4_21_ret_reg_1030),
    .data_22_V_read(kernel_data_V_4_22_ret_reg_1035),
    .data_23_V_read(kernel_data_V_4_23_ret_reg_1040),
    .data_24_V_read(kernel_data_V_4_24_ret_reg_920),
    .data_25_V_read(kernel_data_V_4_25_ret_reg_915),
    .data_26_V_read(kernel_data_V_4_26_ret_reg_910),
    .data_27_V_read(kernel_data_V_4_27_ret_reg_905),
    .data_28_V_read(kernel_data_V_4_28_ret_reg_1045),
    .data_29_V_read(kernel_data_V_4_29_ret_reg_1050),
    .data_30_V_read(kernel_data_V_4_30_ret_reg_1055),
    .data_31_V_read(kernel_data_V_4_31_ret_reg_1060),
    .data_32_V_read(kernel_data_V_4_32_ret_reg_1065),
    .data_33_V_read(kernel_data_V_4_33_ret_reg_1070),
    .data_34_V_read(kernel_data_V_4_34_ret_reg_1075),
    .data_35_V_read(kernel_data_V_4_35_ret_reg_1080),
    .ap_return_0(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_3),
    .ap_ce(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_ce)
);

shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_start),
    .ap_done(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_done),
    .ap_idle(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_idle),
    .ap_ready(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .kernel_window_4_V_read(kernel_data_V_4_4),
    .kernel_window_5_V_read(kernel_data_V_4_5),
    .kernel_window_6_V_read(kernel_data_V_4_6),
    .kernel_window_7_V_read(kernel_data_V_4_7),
    .kernel_window_8_V_read(kernel_data_V_4_8),
    .kernel_window_9_V_read(kernel_data_V_4_9),
    .kernel_window_10_V_read(kernel_data_V_4_10),
    .kernel_window_11_V_read(kernel_data_V_4_11),
    .kernel_window_16_V_read(kernel_data_V_4_16),
    .kernel_window_17_V_read(kernel_data_V_4_17),
    .kernel_window_18_V_read(kernel_data_V_4_18),
    .kernel_window_19_V_read(kernel_data_V_4_19),
    .kernel_window_20_V_read(kernel_data_V_4_20),
    .kernel_window_21_V_read(kernel_data_V_4_21),
    .kernel_window_22_V_read(kernel_data_V_4_22),
    .kernel_window_23_V_read(kernel_data_V_4_23),
    .kernel_window_28_V_read(kernel_data_V_4_28),
    .kernel_window_29_V_read(kernel_data_V_4_29),
    .kernel_window_30_V_read(kernel_data_V_4_30),
    .kernel_window_31_V_read(kernel_data_V_4_31),
    .kernel_window_32_V_read(kernel_data_V_4_32),
    .kernel_window_33_V_read(kernel_data_V_4_33),
    .kernel_window_34_V_read(kernel_data_V_4_34),
    .kernel_window_35_V_read(kernel_data_V_4_35),
    .ap_return_0(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_0),
    .ap_return_1(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_1),
    .ap_return_2(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_2),
    .ap_return_3(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_3),
    .ap_return_4(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_4),
    .ap_return_5(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_5),
    .ap_return_6(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_6),
    .ap_return_7(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_7),
    .ap_return_8(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_8),
    .ap_return_9(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_9),
    .ap_return_10(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_10),
    .ap_return_11(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_11),
    .ap_return_12(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_12),
    .ap_return_13(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_13),
    .ap_return_14(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_14),
    .ap_return_15(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_15),
    .ap_return_16(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_16),
    .ap_return_17(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_17),
    .ap_return_18(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_18),
    .ap_return_19(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_19),
    .ap_return_20(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_20),
    .ap_return_21(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_21),
    .ap_return_22(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_22),
    .ap_return_23(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_23),
    .ap_return_24(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_24),
    .ap_return_25(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_25),
    .ap_return_26(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_26),
    .ap_return_27(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_27),
    .ap_return_28(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_28),
    .ap_return_29(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_29),
    .ap_return_30(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_30),
    .ap_return_31(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_31),
    .ap_return_32(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_32),
    .ap_return_33(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_33),
    .ap_return_34(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_34),
    .ap_return_35(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_35),
    .ap_ce(call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1224)) begin
        if (((icmp_ln317_fu_845_p2 == 1'd1) & (icmp_ln313_fu_795_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_206 <= 32'd0;
        end else if (((icmp_ln317_fu_845_p2 == 1'd0) & (icmp_ln313_fu_795_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_206 <= select_ln323_fu_869_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_206 <= ap_phi_reg_pp0_iter1_storemerge_reg_206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1224)) begin
        if ((icmp_ln313_fu_795_p2 == 1'd1)) begin
            pX_5 <= 32'd0;
        end else if ((icmp_ln313_fu_795_p2 == 1'd0)) begin
            pX_5 <= add_ln326_fu_801_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1293)) begin
        if ((icmp_ln317_fu_845_p2 == 1'd1)) begin
            pY_5 <= 32'd0;
        end else if ((icmp_ln317_fu_845_p2 == 1'd0)) begin
            pY_5 <= add_ln321_fu_851_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1224)) begin
        if ((icmp_ln313_fu_795_p2 == 1'd1)) begin
            sX_5 <= 32'd0;
        end else if ((icmp_ln313_fu_795_p2 == 1'd0)) begin
            sX_5 <= select_ln328_fu_819_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln289_8_reg_1085 <= and_ln289_8_fu_789_p2;
        icmp_ln313_reg_1089 <= icmp_ln313_fu_795_p2;
        kernel_data_V_4_0_ret_reg_960 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_0;
        kernel_data_V_4_10_ret_reg_995 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_18;
        kernel_data_V_4_11_ret_reg_1000 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_19;
        kernel_data_V_4_12_ret_reg_940 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_4;
        kernel_data_V_4_13_ret_reg_935 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_5;
        kernel_data_V_4_14_ret_reg_930 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_6;
        kernel_data_V_4_15_ret_reg_925 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_7;
        kernel_data_V_4_16_ret_reg_1005 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_20;
        kernel_data_V_4_17_ret_reg_1010 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_21;
        kernel_data_V_4_18_ret_reg_1015 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_22;
        kernel_data_V_4_19_ret_reg_1020 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_23;
        kernel_data_V_4_1_ret_reg_955 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_1;
        kernel_data_V_4_20_ret_reg_1025 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_24;
        kernel_data_V_4_21_ret_reg_1030 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_25;
        kernel_data_V_4_22_ret_reg_1035 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_26;
        kernel_data_V_4_23_ret_reg_1040 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_27;
        kernel_data_V_4_24_ret_reg_920 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_8;
        kernel_data_V_4_25_ret_reg_915 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_9;
        kernel_data_V_4_26_ret_reg_910 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_10;
        kernel_data_V_4_27_ret_reg_905 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_11;
        kernel_data_V_4_28_ret_reg_1045 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_28;
        kernel_data_V_4_29_ret_reg_1050 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_29;
        kernel_data_V_4_2_ret_reg_950 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_2;
        kernel_data_V_4_30_ret_reg_1055 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_30;
        kernel_data_V_4_31_ret_reg_1060 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_31;
        kernel_data_V_4_32_ret_reg_1065 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_32;
        kernel_data_V_4_33_ret_reg_1070 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_33;
        kernel_data_V_4_34_ret_reg_1075 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_34;
        kernel_data_V_4_35_ret_reg_1080 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_35;
        kernel_data_V_4_3_ret_reg_945 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_3;
        kernel_data_V_4_4_ret_reg_965 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_12;
        kernel_data_V_4_5_ret_reg_970 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_13;
        kernel_data_V_4_6_ret_reg_975 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_14;
        kernel_data_V_4_7_ret_reg_980 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_15;
        kernel_data_V_4_8_ret_reg_985 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_16;
        kernel_data_V_4_9_ret_reg_990 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln289_8_reg_1085_pp0_iter10_reg <= and_ln289_8_reg_1085_pp0_iter9_reg;
        and_ln289_8_reg_1085_pp0_iter11_reg <= and_ln289_8_reg_1085_pp0_iter10_reg;
        and_ln289_8_reg_1085_pp0_iter12_reg <= and_ln289_8_reg_1085_pp0_iter11_reg;
        and_ln289_8_reg_1085_pp0_iter13_reg <= and_ln289_8_reg_1085_pp0_iter12_reg;
        and_ln289_8_reg_1085_pp0_iter14_reg <= and_ln289_8_reg_1085_pp0_iter13_reg;
        and_ln289_8_reg_1085_pp0_iter15_reg <= and_ln289_8_reg_1085_pp0_iter14_reg;
        and_ln289_8_reg_1085_pp0_iter16_reg <= and_ln289_8_reg_1085_pp0_iter15_reg;
        and_ln289_8_reg_1085_pp0_iter17_reg <= and_ln289_8_reg_1085_pp0_iter16_reg;
        and_ln289_8_reg_1085_pp0_iter18_reg <= and_ln289_8_reg_1085_pp0_iter17_reg;
        and_ln289_8_reg_1085_pp0_iter19_reg <= and_ln289_8_reg_1085_pp0_iter18_reg;
        and_ln289_8_reg_1085_pp0_iter2_reg <= and_ln289_8_reg_1085;
        and_ln289_8_reg_1085_pp0_iter3_reg <= and_ln289_8_reg_1085_pp0_iter2_reg;
        and_ln289_8_reg_1085_pp0_iter4_reg <= and_ln289_8_reg_1085_pp0_iter3_reg;
        and_ln289_8_reg_1085_pp0_iter5_reg <= and_ln289_8_reg_1085_pp0_iter4_reg;
        and_ln289_8_reg_1085_pp0_iter6_reg <= and_ln289_8_reg_1085_pp0_iter5_reg;
        and_ln289_8_reg_1085_pp0_iter7_reg <= and_ln289_8_reg_1085_pp0_iter6_reg;
        and_ln289_8_reg_1085_pp0_iter8_reg <= and_ln289_8_reg_1085_pp0_iter7_reg;
        and_ln289_8_reg_1085_pp0_iter9_reg <= and_ln289_8_reg_1085_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_206 <= ap_phi_reg_pp0_iter0_storemerge_reg_206;
        kernel_data_V_4_10 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_18;
        kernel_data_V_4_11 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_19;
        kernel_data_V_4_16 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_20;
        kernel_data_V_4_17 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_21;
        kernel_data_V_4_18 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_22;
        kernel_data_V_4_19 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_23;
        kernel_data_V_4_20 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_24;
        kernel_data_V_4_21 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_25;
        kernel_data_V_4_22 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_26;
        kernel_data_V_4_23 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_27;
        kernel_data_V_4_28 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_28;
        kernel_data_V_4_29 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_29;
        kernel_data_V_4_30 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_30;
        kernel_data_V_4_31 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_31;
        kernel_data_V_4_32 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_32;
        kernel_data_V_4_33 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_33;
        kernel_data_V_4_34 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_34;
        kernel_data_V_4_35 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_35;
        kernel_data_V_4_4 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_12;
        kernel_data_V_4_5 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_13;
        kernel_data_V_4_6 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_14;
        kernel_data_V_4_7 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_15;
        kernel_data_V_4_8 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_16;
        kernel_data_V_4_9 <= call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_return_17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_8_reg_1085_pp0_iter18_reg))) begin
        res_out_0_V_reg_1101 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_0;
        res_out_1_V_reg_1106 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_1;
        res_out_2_V_reg_1111 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_2;
        res_out_3_V_reg_1116 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln313_reg_1089 == 1'd1))) begin
        sY_5 <= ap_phi_reg_pp0_iter2_storemerge_reg_206;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to19 = 1'b1;
    end else begin
        ap_idle_pp0_0to19 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to19 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln313_reg_1089 == 1'd1))) begin
        ap_sig_allocacmp_sY_5_load = ap_phi_reg_pp0_iter2_storemerge_reg_206;
    end else begin
        ap_sig_allocacmp_sY_5_load = sY_5;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp50))) begin
        call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_ce = 1'b1;
    end else begin
        call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_start = 1'b1;
    end else begin
        call_ret4_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s_fu_257_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125))) begin
        grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0_fu_217_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln321_fu_851_p2 = (pY_5 + 32'd1);

assign add_ln323_fu_863_p2 = (ap_sig_allocacmp_sY_5_load + 32'd1);

assign add_ln326_fu_801_p2 = (pX_5 + 32'd1);

assign add_ln328_fu_813_p2 = (sX_5 + 32'd1);

assign and_ln289_7_fu_783_p2 = (icmp_ln289_12_fu_771_p2 & icmp_ln289_11_fu_751_p2);

assign and_ln289_8_fu_789_p2 = (and_ln289_fu_777_p2 & and_ln289_7_fu_783_p2);

assign and_ln289_fu_777_p2 = (icmp_ln289_fu_721_p2 & icmp_ln289_10_fu_731_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op172 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op172 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op172 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp50 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op172 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op172 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call32 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp0_stage0_iter20 = ((io_acc_block_signal_op172 == 1'b0) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg));
end

always @ (*) begin
    ap_block_state21_pp0_stage0_iter20_ignore_call0 = ((io_acc_block_signal_op172 == 1'b0) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg));
end

always @ (*) begin
    ap_block_state21_pp0_stage0_iter20_ignore_call32 = ((io_acc_block_signal_op172 == 1'b0) & (1'd1 == and_ln289_8_reg_1085_pp0_iter19_reg));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1224 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1293 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln313_fu_795_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_storemerge_reg_206 = 'bx;

assign icmp_ln289_10_fu_731_p2 = ((ap_sig_allocacmp_sY_5_load == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_11_fu_751_p2 = (($signed(tmp_fu_741_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_12_fu_771_p2 = (($signed(tmp_4506_fu_761_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_721_p2 = ((sX_5 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_795_p2 = ((pX_5 == 32'd65) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_845_p2 = ((pY_5 == 32'd13) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op172 = (res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = res_out_0_V_reg_1101;

assign res_stream_V_data_1_V_din = res_out_1_V_reg_1106;

assign res_stream_V_data_2_V_din = res_out_2_V_reg_1111;

assign res_stream_V_data_3_V_din = res_out_3_V_reg_1116;

assign select_ln323_fu_869_p3 = ((icmp_ln289_10_fu_731_p2[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_863_p2);

assign select_ln328_fu_819_p3 = ((icmp_ln289_fu_721_p2[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_813_p2);

assign tmp_4506_fu_761_p4 = {{pX_5[31:1]}};

assign tmp_fu_741_p4 = {{pY_5[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s
