Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
