
Insudose.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015fd0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  08016110  08016110  00017110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080167d4  080167d4  000177d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080167dc  080167dc  000177dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080167e0  080167e0  000177e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002ec  20000008  080167e4  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  200002f4  08016ad0  000182f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  2000032c  08016b05  0001832c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000105c  20000340  08016b16  00018340  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000139c  08016b16  0001839c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0001a000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  0001a000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  08016b16  000191e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0003d14c  00000000  00000000  00019a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000095f9  00000000  00000000  00056be3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000035e8  00000000  00000000  000601e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000028cd  00000000  00000000  000637c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0003702d  00000000  00000000  00066095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000473f2  00000000  00000000  0009d0c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0010fae1  00000000  00000000  000e44b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001f3f95  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000ee10  00000000  00000000  001f3fd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000070  00000000  00000000  00202de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000340 	.word	0x20000340
 800015c:	00000000 	.word	0x00000000
 8000160:	080160f8 	.word	0x080160f8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000344 	.word	0x20000344
 800017c:	080160f8 	.word	0x080160f8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b92:	463b      	mov	r3, r7
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
 8000ba0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ba2:	4b29      	ldr	r3, [pc, #164]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000ba4:	4a29      	ldr	r2, [pc, #164]	@ (8000c4c <MX_ADC1_Init+0xc0>)
 8000ba6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ba8:	4b27      	ldr	r3, [pc, #156]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bae:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bb4:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bba:	4b23      	ldr	r3, [pc, #140]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bc0:	4b21      	ldr	r3, [pc, #132]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 8000bc6:	4b20      	ldr	r3, [pc, #128]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be6:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c02:	4811      	ldr	r0, [pc, #68]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000c04:	f002 fb48 	bl	8003298 <HAL_ADC_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000c0e:	f001 fd7f 	bl	8002710 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_ADC1_Init+0xc4>)
 8000c14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c16:	2306      	movs	r3, #6
 8000c18:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c1e:	237f      	movs	r3, #127	@ 0x7f
 8000c20:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c22:	2304      	movs	r3, #4
 8000c24:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4806      	ldr	r0, [pc, #24]	@ (8000c48 <MX_ADC1_Init+0xbc>)
 8000c30:	f002 fc7e 	bl	8003530 <HAL_ADC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c3a:	f001 fd69 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	2000035c 	.word	0x2000035c
 8000c4c:	50040000 	.word	0x50040000
 8000c50:	19200040 	.word	0x19200040

08000c54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 030c 	add.w	r3, r7, #12
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca8 <HAL_ADC_MspInit+0x54>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d113      	bne.n	8000c9e <HAL_ADC_MspInit+0x4a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c76:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c7a:	f7ff ff6d 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f7ff ff6a 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = BATT_Pin;
 8000c84:	2302      	movs	r3, #2
 8000c86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATT_GPIO_Port, &GPIO_InitStruct);
 8000c90:	f107 030c 	add.w	r3, r7, #12
 8000c94:	4619      	mov	r1, r3
 8000c96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c9a:	f003 f9a9 	bl	8003ff0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	3720      	adds	r7, #32
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	50040000 	.word	0x50040000

08000cac <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000cac:	b5b0      	push	{r4, r5, r7, lr}
 8000cae:	b088      	sub	sp, #32
 8000cb0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <APPD_EnableCPU2+0x34>)
 8000cb4:	1d3c      	adds	r4, r7, #4
 8000cb6:	461d      	mov	r5, r3
 8000cb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cc0:	c403      	stmia	r4!, {r0, r1}
 8000cc2:	8022      	strh	r2, [r4, #0]
 8000cc4:	3402      	adds	r4, #2
 8000cc6:	0c13      	lsrs	r3, r2, #16
 8000cc8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000cca:	f010 fcd1 	bl	8011670 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f00f ff5e 	bl	8010b92 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000cd6:	bf00      	nop
}
 8000cd8:	3720      	adds	r7, #32
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	08016110 	.word	0x08016110

08000ce4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000cec:	4b07      	ldr	r3, [pc, #28]	@ (8000d0c <LL_C2_PWR_SetPowerMode+0x28>)
 8000cee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cf2:	f023 0207 	bic.w	r2, r3, #7
 8000cf6:	4905      	ldr	r1, [pc, #20]	@ (8000d0c <LL_C2_PWR_SetPowerMode+0x28>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	58000400 	.word	0x58000400

08000d10 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000d18:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <LL_EXTI_EnableIT_32_63+0x24>)
 8000d1a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000d1e:	4905      	ldr	r1, [pc, #20]	@ (8000d34 <LL_EXTI_EnableIT_32_63+0x24>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4313      	orrs	r3, r2
 8000d24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	58000800 	.word	0x58000800

08000d38 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d44:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000d46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000d4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d52:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	cafecafe 	.word	0xcafecafe

08000d74 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000d7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000d86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	608b      	str	r3, [r1, #8]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000da0:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <LL_DBGMCU_GetDeviceID+0x18>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e0042000 	.word	0xe0042000

08000db8 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000dbc:	4b04      	ldr	r3, [pc, #16]	@ (8000dd0 <LL_DBGMCU_GetRevisionID+0x18>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	0c1b      	lsrs	r3, r3, #16
 8000dc2:	b29b      	uxth	r3, r3
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e0042000 	.word	0xe0042000

08000dd4 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000dd8:	4b05      	ldr	r3, [pc, #20]	@ (8000df0 <LL_LPM_EnableSleep+0x1c>)
 8000dda:	691b      	ldr	r3, [r3, #16]
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <LL_LPM_EnableSleep+0x1c>)
 8000dde:	f023 0304 	bic.w	r3, r3, #4
 8000de2:	6113      	str	r3, [r2, #16]
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	22ff      	movs	r2, #255	@ 0xff
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	b083      	sub	sp, #12
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	22ca      	movs	r2, #202	@ 0xca
 8000e1a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2253      	movs	r2, #83	@ 0x53
 8000e20:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e22:	bf00      	nop
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	b083      	sub	sp, #12
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
 8000e36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	f023 0207 	bic.w	r2, r3, #7
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	431a      	orrs	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	609a      	str	r2, [r3, #8]
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000e58:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <MX_APPE_Config+0x18>)
 8000e5a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e5e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000e60:	f000 f824 	bl	8000eac <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000e64:	f000 f829 	bl	8000eba <Config_HSE>

  return;
 8000e68:	bf00      	nop
}
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	58004000 	.word	0x58004000

08000e70 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000e74:	f000 f835 	bl	8000ee2 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000e78:	f000 f84e 	bl	8000f18 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000e7c:	4903      	ldr	r1, [pc, #12]	@ (8000e8c <MX_APPE_Init+0x1c>)
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 fe34 	bl	8001aec <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000e84:	f000 f856 	bl	8000f34 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000e88:	bf00      	nop
}
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000560 	.word	0x20000560

08000e90 <Init_Smps>:

void Init_Smps(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000e94:	bf00      	nop
}
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <Init_Exti>:

void Init_Exti(void)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000ea2:	2050      	movs	r0, #80	@ 0x50
 8000ea4:	f7ff ff34 	bl	8000d10 <LL_EXTI_EnableIT_32_63>

  return;
 8000ea8:	bf00      	nop
}
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000eb0:	bf00      	nop
}
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f010 fc69 	bl	8011798 <OTP_Read>
 8000ec6:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d005      	beq.n	8000eda <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	799b      	ldrb	r3, [r3, #6]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff ff30 	bl	8000d38 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000ed8:	bf00      	nop
 8000eda:	bf00      	nop
}
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <System_Init>:

static void System_Init(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
  Init_Smps();
 8000ee6:	f7ff ffd3 	bl	8000e90 <Init_Smps>

  Init_Exti();
 8000eea:	f7ff ffd8 	bl	8000e9e <Init_Exti>

  Init_Rtc();
 8000eee:	f000 f803 	bl	8000ef8 <Init_Rtc>

  return;
 8000ef2:	bf00      	nop
}
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000efc:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <Init_Rtc+0x1c>)
 8000efe:	f7ff ff86 	bl	8000e0e <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000f02:	2100      	movs	r1, #0
 8000f04:	4803      	ldr	r0, [pc, #12]	@ (8000f14 <Init_Rtc+0x1c>)
 8000f06:	f7ff ff92 	bl	8000e2e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000f0a:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <Init_Rtc+0x1c>)
 8000f0c:	f7ff ff72 	bl	8000df4 <LL_RTC_EnableWriteProtection>

  return;
 8000f10:	bf00      	nop
}
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40002800 	.word	0x40002800

08000f18 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000f1c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000f20:	f7ff ff28 	bl	8000d74 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000f24:	f012 f958 	bl	80131d8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000f28:	2004      	movs	r0, #4
 8000f2a:	f7ff fedb 	bl	8000ce4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8000f2e:	bf00      	nop
}
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000f3a:	f010 f9df 	bl	80112fc <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000f3e:	4a11      	ldr	r2, [pc, #68]	@ (8000f84 <appe_Tl_Init+0x50>)
 8000f40:	2100      	movs	r1, #0
 8000f42:	2004      	movs	r0, #4
 8000f44:	f012 fb0c 	bl	8013560 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <appe_Tl_Init+0x54>)
 8000f4a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <appe_Tl_Init+0x58>)
 8000f4e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000f50:	463b      	mov	r3, r7
 8000f52:	4619      	mov	r1, r3
 8000f54:	480e      	ldr	r0, [pc, #56]	@ (8000f90 <appe_Tl_Init+0x5c>)
 8000f56:	f010 f893 	bl	8011080 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <appe_Tl_Init+0x60>)
 8000f5c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <appe_Tl_Init+0x64>)
 8000f60:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <appe_Tl_Init+0x68>)
 8000f64:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000f66:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000f6a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000f6c:	f107 0308 	add.w	r3, r7, #8
 8000f70:	4618      	mov	r0, r3
 8000f72:	f010 fb09 	bl	8011588 <TL_MM_Init>

  TL_Enable();
 8000f76:	f010 f9bb 	bl	80112f0 <TL_Enable>

  return;
 8000f7a:	bf00      	nop
}
 8000f7c:	3720      	adds	r7, #32
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	080110b9 	.word	0x080110b9
 8000f88:	20030734 	.word	0x20030734
 8000f8c:	08000fa1 	.word	0x08000fa1
 8000f90:	08000fb9 	.word	0x08000fb9
 8000f94:	2003094c 	.word	0x2003094c
 8000f98:	20030840 	.word	0x20030840
 8000f9c:	200301f8 	.word	0x200301f8

08000fa0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000faa:	bf00      	nop
}
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
	...

08000fb8 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	330b      	adds	r3, #11
 8000fc6:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000fd2:	2b07      	cmp	r3, #7
 8000fd4:	d81f      	bhi.n	8001016 <APPE_SysUserEvtRx+0x5e>
 8000fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000fdc <APPE_SysUserEvtRx+0x24>)
 8000fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fdc:	08000ffd 	.word	0x08000ffd
 8000fe0:	0800100f 	.word	0x0800100f
 8000fe4:	08001017 	.word	0x08001017
 8000fe8:	08001017 	.word	0x08001017
 8000fec:	08001017 	.word	0x08001017
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001017 	.word	0x08001017
 8000ff8:	08001017 	.word	0x08001017
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4618      	mov	r0, r3
 8001002:	f00f fdf3 	bl	8010bec <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f81b 	bl	8001042 <APPE_SysEvtReadyProcessing>
    break;
 800100c:	e004      	b.n	8001018 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f806 	bl	8001020 <APPE_SysEvtError>
    break;
 8001014:	e000      	b.n	8001018 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8001016:	bf00      	nop
  }

  return;
 8001018:	bf00      	nop
}
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	330b      	adds	r3, #11
 800102e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3302      	adds	r3, #2
 8001034:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001036:	bf00      	nop
}
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b08a      	sub	sp, #40	@ 0x28
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 800104a:	f107 0308 	add.w	r3, r7, #8
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800105c:	2300      	movs	r3, #0
 800105e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	330b      	adds	r3, #11
 8001066:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	3302      	adds	r3, #2
 800106c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d11d      	bne.n	80010b2 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001076:	f7ff fe19 	bl	8000cac <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800107a:	230f      	movs	r3, #15
 800107c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800107e:	237f      	movs	r3, #127	@ 0x7f
 8001080:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001082:	f7ff fe99 	bl	8000db8 <LL_DBGMCU_GetRevisionID>
 8001086:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	b29b      	uxth	r3, r3
 800108c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800108e:	f7ff fe85 	bl	8000d9c <LL_DBGMCU_GetDeviceID>
 8001092:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8001094:	6a3b      	ldr	r3, [r7, #32]
 8001096:	b29b      	uxth	r3, r3
 8001098:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4618      	mov	r0, r3
 80010a0:	f00f fd8e 	bl	8010bc0 <SHCI_C2_Config>

    APP_BLE_Init();
 80010a4:	f010 fcde 	bl	8011a64 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80010a8:	2100      	movs	r1, #0
 80010aa:	2001      	movs	r0, #1
 80010ac:	f012 f8a6 	bl	80131fc <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80010b0:	e007      	b.n	80010c2 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d103      	bne.n	80010c2 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
  return;
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
}
 80010c4:	3728      	adds	r7, #40	@ 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b084      	sub	sp, #16
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010d2:	f001 ff31 	bl	8002f38 <HAL_GetTick>
 80010d6:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010e2:	d00a      	beq.n	80010fa <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80010e4:	f001 ff40 	bl	8002f68 <HAL_GetTickFreq>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4413      	add	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010f2:	e002      	b.n	80010fa <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80010f4:	f7ff fe6e 	bl	8000dd4 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80010f8:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80010fa:	f001 ff1d 	bl	8002f38 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	429a      	cmp	r2, r3
 8001108:	d8f4      	bhi.n	80010f4 <HAL_Delay+0x2a>
  }
}
 800110a:	bf00      	nop
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f012 f89e 	bl	801325c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001128:	bf00      	nop
}
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800113a:	2100      	movs	r1, #0
 800113c:	2004      	movs	r0, #4
 800113e:	f012 fa31 	bl	80135a4 <UTIL_SEQ_SetTask>
  return;
 8001142:	bf00      	nop
}
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001152:	2002      	movs	r0, #2
 8001154:	f012 fa92 	bl	801367c <UTIL_SEQ_SetEvt>
  return;
 8001158:	bf00      	nop
}
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001168:	2002      	movs	r0, #2
 800116a:	f012 faa7 	bl	80136bc <UTIL_SEQ_WaitEvt>
  return;
 800116e:	bf00      	nop
}
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <LL_AHB2_GRP1_EnableClock>:
{
 8001176:	b480      	push	{r7}
 8001178:	b085      	sub	sp, #20
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800117e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001182:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001184:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4313      	orrs	r3, r2
 800118c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800118e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001192:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4013      	ands	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011bc:	2004      	movs	r0, #4
 80011be:	f7ff ffda 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	2002      	movs	r0, #2
 80011c4:	f7ff ffd7 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	2001      	movs	r0, #1
 80011ca:	f7ff ffd4 	bl	8001176 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ce:	2010      	movs	r0, #16
 80011d0:	f7ff ffd1 	bl	8001176 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PW_TMP_Pin|PW_MIC_Pin|D_CS_Pin, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f248 0190 	movw	r1, #32912	@ 0x8090
 80011da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011de:	f003 f96d 	bl	80044bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CEN_Pin|D_SCLK_Pin|D_DC_Pin|D_MOSI_Pin
 80011e2:	2200      	movs	r2, #0
 80011e4:	2179      	movs	r1, #121	@ 0x79
 80011e6:	4835      	ldr	r0, [pc, #212]	@ (80012bc <MX_GPIO_Init+0x114>)
 80011e8:	f003 f968 	bl	80044bc <HAL_GPIO_WritePin>
                          |D_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ENT_Pin DOSE_Pin */
  GPIO_InitStruct.Pin = ENT_Pin|DOSE_Pin;
 80011ec:	2305      	movs	r3, #5
 80011ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011f0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	4619      	mov	r1, r3
 80011fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001202:	f002 fef5 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PW_TMP_Pin PW_MIC_Pin D_CS_Pin */
  GPIO_InitStruct.Pin = PW_TMP_Pin|PW_MIC_Pin|D_CS_Pin;
 8001206:	f248 0390 	movw	r3, #32912	@ 0x8090
 800120a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001220:	f002 fee6 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_Pin LIST_Pin */
  GPIO_InitStruct.Pin = ESC_Pin|LIST_Pin;
 8001224:	2360      	movs	r3, #96	@ 0x60
 8001226:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800122c:	2301      	movs	r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	4619      	mov	r1, r3
 8001234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001238:	f002 feda 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CEN_Pin D_SCLK_Pin D_DC_Pin D_MOSI_Pin
                           D_RST_Pin */
  GPIO_InitStruct.Pin = CEN_Pin|D_SCLK_Pin|D_DC_Pin|D_MOSI_Pin
 800123c:	2379      	movs	r3, #121	@ 0x79
 800123e:	607b      	str	r3, [r7, #4]
                          |D_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001240:	2301      	movs	r3, #1
 8001242:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	2300      	movs	r3, #0
 800124a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	4619      	mov	r1, r3
 8001250:	481a      	ldr	r0, [pc, #104]	@ (80012bc <MX_GPIO_Init+0x114>)
 8001252:	f002 fecd 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_I_Pin */
  GPIO_InitStruct.Pin = USB_I_Pin;
 8001256:	2310      	movs	r3, #16
 8001258:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800125a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800125e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(USB_I_GPIO_Port, &GPIO_InitStruct);
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	4619      	mov	r1, r3
 8001268:	4815      	ldr	r0, [pc, #84]	@ (80012c0 <MX_GPIO_Init+0x118>)
 800126a:	f002 fec1 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : D_BUSY_Pin */
  GPIO_InitStruct.Pin = D_BUSY_Pin;
 800126e:	2380      	movs	r3, #128	@ 0x80
 8001270:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001272:	2300      	movs	r3, #0
 8001274:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(D_BUSY_GPIO_Port, &GPIO_InitStruct);
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4619      	mov	r1, r3
 800127e:	480f      	ldr	r0, [pc, #60]	@ (80012bc <MX_GPIO_Init+0x114>)
 8001280:	f002 feb6 	bl	8003ff0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2100      	movs	r1, #0
 8001288:	2006      	movs	r0, #6
 800128a:	f002 fe52 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800128e:	2006      	movs	r0, #6
 8001290:	f002 fe69 	bl	8003f66 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001294:	2200      	movs	r2, #0
 8001296:	2100      	movs	r1, #0
 8001298:	2008      	movs	r0, #8
 800129a:	f002 fe4a 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800129e:	2008      	movs	r0, #8
 80012a0:	f002 fe61 	bl	8003f66 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	200a      	movs	r0, #10
 80012aa:	f002 fe42 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012ae:	200a      	movs	r0, #10
 80012b0:	f002 fe59 	bl	8003f66 <HAL_NVIC_EnableIRQ>

}
 80012b4:	bf00      	nop
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	48000400 	.word	0x48000400
 80012c0:	48001000 	.word	0x48001000

080012c4 <LL_EXTI_EnableIT_0_31>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <LL_EXTI_EnableIT_0_31+0x24>)
 80012ce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80012d2:	4905      	ldr	r1, [pc, #20]	@ (80012e8 <LL_EXTI_EnableIT_0_31+0x24>)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	58000800 	.word	0x58000800

080012ec <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4904      	ldr	r1, [pc, #16]	@ (800130c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	600b      	str	r3, [r1, #0]

}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	58000800 	.word	0x58000800

08001310 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001316:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <ReadRtcSsrValue+0x3c>)
 8001318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800131a:	b29b      	uxth	r3, r3
 800131c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <ReadRtcSsrValue+0x3c>)
 8001320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001322:	b29b      	uxth	r3, r3
 8001324:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001326:	e005      	b.n	8001334 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <ReadRtcSsrValue+0x3c>)
 800132e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001330:	b29b      	uxth	r3, r3
 8001332:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	429a      	cmp	r2, r3
 800133a:	d1f5      	bne.n	8001328 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 800133c:	683b      	ldr	r3, [r7, #0]
}
 800133e:	4618      	mov	r0, r3
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40002800 	.word	0x40002800

08001350 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	460a      	mov	r2, r1
 800135a:	71fb      	strb	r3, [r7, #7]
 800135c:	4613      	mov	r3, r2
 800135e:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001360:	79ba      	ldrb	r2, [r7, #6]
 8001362:	491d      	ldr	r1, [pc, #116]	@ (80013d8 <LinkTimerAfter+0x88>)
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	440b      	add	r3, r1
 800136e:	3315      	adds	r3, #21
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	2b06      	cmp	r3, #6
 8001378:	d009      	beq.n	800138e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800137a:	7bfa      	ldrb	r2, [r7, #15]
 800137c:	4916      	ldr	r1, [pc, #88]	@ (80013d8 <LinkTimerAfter+0x88>)
 800137e:	4613      	mov	r3, r2
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4413      	add	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	440b      	add	r3, r1
 8001388:	3314      	adds	r3, #20
 800138a:	79fa      	ldrb	r2, [r7, #7]
 800138c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800138e:	79fa      	ldrb	r2, [r7, #7]
 8001390:	4911      	ldr	r1, [pc, #68]	@ (80013d8 <LinkTimerAfter+0x88>)
 8001392:	4613      	mov	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	4413      	add	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	440b      	add	r3, r1
 800139c:	3315      	adds	r3, #21
 800139e:	7bfa      	ldrb	r2, [r7, #15]
 80013a0:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80013a2:	79fa      	ldrb	r2, [r7, #7]
 80013a4:	490c      	ldr	r1, [pc, #48]	@ (80013d8 <LinkTimerAfter+0x88>)
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	440b      	add	r3, r1
 80013b0:	3314      	adds	r3, #20
 80013b2:	79ba      	ldrb	r2, [r7, #6]
 80013b4:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80013b6:	79ba      	ldrb	r2, [r7, #6]
 80013b8:	4907      	ldr	r1, [pc, #28]	@ (80013d8 <LinkTimerAfter+0x88>)
 80013ba:	4613      	mov	r3, r2
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	4413      	add	r3, r2
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	440b      	add	r3, r1
 80013c4:	3315      	adds	r3, #21
 80013c6:	79fa      	ldrb	r2, [r7, #7]
 80013c8:	701a      	strb	r2, [r3, #0]

  return;
 80013ca:	bf00      	nop
}
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200003c0 	.word	0x200003c0

080013dc <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	460a      	mov	r2, r1
 80013e6:	71fb      	strb	r3, [r7, #7]
 80013e8:	4613      	mov	r3, r2
 80013ea:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80013ec:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <LinkTimerBefore+0xb8>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	79ba      	ldrb	r2, [r7, #6]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d032      	beq.n	800145e <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80013f8:	79ba      	ldrb	r2, [r7, #6]
 80013fa:	4927      	ldr	r1, [pc, #156]	@ (8001498 <LinkTimerBefore+0xbc>)
 80013fc:	4613      	mov	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	440b      	add	r3, r1
 8001406:	3314      	adds	r3, #20
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 800140c:	7bfa      	ldrb	r2, [r7, #15]
 800140e:	4922      	ldr	r1, [pc, #136]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	440b      	add	r3, r1
 800141a:	3315      	adds	r3, #21
 800141c:	79fa      	ldrb	r2, [r7, #7]
 800141e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001420:	79fa      	ldrb	r2, [r7, #7]
 8001422:	491d      	ldr	r1, [pc, #116]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	440b      	add	r3, r1
 800142e:	3315      	adds	r3, #21
 8001430:	79ba      	ldrb	r2, [r7, #6]
 8001432:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001434:	79fa      	ldrb	r2, [r7, #7]
 8001436:	4918      	ldr	r1, [pc, #96]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	440b      	add	r3, r1
 8001442:	3314      	adds	r3, #20
 8001444:	7bfa      	ldrb	r2, [r7, #15]
 8001446:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001448:	79ba      	ldrb	r2, [r7, #6]
 800144a:	4913      	ldr	r1, [pc, #76]	@ (8001498 <LinkTimerBefore+0xbc>)
 800144c:	4613      	mov	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4413      	add	r3, r2
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	440b      	add	r3, r1
 8001456:	3314      	adds	r3, #20
 8001458:	79fa      	ldrb	r2, [r7, #7]
 800145a:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 800145c:	e014      	b.n	8001488 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 800145e:	79fa      	ldrb	r2, [r7, #7]
 8001460:	490d      	ldr	r1, [pc, #52]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001462:	4613      	mov	r3, r2
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	4413      	add	r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	440b      	add	r3, r1
 800146c:	3315      	adds	r3, #21
 800146e:	79ba      	ldrb	r2, [r7, #6]
 8001470:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001472:	79ba      	ldrb	r2, [r7, #6]
 8001474:	4908      	ldr	r1, [pc, #32]	@ (8001498 <LinkTimerBefore+0xbc>)
 8001476:	4613      	mov	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	4413      	add	r3, r2
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	440b      	add	r3, r1
 8001480:	3314      	adds	r3, #20
 8001482:	79fa      	ldrb	r2, [r7, #7]
 8001484:	701a      	strb	r2, [r3, #0]
  return;
 8001486:	bf00      	nop
}
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000450 	.word	0x20000450
 8001498:	200003c0 	.word	0x200003c0

0800149c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80014a6:	4b4e      	ldr	r3, [pc, #312]	@ (80015e0 <linkTimer+0x144>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b06      	cmp	r3, #6
 80014ae:	d118      	bne.n	80014e2 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80014b0:	4b4b      	ldr	r3, [pc, #300]	@ (80015e0 <linkTimer+0x144>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	4b4b      	ldr	r3, [pc, #300]	@ (80015e4 <linkTimer+0x148>)
 80014b8:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80014ba:	4a49      	ldr	r2, [pc, #292]	@ (80015e0 <linkTimer+0x144>)
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80014c0:	79fa      	ldrb	r2, [r7, #7]
 80014c2:	4949      	ldr	r1, [pc, #292]	@ (80015e8 <linkTimer+0x14c>)
 80014c4:	4613      	mov	r3, r2
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	440b      	add	r3, r1
 80014ce:	3315      	adds	r3, #21
 80014d0:	2206      	movs	r2, #6
 80014d2:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80014d4:	4b45      	ldr	r3, [pc, #276]	@ (80015ec <linkTimer+0x150>)
 80014d6:	f04f 32ff 	mov.w	r2, #4294967295
 80014da:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	81fb      	strh	r3, [r7, #14]
 80014e0:	e078      	b.n	80015d4 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80014e2:	f000 f909 	bl	80016f8 <ReturnTimeElapsed>
 80014e6:	4603      	mov	r3, r0
 80014e8:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80014ea:	79fa      	ldrb	r2, [r7, #7]
 80014ec:	493e      	ldr	r1, [pc, #248]	@ (80015e8 <linkTimer+0x14c>)
 80014ee:	4613      	mov	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4413      	add	r3, r2
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	440b      	add	r3, r1
 80014f8:	3308      	adds	r3, #8
 80014fa:	6819      	ldr	r1, [r3, #0]
 80014fc:	89fb      	ldrh	r3, [r7, #14]
 80014fe:	79fa      	ldrb	r2, [r7, #7]
 8001500:	4419      	add	r1, r3
 8001502:	4839      	ldr	r0, [pc, #228]	@ (80015e8 <linkTimer+0x14c>)
 8001504:	4613      	mov	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	4403      	add	r3, r0
 800150e:	3308      	adds	r3, #8
 8001510:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001512:	79fa      	ldrb	r2, [r7, #7]
 8001514:	4934      	ldr	r1, [pc, #208]	@ (80015e8 <linkTimer+0x14c>)
 8001516:	4613      	mov	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	440b      	add	r3, r1
 8001520:	3308      	adds	r3, #8
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001526:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <linkTimer+0x144>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	4619      	mov	r1, r3
 800152e:	4a2e      	ldr	r2, [pc, #184]	@ (80015e8 <linkTimer+0x14c>)
 8001530:	460b      	mov	r3, r1
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	440b      	add	r3, r1
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	4413      	add	r3, r2
 800153a:	3308      	adds	r3, #8
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	429a      	cmp	r2, r3
 8001542:	d337      	bcc.n	80015b4 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001544:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <linkTimer+0x144>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800154a:	7b7a      	ldrb	r2, [r7, #13]
 800154c:	4926      	ldr	r1, [pc, #152]	@ (80015e8 <linkTimer+0x14c>)
 800154e:	4613      	mov	r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4413      	add	r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	440b      	add	r3, r1
 8001558:	3315      	adds	r3, #21
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 800155e:	e013      	b.n	8001588 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001560:	7b7a      	ldrb	r2, [r7, #13]
 8001562:	4921      	ldr	r1, [pc, #132]	@ (80015e8 <linkTimer+0x14c>)
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	440b      	add	r3, r1
 800156e:	3315      	adds	r3, #21
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001574:	7b7a      	ldrb	r2, [r7, #13]
 8001576:	491c      	ldr	r1, [pc, #112]	@ (80015e8 <linkTimer+0x14c>)
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	440b      	add	r3, r1
 8001582:	3315      	adds	r3, #21
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001588:	7b3b      	ldrb	r3, [r7, #12]
 800158a:	2b06      	cmp	r3, #6
 800158c:	d00b      	beq.n	80015a6 <linkTimer+0x10a>
 800158e:	7b3a      	ldrb	r2, [r7, #12]
 8001590:	4915      	ldr	r1, [pc, #84]	@ (80015e8 <linkTimer+0x14c>)
 8001592:	4613      	mov	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	4413      	add	r3, r2
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	440b      	add	r3, r1
 800159c:	3308      	adds	r3, #8
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d2dc      	bcs.n	8001560 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80015a6:	7b7a      	ldrb	r2, [r7, #13]
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fecf 	bl	8001350 <LinkTimerAfter>
 80015b2:	e00f      	b.n	80015d4 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80015b4:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <linkTimer+0x144>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4611      	mov	r1, r2
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff0c 	bl	80013dc <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <linkTimer+0x144>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <linkTimer+0x148>)
 80015cc:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80015ce:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <linkTimer+0x144>)
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80015d4:	89fb      	ldrh	r3, [r7, #14]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000450 	.word	0x20000450
 80015e4:	20000451 	.word	0x20000451
 80015e8:	200003c0 	.word	0x200003c0
 80015ec:	20000454 	.word	0x20000454

080015f0 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	460a      	mov	r2, r1
 80015fa:	71fb      	strb	r3, [r7, #7]
 80015fc:	4613      	mov	r3, r2
 80015fe:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001600:	4b39      	ldr	r3, [pc, #228]	@ (80016e8 <UnlinkTimer+0xf8>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	79fa      	ldrb	r2, [r7, #7]
 8001608:	429a      	cmp	r2, r3
 800160a:	d111      	bne.n	8001630 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 800160c:	4b36      	ldr	r3, [pc, #216]	@ (80016e8 <UnlinkTimer+0xf8>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b36      	ldr	r3, [pc, #216]	@ (80016ec <UnlinkTimer+0xfc>)
 8001614:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001616:	79fa      	ldrb	r2, [r7, #7]
 8001618:	4935      	ldr	r1, [pc, #212]	@ (80016f0 <UnlinkTimer+0x100>)
 800161a:	4613      	mov	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	4413      	add	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	440b      	add	r3, r1
 8001624:	3315      	adds	r3, #21
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4b2f      	ldr	r3, [pc, #188]	@ (80016e8 <UnlinkTimer+0xf8>)
 800162c:	701a      	strb	r2, [r3, #0]
 800162e:	e03e      	b.n	80016ae <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001630:	79fa      	ldrb	r2, [r7, #7]
 8001632:	492f      	ldr	r1, [pc, #188]	@ (80016f0 <UnlinkTimer+0x100>)
 8001634:	4613      	mov	r3, r2
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4413      	add	r3, r2
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	440b      	add	r3, r1
 800163e:	3314      	adds	r3, #20
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001644:	79fa      	ldrb	r2, [r7, #7]
 8001646:	492a      	ldr	r1, [pc, #168]	@ (80016f0 <UnlinkTimer+0x100>)
 8001648:	4613      	mov	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4413      	add	r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	440b      	add	r3, r1
 8001652:	3315      	adds	r3, #21
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001658:	79f9      	ldrb	r1, [r7, #7]
 800165a:	7bfa      	ldrb	r2, [r7, #15]
 800165c:	4824      	ldr	r0, [pc, #144]	@ (80016f0 <UnlinkTimer+0x100>)
 800165e:	460b      	mov	r3, r1
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	440b      	add	r3, r1
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	4403      	add	r3, r0
 8001668:	3315      	adds	r3, #21
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b2d8      	uxtb	r0, r3
 800166e:	4920      	ldr	r1, [pc, #128]	@ (80016f0 <UnlinkTimer+0x100>)
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	3315      	adds	r3, #21
 800167c:	4602      	mov	r2, r0
 800167e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001680:	7bbb      	ldrb	r3, [r7, #14]
 8001682:	2b06      	cmp	r3, #6
 8001684:	d013      	beq.n	80016ae <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001686:	79f9      	ldrb	r1, [r7, #7]
 8001688:	7bba      	ldrb	r2, [r7, #14]
 800168a:	4819      	ldr	r0, [pc, #100]	@ (80016f0 <UnlinkTimer+0x100>)
 800168c:	460b      	mov	r3, r1
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	440b      	add	r3, r1
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	4403      	add	r3, r0
 8001696:	3314      	adds	r3, #20
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	b2d8      	uxtb	r0, r3
 800169c:	4914      	ldr	r1, [pc, #80]	@ (80016f0 <UnlinkTimer+0x100>)
 800169e:	4613      	mov	r3, r2
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4413      	add	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	440b      	add	r3, r1
 80016a8:	3314      	adds	r3, #20
 80016aa:	4602      	mov	r2, r0
 80016ac:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	490f      	ldr	r1, [pc, #60]	@ (80016f0 <UnlinkTimer+0x100>)
 80016b2:	4613      	mov	r3, r2
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	440b      	add	r3, r1
 80016bc:	330c      	adds	r3, #12
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <UnlinkTimer+0xf8>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b06      	cmp	r3, #6
 80016ca:	d107      	bne.n	80016dc <UnlinkTimer+0xec>
 80016cc:	79bb      	ldrb	r3, [r7, #6]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d104      	bne.n	80016dc <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80016d2:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <UnlinkTimer+0x104>)
 80016d4:	f04f 32ff 	mov.w	r2, #4294967295
 80016d8:	601a      	str	r2, [r3, #0]
  }

  return;
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
}
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	20000450 	.word	0x20000450
 80016ec:	20000451 	.word	0x20000451
 80016f0:	200003c0 	.word	0x200003c0
 80016f4:	20000454 	.word	0x20000454

080016f8 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80016fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001706:	d026      	beq.n	8001756 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001708:	f7ff fe02 	bl	8001310 <ReadRtcSsrValue>
 800170c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800170e:	4b16      	ldr	r3, [pc, #88]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	d805      	bhi.n	8001724 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001718:	4b13      	ldr	r3, [pc, #76]	@ (8001768 <ReturnTimeElapsed+0x70>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	e00a      	b.n	800173a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <ReturnTimeElapsed+0x74>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001730:	4b0d      	ldr	r3, [pc, #52]	@ (8001768 <ReturnTimeElapsed+0x70>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	4413      	add	r3, r2
 8001738:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <ReturnTimeElapsed+0x78>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	461a      	mov	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	fb02 f303 	mul.w	r3, r2, r3
 8001746:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <ReturnTimeElapsed+0x7c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	40d3      	lsrs	r3, r2
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	e001      	b.n	800175a <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	b29b      	uxth	r3, r3
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000454 	.word	0x20000454
 800176c:	2000045c 	.word	0x2000045c
 8001770:	2000045a 	.word	0x2000045a
 8001774:	20000459 	.word	0x20000459

08001778 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d108      	bne.n	800179a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001788:	f7ff fdc2 	bl	8001310 <ReadRtcSsrValue>
 800178c:	4603      	mov	r3, r0
 800178e:	4a21      	ldr	r2, [pc, #132]	@ (8001814 <RestartWakeupCounter+0x9c>)
 8001790:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001792:	2003      	movs	r0, #3
 8001794:	f002 fc0f 	bl	8003fb6 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001798:	e039      	b.n	800180e <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d803      	bhi.n	80017a8 <RestartWakeupCounter+0x30>
 80017a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <RestartWakeupCounter+0xa0>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d002      	beq.n	80017ae <RestartWakeupCounter+0x36>
      Value -= 1;
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80017ae:	bf00      	nop
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	f003 0304 	and.w	r3, r3, #4
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f8      	beq.n	80017b0 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80017be:	4b17      	ldr	r3, [pc, #92]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80017ce:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80017d0:	4b13      	ldr	r3, [pc, #76]	@ (8001820 <RestartWakeupCounter+0xa8>)
 80017d2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80017d6:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80017d8:	2003      	movs	r0, #3
 80017da:	f002 fbfa 	bl	8003fd2 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 80017de:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <RestartWakeupCounter+0xac>)
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	0c1b      	lsrs	r3, r3, #16
 80017e4:	041b      	lsls	r3, r3, #16
 80017e6:	88fa      	ldrh	r2, [r7, #6]
 80017e8:	490e      	ldr	r1, [pc, #56]	@ (8001824 <RestartWakeupCounter+0xac>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80017ee:	f7ff fd8f 	bl	8001310 <ReadRtcSsrValue>
 80017f2:	4603      	mov	r3, r0
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <RestartWakeupCounter+0x9c>)
 80017f6:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <RestartWakeupCounter+0xa4>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	4b07      	ldr	r3, [pc, #28]	@ (800181c <RestartWakeupCounter+0xa4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001806:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001808:	f3af 8000 	nop.w
  return ;
 800180c:	bf00      	nop
}
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000454 	.word	0x20000454
 8001818:	20000459 	.word	0x20000459
 800181c:	20000560 	.word	0x20000560
 8001820:	58000800 	.word	0x58000800
 8001824:	40002800 	.word	0x40002800

08001828 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800182e:	4b45      	ldr	r3, [pc, #276]	@ (8001944 <RescheduleTimerList+0x11c>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800183a:	d107      	bne.n	800184c <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800183c:	bf00      	nop
 800183e:	4b42      	ldr	r3, [pc, #264]	@ (8001948 <RescheduleTimerList+0x120>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1f8      	bne.n	800183e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800184c:	4b3e      	ldr	r3, [pc, #248]	@ (8001948 <RescheduleTimerList+0x120>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	4b3d      	ldr	r3, [pc, #244]	@ (8001948 <RescheduleTimerList+0x120>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800185a:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 800185c:	4b3b      	ldr	r3, [pc, #236]	@ (800194c <RescheduleTimerList+0x124>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001862:	7bfa      	ldrb	r2, [r7, #15]
 8001864:	493a      	ldr	r1, [pc, #232]	@ (8001950 <RescheduleTimerList+0x128>)
 8001866:	4613      	mov	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4413      	add	r3, r2
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	440b      	add	r3, r1
 8001870:	3308      	adds	r3, #8
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001876:	f7ff ff3f 	bl	80016f8 <ReturnTimeElapsed>
 800187a:	4603      	mov	r3, r0
 800187c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	429a      	cmp	r2, r3
 8001884:	d205      	bcs.n	8001892 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800188a:	4b32      	ldr	r3, [pc, #200]	@ (8001954 <RescheduleTimerList+0x12c>)
 800188c:	2201      	movs	r2, #1
 800188e:	701a      	strb	r2, [r3, #0]
 8001890:	e04d      	b.n	800192e <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	4a30      	ldr	r2, [pc, #192]	@ (8001958 <RescheduleTimerList+0x130>)
 8001896:	8812      	ldrh	r2, [r2, #0]
 8001898:	b292      	uxth	r2, r2
 800189a:	4413      	add	r3, r2
 800189c:	461a      	mov	r2, r3
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d906      	bls.n	80018b2 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80018a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001958 <RescheduleTimerList+0x130>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80018aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001954 <RescheduleTimerList+0x12c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
 80018b0:	e03d      	b.n	800192e <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80018bc:	4b25      	ldr	r3, [pc, #148]	@ (8001954 <RescheduleTimerList+0x12c>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80018c2:	e034      	b.n	800192e <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80018c4:	7bfa      	ldrb	r2, [r7, #15]
 80018c6:	4922      	ldr	r1, [pc, #136]	@ (8001950 <RescheduleTimerList+0x128>)
 80018c8:	4613      	mov	r3, r2
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	4413      	add	r3, r2
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	440b      	add	r3, r1
 80018d2:	3308      	adds	r3, #8
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d20a      	bcs.n	80018f2 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 80018dc:	7bfa      	ldrb	r2, [r7, #15]
 80018de:	491c      	ldr	r1, [pc, #112]	@ (8001950 <RescheduleTimerList+0x128>)
 80018e0:	4613      	mov	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	4413      	add	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	440b      	add	r3, r1
 80018ea:	3308      	adds	r3, #8
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	e013      	b.n	800191a <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80018f2:	7bfa      	ldrb	r2, [r7, #15]
 80018f4:	4916      	ldr	r1, [pc, #88]	@ (8001950 <RescheduleTimerList+0x128>)
 80018f6:	4613      	mov	r3, r2
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	4413      	add	r3, r2
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	440b      	add	r3, r1
 8001900:	3308      	adds	r3, #8
 8001902:	6819      	ldr	r1, [r3, #0]
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	7bfa      	ldrb	r2, [r7, #15]
 8001908:	1ac9      	subs	r1, r1, r3
 800190a:	4811      	ldr	r0, [pc, #68]	@ (8001950 <RescheduleTimerList+0x128>)
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	4403      	add	r3, r0
 8001916:	3308      	adds	r3, #8
 8001918:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 800191a:	7bfa      	ldrb	r2, [r7, #15]
 800191c:	490c      	ldr	r1, [pc, #48]	@ (8001950 <RescheduleTimerList+0x128>)
 800191e:	4613      	mov	r3, r2
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	4413      	add	r3, r2
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	440b      	add	r3, r1
 8001928:	3315      	adds	r3, #21
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	2b06      	cmp	r3, #6
 8001932:	d1c7      	bne.n	80018c4 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001934:	89bb      	ldrh	r3, [r7, #12]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ff1e 	bl	8001778 <RestartWakeupCounter>

  return ;
 800193c:	bf00      	nop
}
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40002800 	.word	0x40002800
 8001948:	20000560 	.word	0x20000560
 800194c:	20000450 	.word	0x20000450
 8001950:	200003c0 	.word	0x200003c0
 8001954:	20000458 	.word	0x20000458
 8001958:	2000045e 	.word	0x2000045e

0800195c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	@ 0x28
 8001960:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001962:	f3ef 8310 	mrs	r3, PRIMASK
 8001966:	617b      	str	r3, [r7, #20]
  return(result);
 8001968:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
}
 800196e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001970:	4b59      	ldr	r3, [pc, #356]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	22ca      	movs	r2, #202	@ 0xca
 8001976:	625a      	str	r2, [r3, #36]	@ 0x24
 8001978:	4b57      	ldr	r3, [pc, #348]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2253      	movs	r2, #83	@ 0x53
 800197e:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001980:	4b55      	ldr	r3, [pc, #340]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	4b54      	ldr	r3, [pc, #336]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800198e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001990:	4b52      	ldr	r3, [pc, #328]	@ (8001adc <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001998:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800199c:	4950      	ldr	r1, [pc, #320]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800199e:	4613      	mov	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	00db      	lsls	r3, r3, #3
 80019a6:	440b      	add	r3, r1
 80019a8:	330c      	adds	r3, #12
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d16e      	bne.n	8001a90 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80019b2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019b6:	494a      	ldr	r1, [pc, #296]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019b8:	4613      	mov	r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	4413      	add	r3, r2
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	440b      	add	r3, r1
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 80019c6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019ca:	4945      	ldr	r1, [pc, #276]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019cc:	4613      	mov	r3, r2
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	4413      	add	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	440b      	add	r3, r1
 80019d6:	3310      	adds	r3, #16
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 80019dc:	4b41      	ldr	r3, [pc, #260]	@ (8001ae4 <HW_TS_RTC_Wakeup_Handler+0x188>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d04c      	beq.n	8001a80 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 80019e6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019ea:	493d      	ldr	r1, [pc, #244]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80019ec:	4613      	mov	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4413      	add	r3, r2
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	440b      	add	r3, r1
 80019f6:	330d      	adds	r3, #13
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d124      	bne.n	8001a4a <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001a00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a04:	2101      	movs	r1, #1
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff fdf2 	bl	80015f0 <UnlinkTimer>
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	f383 8810 	msr	PRIMASK, r3
}
 8001a16:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001a18:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001a1c:	4930      	ldr	r1, [pc, #192]	@ (8001ae0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3304      	adds	r3, #4
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a30:	4611      	mov	r1, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f9b8 	bl	8001da8 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001a38:	4b27      	ldr	r3, [pc, #156]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	22ca      	movs	r2, #202	@ 0xca
 8001a3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a40:	4b25      	ldr	r3, [pc, #148]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2253      	movs	r2, #83	@ 0x53
 8001a46:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a48:	e012      	b.n	8001a70 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f383 8810 	msr	PRIMASK, r3
}
 8001a54:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001a56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f920 	bl	8001ca0 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001a60:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	22ca      	movs	r2, #202	@ 0xca
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
 8001a68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2253      	movs	r2, #83	@ 0x53
 8001a6e:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001a70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a74:	69fa      	ldr	r2, [r7, #28]
 8001a76:	4619      	mov	r1, r3
 8001a78:	69b8      	ldr	r0, [r7, #24]
 8001a7a:	f000 fa1b 	bl	8001eb4 <HW_TS_RTC_Int_AppNot>
 8001a7e:	e022      	b.n	8001ac6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001a80:	f7ff fed2 	bl	8001828 <RescheduleTimerList>
 8001a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a86:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f383 8810 	msr	PRIMASK, r3
}
 8001a8e:	e01a      	b.n	8001ac6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a90:	bf00      	nop
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0f8      	beq.n	8001a92 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001ab0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001ab4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f383 8810 	msr	PRIMASK, r3
}
 8001ac4:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001ac6:	4b04      	ldr	r3, [pc, #16]	@ (8001ad8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	22ff      	movs	r2, #255	@ 0xff
 8001acc:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001ace:	bf00      	nop
}
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000560 	.word	0x20000560
 8001adc:	20000450 	.word	0x20000450
 8001ae0:	200003c0 	.word	0x200003c0
 8001ae4:	20000458 	.word	0x20000458
 8001ae8:	58000800 	.word	0x58000800

08001aec <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	6039      	str	r1, [r7, #0]
 8001af6:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001af8:	4b5e      	ldr	r3, [pc, #376]	@ (8001c74 <HW_TS_Init+0x188>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	22ca      	movs	r2, #202	@ 0xca
 8001afe:	625a      	str	r2, [r3, #36]	@ 0x24
 8001b00:	4b5c      	ldr	r3, [pc, #368]	@ (8001c74 <HW_TS_Init+0x188>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2253      	movs	r2, #83	@ 0x53
 8001b06:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001b08:	4b5b      	ldr	r3, [pc, #364]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	4a5a      	ldr	r2, [pc, #360]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b0e:	f043 0320 	orr.w	r3, r3, #32
 8001b12:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001b14:	4b58      	ldr	r3, [pc, #352]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	f1c3 0304 	rsb	r3, r3, #4
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	4b55      	ldr	r3, [pc, #340]	@ (8001c7c <HW_TS_Init+0x190>)
 8001b28:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001b2a:	4b53      	ldr	r3, [pc, #332]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001b32:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001b36:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	fa92 f2a2 	rbit	r2, r2
 8001b3e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	2a00      	cmp	r2, #0
 8001b48:	d101      	bne.n	8001b4e <HW_TS_Init+0x62>
  {
    return 32U;
 8001b4a:	2220      	movs	r2, #32
 8001b4c:	e003      	b.n	8001b56 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	fab2 f282 	clz	r2, r2
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	40d3      	lsrs	r3, r2
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	4b48      	ldr	r3, [pc, #288]	@ (8001c80 <HW_TS_Init+0x194>)
 8001b60:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001b62:	4b45      	ldr	r3, [pc, #276]	@ (8001c78 <HW_TS_Init+0x18c>)
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	3301      	adds	r3, #1
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	4b44      	ldr	r3, [pc, #272]	@ (8001c84 <HW_TS_Init+0x198>)
 8001b74:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001b76:	4b43      	ldr	r3, [pc, #268]	@ (8001c84 <HW_TS_Init+0x198>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	4a40      	ldr	r2, [pc, #256]	@ (8001c80 <HW_TS_Init+0x194>)
 8001b7e:	7812      	ldrb	r2, [r2, #0]
 8001b80:	fb02 f303 	mul.w	r3, r2, r3
 8001b84:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001b88:	4a3c      	ldr	r2, [pc, #240]	@ (8001c7c <HW_TS_Init+0x190>)
 8001b8a:	7812      	ldrb	r2, [r2, #0]
 8001b8c:	40d3      	lsrs	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d904      	bls.n	8001ba4 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001b9a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c88 <HW_TS_Init+0x19c>)
 8001b9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ba0:	801a      	strh	r2, [r3, #0]
 8001ba2:	e003      	b.n	8001bac <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	4b37      	ldr	r3, [pc, #220]	@ (8001c88 <HW_TS_Init+0x19c>)
 8001baa:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001bac:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001bb0:	f7ff fb9c 	bl	80012ec <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001bb4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001bb8:	f7ff fb84 	bl	80012c4 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d13d      	bne.n	8001c3e <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001bc2:	4b32      	ldr	r3, [pc, #200]	@ (8001c8c <HW_TS_Init+0x1a0>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001bc8:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <HW_TS_Init+0x1a4>)
 8001bca:	f04f 32ff 	mov.w	r2, #4294967295
 8001bce:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	77fb      	strb	r3, [r7, #31]
 8001bd4:	e00c      	b.n	8001bf0 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001bd6:	7ffa      	ldrb	r2, [r7, #31]
 8001bd8:	492e      	ldr	r1, [pc, #184]	@ (8001c94 <HW_TS_Init+0x1a8>)
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	440b      	add	r3, r1
 8001be4:	330c      	adds	r3, #12
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001bea:	7ffb      	ldrb	r3, [r7, #31]
 8001bec:	3301      	adds	r3, #1
 8001bee:	77fb      	strb	r3, [r7, #31]
 8001bf0:	7ffb      	ldrb	r3, [r7, #31]
 8001bf2:	2b05      	cmp	r3, #5
 8001bf4:	d9ef      	bls.n	8001bd6 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001bf6:	4b28      	ldr	r3, [pc, #160]	@ (8001c98 <HW_TS_Init+0x1ac>)
 8001bf8:	2206      	movs	r2, #6
 8001bfa:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c74 <HW_TS_Init+0x188>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	4b1c      	ldr	r3, [pc, #112]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c0a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001c0c:	4b19      	ldr	r3, [pc, #100]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001c1c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c9c <HW_TS_Init+0x1b0>)
 8001c20:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001c24:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001c26:	2003      	movs	r0, #3
 8001c28:	f002 f9d3 	bl	8003fd2 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001c2c:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689a      	ldr	r2, [r3, #8]
 8001c32:	4b10      	ldr	r3, [pc, #64]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	e009      	b.n	8001c52 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001c4c:	2003      	movs	r0, #3
 8001c4e:	f002 f9b2 	bl	8003fb6 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001c52:	4b08      	ldr	r3, [pc, #32]	@ (8001c74 <HW_TS_Init+0x188>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	22ff      	movs	r2, #255	@ 0xff
 8001c58:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2103      	movs	r1, #3
 8001c5e:	2003      	movs	r0, #3
 8001c60:	f002 f967 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001c64:	2003      	movs	r0, #3
 8001c66:	f002 f97e 	bl	8003f66 <HAL_NVIC_EnableIRQ>

  return;
 8001c6a:	bf00      	nop
}
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000560 	.word	0x20000560
 8001c78:	40002800 	.word	0x40002800
 8001c7c:	20000459 	.word	0x20000459
 8001c80:	2000045a 	.word	0x2000045a
 8001c84:	2000045c 	.word	0x2000045c
 8001c88:	2000045e 	.word	0x2000045e
 8001c8c:	20000458 	.word	0x20000458
 8001c90:	20000454 	.word	0x20000454
 8001c94:	200003c0 	.word	0x200003c0
 8001c98:	20000450 	.word	0x20000450
 8001c9c:	58000800 	.word	0x58000800

08001ca0 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001caa:	f3ef 8310 	mrs	r3, PRIMASK
 8001cae:	60fb      	str	r3, [r7, #12]
  return(result);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001cb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001cb4:	b672      	cpsid	i
}
 8001cb6:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f002 f962 	bl	8003f82 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001cbe:	4b34      	ldr	r3, [pc, #208]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	22ca      	movs	r2, #202	@ 0xca
 8001cc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cc6:	4b32      	ldr	r3, [pc, #200]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2253      	movs	r2, #83	@ 0x53
 8001ccc:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001cce:	79fa      	ldrb	r2, [r7, #7]
 8001cd0:	4930      	ldr	r1, [pc, #192]	@ (8001d94 <HW_TS_Stop+0xf4>)
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	440b      	add	r3, r1
 8001cdc:	330c      	adds	r3, #12
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d142      	bne.n	8001d6c <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff fc80 	bl	80015f0 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001cf0:	4b29      	ldr	r3, [pc, #164]	@ (8001d98 <HW_TS_Stop+0xf8>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001cf6:	7cfb      	ldrb	r3, [r7, #19]
 8001cf8:	2b06      	cmp	r3, #6
 8001cfa:	d12f      	bne.n	8001d5c <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001cfc:	4b27      	ldr	r3, [pc, #156]	@ (8001d9c <HW_TS_Stop+0xfc>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d08:	d107      	bne.n	8001d1a <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001d0a:	bf00      	nop
 8001d0c:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f8      	bne.n	8001d0c <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d28:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001d2a:	bf00      	nop
 8001d2c:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f8      	beq.n	8001d2c <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d4a:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <HW_TS_Stop+0x100>)
 8001d4e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d52:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001d54:	2003      	movs	r0, #3
 8001d56:	f002 f93c 	bl	8003fd2 <HAL_NVIC_ClearPendingIRQ>
 8001d5a:	e007      	b.n	8001d6c <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <HW_TS_Stop+0x104>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	7cfa      	ldrb	r2, [r7, #19]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001d68:	f7ff fd5e 	bl	8001828 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d6c:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <HW_TS_Stop+0xf0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	22ff      	movs	r2, #255	@ 0xff
 8001d72:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001d74:	2003      	movs	r0, #3
 8001d76:	f002 f8f6 	bl	8003f66 <HAL_NVIC_EnableIRQ>
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f383 8810 	msr	PRIMASK, r3
}
 8001d84:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001d86:	bf00      	nop
}
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000560 	.word	0x20000560
 8001d94:	200003c0 	.word	0x200003c0
 8001d98:	20000450 	.word	0x20000450
 8001d9c:	40002800 	.word	0x40002800
 8001da0:	58000800 	.word	0x58000800
 8001da4:	20000451 	.word	0x20000451

08001da8 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001db4:	79fa      	ldrb	r2, [r7, #7]
 8001db6:	493b      	ldr	r1, [pc, #236]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001db8:	4613      	mov	r3, r2
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	440b      	add	r3, r1
 8001dc2:	330c      	adds	r3, #12
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d103      	bne.n	8001dd4 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff ff66 	bl	8001ca0 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8001dd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8001dda:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001ddc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001dde:	b672      	cpsid	i
}
 8001de0:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001de2:	2003      	movs	r0, #3
 8001de4:	f002 f8cd 	bl	8003f82 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001de8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	22ca      	movs	r2, #202	@ 0xca
 8001dee:	625a      	str	r2, [r3, #36]	@ 0x24
 8001df0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2253      	movs	r2, #83	@ 0x53
 8001df6:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001df8:	79fa      	ldrb	r2, [r7, #7]
 8001dfa:	492a      	ldr	r1, [pc, #168]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	440b      	add	r3, r1
 8001e06:	330c      	adds	r3, #12
 8001e08:	2202      	movs	r2, #2
 8001e0a:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001e0c:	79fa      	ldrb	r2, [r7, #7]
 8001e0e:	4925      	ldr	r1, [pc, #148]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e10:	4613      	mov	r3, r2
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	4413      	add	r3, r2
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	440b      	add	r3, r1
 8001e1a:	3308      	adds	r3, #8
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001e20:	79fa      	ldrb	r2, [r7, #7]
 8001e22:	4920      	ldr	r1, [pc, #128]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	3304      	adds	r3, #4
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff fb30 	bl	800149c <linkTimer>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001e40:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <HW_TS_Start+0x104>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001e46:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb0 <HW_TS_Start+0x108>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	7c7a      	ldrb	r2, [r7, #17]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d002      	beq.n	8001e58 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8001e52:	f7ff fce9 	bl	8001828 <RescheduleTimerList>
 8001e56:	e013      	b.n	8001e80 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001e58:	79fa      	ldrb	r2, [r7, #7]
 8001e5a:	4912      	ldr	r1, [pc, #72]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	00db      	lsls	r3, r3, #3
 8001e64:	440b      	add	r3, r1
 8001e66:	3308      	adds	r3, #8
 8001e68:	6819      	ldr	r1, [r3, #0]
 8001e6a:	8a7b      	ldrh	r3, [r7, #18]
 8001e6c:	79fa      	ldrb	r2, [r7, #7]
 8001e6e:	1ac9      	subs	r1, r1, r3
 8001e70:	480c      	ldr	r0, [pc, #48]	@ (8001ea4 <HW_TS_Start+0xfc>)
 8001e72:	4613      	mov	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	4413      	add	r3, r2
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4403      	add	r3, r0
 8001e7c:	3308      	adds	r3, #8
 8001e7e:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001e80:	4b09      	ldr	r3, [pc, #36]	@ (8001ea8 <HW_TS_Start+0x100>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	22ff      	movs	r2, #255	@ 0xff
 8001e86:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001e88:	2003      	movs	r0, #3
 8001e8a:	f002 f86c 	bl	8003f66 <HAL_NVIC_EnableIRQ>
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	f383 8810 	msr	PRIMASK, r3
}
 8001e98:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001e9a:	bf00      	nop
}
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200003c0 	.word	0x200003c0
 8001ea8:	20000560 	.word	0x20000560
 8001eac:	20000450 	.word	0x20000450
 8001eb0:	20000451 	.word	0x20000451

08001eb4 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4798      	blx	r3

  return;
 8001ec6:	bf00      	nop
}
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <LL_AHB2_GRP1_EnableClock>:
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001edc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ee6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f1c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f24:	68fb      	ldr	r3, [r7, #12]
}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f38:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fac <MX_I2C1_Init+0x78>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 8001f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f40:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb0 <MX_I2C1_Init+0x7c>)
 8001f42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f44:	4b18      	ldr	r3, [pc, #96]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f4a:	4b17      	ldr	r3, [pc, #92]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f50:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f56:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f5c:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f6e:	480e      	ldr	r0, [pc, #56]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f70:	f002 fb04 	bl	800457c <HAL_I2C_Init>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001f7a:	f000 fbc9 	bl	8002710 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4809      	ldr	r0, [pc, #36]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f82:	f002 fb96 	bl	80046b2 <HAL_I2CEx_ConfigAnalogFilter>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f8c:	f000 fbc0 	bl	8002710 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f90:	2100      	movs	r1, #0
 8001f92:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <MX_I2C1_Init+0x74>)
 8001f94:	f002 fbd8 	bl	8004748 <HAL_I2CEx_ConfigDigitalFilter>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001f9e:	f000 fbb7 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000460 	.word	0x20000460
 8001fac:	40005400 	.word	0x40005400
 8001fb0:	00100d14 	.word	0x00100d14

08001fb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b09c      	sub	sp, #112	@ 0x70
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fcc:	f107 030c 	add.w	r3, r7, #12
 8001fd0:	2250      	movs	r2, #80	@ 0x50
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f012 f968 	bl	80142aa <memset>
  if(i2cHandle->Instance==I2C1)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a1f      	ldr	r2, [pc, #124]	@ (800205c <HAL_I2C_MspInit+0xa8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d137      	bne.n	8002054 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fe8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fee:	f107 030c 	add.w	r3, r7, #12
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f006 fbbf 	bl	8008776 <HAL_RCCEx_PeriphCLKConfig>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001ffe:	f000 fb87 	bl	8002710 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002002:	2002      	movs	r0, #2
 8002004:	f7ff ff63 	bl	8001ece <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002008:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800200c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200e:	2312      	movs	r3, #18
 8002010:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002012:	2301      	movs	r3, #1
 8002014:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800201a:	2304      	movs	r3, #4
 800201c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002022:	4619      	mov	r1, r3
 8002024:	480e      	ldr	r0, [pc, #56]	@ (8002060 <HAL_I2C_MspInit+0xac>)
 8002026:	f001 ffe3 	bl	8003ff0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800202a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800202e:	f7ff ff67 	bl	8001f00 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002032:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002036:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002038:	2312      	movs	r3, #18
 800203a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800203c:	2301      	movs	r3, #1
 800203e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002040:	2300      	movs	r3, #0
 8002042:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002044:	2304      	movs	r3, #4
 8002046:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002048:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800204c:	4619      	mov	r1, r3
 800204e:	4804      	ldr	r0, [pc, #16]	@ (8002060 <HAL_I2C_MspInit+0xac>)
 8002050:	f001 ffce 	bl	8003ff0 <HAL_GPIO_Init>

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002054:	bf00      	nop
 8002056:	3770      	adds	r7, #112	@ 0x70
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40005400 	.word	0x40005400
 8002060:	48000400 	.word	0x48000400

08002064 <LL_AHB3_GRP1_EnableClock>:
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800206c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002070:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002072:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4313      	orrs	r3, r2
 800207a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800207c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002080:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4013      	ands	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002088:	68fb      	ldr	r3, [r7, #12]
}
 800208a:	bf00      	nop
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_IPCC_Init+0x20>)
 800209e:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <MX_IPCC_Init+0x24>)
 80020a0:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <MX_IPCC_Init+0x20>)
 80020a4:	f002 fb9c 	bl	80047e0 <HAL_IPCC_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80020ae:	f000 fb2f 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200004b4 	.word	0x200004b4
 80020bc:	58000c00 	.word	0x58000c00

080020c0 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002104 <HAL_IPCC_MspInit+0x44>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d113      	bne.n	80020fa <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80020d2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80020d6:	f7ff ffc5 	bl	8002064 <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	202c      	movs	r0, #44	@ 0x2c
 80020e0:	f001 ff27 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80020e4:	202c      	movs	r0, #44	@ 0x2c
 80020e6:	f001 ff3e 	bl	8003f66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	202d      	movs	r0, #45	@ 0x2d
 80020f0:	f001 ff1f 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80020f4:	202d      	movs	r0, #45	@ 0x2d
 80020f6:	f001 ff36 	bl	8003f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	58000c00 	.word	0x58000c00

08002108 <LL_AHB2_GRP1_EnableClock>:
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002114:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002116:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4313      	orrs	r3, r2
 800211e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002124:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4013      	ands	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800212c:	68fb      	ldr	r3, [r7, #12]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_APB1_GRP1_EnableClock>:
{
 800213a:	b480      	push	{r7}
 800213c:	b085      	sub	sp, #20
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002146:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002148:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4313      	orrs	r3, r2
 8002150:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002152:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002156:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4013      	ands	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	bf00      	nop
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002178:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800217a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4313      	orrs	r3, r2
 8002182:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002188:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4013      	ands	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002190:	68fb      	ldr	r3, [r7, #12]
}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80021a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	43db      	mvns	r3, r3
 80021b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021b4:	4013      	ands	r3, r2
 80021b6:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 80021cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	43db      	mvns	r3, r3
 80021d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021da:	4013      	ands	r3, r2
 80021dc:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim1;
LPTIM_HandleTypeDef hlptim2;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021f2:	4a13      	ldr	r2, [pc, #76]	@ (8002240 <MX_LPTIM1_Init+0x54>)
 80021f4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_LPTIM1_Init+0x50>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002204:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002208:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800220c:	2200      	movs	r2, #0
 800220e:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002212:	2200      	movs	r2, #0
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002218:	2200      	movs	r2, #0
 800221a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800221e:	2200      	movs	r2, #0
 8002220:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_LPTIM1_Init+0x50>)
 8002224:	2200      	movs	r2, #0
 8002226:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002228:	4804      	ldr	r0, [pc, #16]	@ (800223c <MX_LPTIM1_Init+0x50>)
 800222a:	f002 fba9 	bl	8004980 <HAL_LPTIM_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 8002234:	f000 fa6c 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	200004f0 	.word	0x200004f0
 8002240:	40007c00 	.word	0x40007c00

08002244 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 8002248:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800224a:	4a13      	ldr	r2, [pc, #76]	@ (8002298 <MX_LPTIM2_Init+0x54>)
 800224c:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800224e:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002254:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800225a:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800225c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002260:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002262:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002264:	2200      	movs	r2, #0
 8002266:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002270:	2200      	movs	r2, #0
 8002272:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002276:	2200      	movs	r2, #0
 8002278:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 800227c:	2200      	movs	r2, #0
 800227e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <MX_LPTIM2_Init+0x50>)
 8002282:	f002 fb7d 	bl	8004980 <HAL_LPTIM_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_LPTIM2_Init+0x4c>
  {
    Error_Handler();
 800228c:	f000 fa40 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000528 	.word	0x20000528
 8002298:	40009400 	.word	0x40009400

0800229c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b09c      	sub	sp, #112	@ 0x70
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	2250      	movs	r2, #80	@ 0x50
 80022ba:	2100      	movs	r1, #0
 80022bc:	4618      	mov	r0, r3
 80022be:	f011 fff4 	bl	80142aa <memset>
  if(lptimHandle->Instance==LPTIM1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a26      	ldr	r2, [pc, #152]	@ (8002360 <HAL_LPTIM_MspInit+0xc4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d126      	bne.n	800231a <HAL_LPTIM_MspInit+0x7e>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80022cc:	2310      	movs	r3, #16
 80022ce:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 80022d0:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 80022d4:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022d6:	f107 030c 	add.w	r3, r7, #12
 80022da:	4618      	mov	r0, r3
 80022dc:	f006 fa4b 	bl	8008776 <HAL_RCCEx_PeriphCLKConfig>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80022e6:	f000 fa13 	bl	8002710 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80022ea:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80022ee:	f7ff ff24 	bl	800213a <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	2002      	movs	r0, #2
 80022f4:	f7ff ff08 	bl	8002108 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 80022f8:	2304      	movs	r3, #4
 80022fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8002308:	2301      	movs	r3, #1
 800230a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002310:	4619      	mov	r1, r3
 8002312:	4814      	ldr	r0, [pc, #80]	@ (8002364 <HAL_LPTIM_MspInit+0xc8>)
 8002314:	f001 fe6c 	bl	8003ff0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }
}
 8002318:	e01e      	b.n	8002358 <HAL_LPTIM_MspInit+0xbc>
  else if(lptimHandle->Instance==LPTIM2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a12      	ldr	r2, [pc, #72]	@ (8002368 <HAL_LPTIM_MspInit+0xcc>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d119      	bne.n	8002358 <HAL_LPTIM_MspInit+0xbc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8002324:	2320      	movs	r3, #32
 8002326:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSE;
 8002328:	f04f 1330 	mov.w	r3, #3145776	@ 0x300030
 800232c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800232e:	f107 030c 	add.w	r3, r7, #12
 8002332:	4618      	mov	r0, r3
 8002334:	f006 fa1f 	bl	8008776 <HAL_RCCEx_PeriphCLKConfig>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_LPTIM_MspInit+0xa6>
      Error_Handler();
 800233e:	f000 f9e7 	bl	8002710 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8002342:	2020      	movs	r0, #32
 8002344:	f7ff ff12 	bl	800216c <LL_APB1_GRP2_EnableClock>
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 2, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2102      	movs	r1, #2
 800234c:	2030      	movs	r0, #48	@ 0x30
 800234e:	f001 fdf0 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8002352:	2030      	movs	r0, #48	@ 0x30
 8002354:	f001 fe07 	bl	8003f66 <HAL_NVIC_EnableIRQ>
}
 8002358:	bf00      	nop
 800235a:	3770      	adds	r7, #112	@ 0x70
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40007c00 	.word	0x40007c00
 8002364:	48000400 	.word	0x48000400
 8002368:	40009400 	.word	0x40009400

0800236c <HAL_LPTIM_MspDeInit>:

void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]

  if(lptimHandle->Instance==LPTIM1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a0d      	ldr	r2, [pc, #52]	@ (80023b0 <HAL_LPTIM_MspDeInit+0x44>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d108      	bne.n	8002390 <HAL_LPTIM_MspDeInit+0x24>
  {
  /* USER CODE BEGIN LPTIM1_MspDeInit 0 */

  /* USER CODE END LPTIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM1_CLK_DISABLE();
 800237e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8002382:	f7ff ff0c 	bl	800219e <LL_APB1_GRP1_DisableClock>

    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    HAL_GPIO_DeInit(BUZZ_GPIO_Port, BUZZ_Pin);
 8002386:	2104      	movs	r1, #4
 8002388:	480a      	ldr	r0, [pc, #40]	@ (80023b4 <HAL_LPTIM_MspDeInit+0x48>)
 800238a:	f001 ffa1 	bl	80042d0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
  /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

  /* USER CODE END LPTIM2_MspDeInit 1 */
  }
}
 800238e:	e00a      	b.n	80023a6 <HAL_LPTIM_MspDeInit+0x3a>
  else if(lptimHandle->Instance==LPTIM2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a08      	ldr	r2, [pc, #32]	@ (80023b8 <HAL_LPTIM_MspDeInit+0x4c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d105      	bne.n	80023a6 <HAL_LPTIM_MspDeInit+0x3a>
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 800239a:	2020      	movs	r0, #32
 800239c:	f7ff ff12 	bl	80021c4 <LL_APB1_GRP2_DisableClock>
    HAL_NVIC_DisableIRQ(LPTIM2_IRQn);
 80023a0:	2030      	movs	r0, #48	@ 0x30
 80023a2:	f001 fdee 	bl	8003f82 <HAL_NVIC_DisableIRQ>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40007c00 	.word	0x40007c00
 80023b4:	48000400 	.word	0x48000400
 80023b8:	40009400 	.word	0x40009400

080023bc <LL_RCC_LSE_SetDriveCapability>:
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80023c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023cc:	f023 0218 	bic.w	r2, r3, #24
 80023d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_AHB2_GRP1_DisableClock>:
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80023f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023fe:	4013      	ands	r3, r2
 8002400:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b084      	sub	sp, #16
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002414:	f000 fd22 	bl	8002e5c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002418:	f7fe fd1c 	bl	8000e54 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800241c:	f000 f858 	bl	80024d0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002420:	f000 f8ca 	bl	80025b8 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002424:	f7ff fe38 	bl	8002098 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002428:	f7fe febe 	bl	80011a8 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 800242c:	f7ff fede 	bl	80021ec <MX_LPTIM1_Init>
  MX_RTC_Init();
 8002430:	f000 f9a6 	bl	8002780 <MX_RTC_Init>
  MX_I2C1_Init();
 8002434:	f7ff fd7e 	bl	8001f34 <MX_I2C1_Init>
  MX_LPTIM2_Init();
 8002438:	f7ff ff04 	bl	8002244 <MX_LPTIM2_Init>
  MX_ADC1_Init();
 800243c:	f7fe fba6 	bl	8000b8c <MX_ADC1_Init>
  MX_SAI1_Init();
 8002440:	f000 fa56 	bl	80028f0 <MX_SAI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002444:	f009 fd7c 	bl	800bf40 <MX_FATFS_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <main+0x44>
    Error_Handler();
 800244e:	f000 f95f 	bl	8002710 <Error_Handler>
  }
  MX_USB_Device_Init();
 8002452:	f010 f9bd 	bl	80127d0 <MX_USB_Device_Init>
  MX_RF_Init();
 8002456:	f000 f961 	bl	800271c <MX_RF_Init>
 // EPD_HW_Init();
 // RTC_SetBuildTime();


  //function for mcu bootloader jump after power inicialisation
   uint32_t buttonPressStartTime = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	60fb      	str	r3, [r7, #12]
   uint32_t TimeoutCounter = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	607b      	str	r3, [r7, #4]
   uint8_t buttonHeld = 0;
 8002462:	2300      	movs	r3, #0
 8002464:	72fb      	strb	r3, [r7, #11]
   TimeoutCounter = HAL_GetTick();
 8002466:	f000 fd67 	bl	8002f38 <HAL_GetTick>
 800246a:	6078      	str	r0, [r7, #4]
   //till boot jump time period is gone, stay in the loop and read the button
   while ( HAL_GetTick() - TimeoutCounter <= BootJumpTime ) {
 800246c:	e021      	b.n	80024b2 <main+0xa4>
 	  //read the button. if button is zero(pulldown) start the countdown
 	  	  if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET) {
 800246e:	2101      	movs	r1, #1
 8002470:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002474:	f002 f80a 	bl	800448c <HAL_GPIO_ReadPin>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d117      	bne.n	80024ae <main+0xa0>
 	  	             if (!buttonHeld) {
 800247e:	7afb      	ldrb	r3, [r7, #11]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d105      	bne.n	8002490 <main+0x82>
 	  	                 buttonHeld = 1;
 8002484:	2301      	movs	r3, #1
 8002486:	72fb      	strb	r3, [r7, #11]
 	  	                 buttonPressStartTime = HAL_GetTick();
 8002488:	f000 fd56 	bl	8002f38 <HAL_GetTick>
 800248c:	60f8      	str	r0, [r7, #12]
 800248e:	e010      	b.n	80024b2 <main+0xa4>
 	  	             //if we pass 2s debouncing play beep and jump to the bootloader
 	  	             } else if (HAL_GetTick() - buttonPressStartTime >= Butt_TIMEOUT_MS) {
 8002490:	f000 fd52 	bl	8002f38 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800249e:	d308      	bcc.n	80024b2 <main+0xa4>
 	  	                 PlayBeep(1000); // pay beep for 1 sec
 80024a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024a4:	f000 f8bc 	bl	8002620 <PlayBeep>
 	  	                 JumpToBootloader();
 80024a8:	f000 f8d6 	bl	8002658 <JumpToBootloader>
 80024ac:	e001      	b.n	80024b2 <main+0xa4>
 	  	             }
 	  	  }
 	  	  else {
 	  	             buttonHeld = 0; // if button was pressed shorter time release the flag
 80024ae:	2300      	movs	r3, #0
 80024b0:	72fb      	strb	r3, [r7, #11]
   while ( HAL_GetTick() - TimeoutCounter <= BootJumpTime ) {
 80024b2:	f000 fd41 	bl	8002f38 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d9d4      	bls.n	800246e <main+0x60>


  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80024c4:	f7fe fcd4 	bl	8000e70 <MX_APPE_Init>
	  	     // Pokaj 10 seknd pred alou aktualizciou
	  	     HAL_Delay(10000);
	  	     Check_And_Log();
	  	     */
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80024c8:	f7fe fe24 	bl	8001114 <MX_APPE_Process>
 80024cc:	e7fc      	b.n	80024c8 <main+0xba>
	...

080024d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b09a      	sub	sp, #104	@ 0x68
 80024d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024d6:	f107 0320 	add.w	r3, r7, #32
 80024da:	2248      	movs	r2, #72	@ 0x48
 80024dc:	2100      	movs	r1, #0
 80024de:	4618      	mov	r0, r3
 80024e0:	f011 fee3 	bl	80142aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024e4:	1d3b      	adds	r3, r7, #4
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	605a      	str	r2, [r3, #4]
 80024ec:	609a      	str	r2, [r3, #8]
 80024ee:	60da      	str	r2, [r3, #12]
 80024f0:	611a      	str	r2, [r3, #16]
 80024f2:	615a      	str	r2, [r3, #20]
 80024f4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80024f6:	f004 fb31 	bl	8006b5c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80024fa:	2010      	movs	r0, #16
 80024fc:	f7ff ff5e 	bl	80023bc <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002500:	4b2c      	ldr	r3, [pc, #176]	@ (80025b4 <SystemClock_Config+0xe4>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002508:	4a2a      	ldr	r2, [pc, #168]	@ (80025b4 <SystemClock_Config+0xe4>)
 800250a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800250e:	6013      	str	r3, [r2, #0]
 8002510:	4b28      	ldr	r3, [pc, #160]	@ (80025b4 <SystemClock_Config+0xe4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002518:	603b      	str	r3, [r7, #0]
 800251a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800251c:	2367      	movs	r3, #103	@ 0x67
 800251e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002520:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002524:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002526:	2301      	movs	r3, #1
 8002528:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800252a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800252e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002530:	2301      	movs	r3, #1
 8002532:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002534:	2301      	movs	r3, #1
 8002536:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = 0;
 8002538:	2300      	movs	r3, #0
 800253a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800253c:	2300      	movs	r3, #0
 800253e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002540:	2360      	movs	r3, #96	@ 0x60
 8002542:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002544:	2302      	movs	r3, #2
 8002546:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002548:	2301      	movs	r3, #1
 800254a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800254c:	2300      	movs	r3, #0
 800254e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002550:	2320      	movs	r3, #32
 8002552:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002554:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002558:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800255a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800255e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV3;
 8002560:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002564:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002566:	f107 0320 	add.w	r3, r7, #32
 800256a:	4618      	mov	r0, r3
 800256c:	f004 ff90 	bl	8007490 <HAL_RCC_OscConfig>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002576:	f000 f8cb 	bl	8002710 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800257a:	236f      	movs	r3, #111	@ 0x6f
 800257c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800257e:	2303      	movs	r3, #3
 8002580:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002582:	2380      	movs	r3, #128	@ 0x80
 8002584:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8002586:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800258a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002590:	2380      	movs	r3, #128	@ 0x80
 8002592:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002594:	2300      	movs	r3, #0
 8002596:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	2103      	movs	r1, #3
 800259c:	4618      	mov	r0, r3
 800259e:	f005 faeb 	bl	8007b78 <HAL_RCC_ClockConfig>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80025a8:	f000 f8b2 	bl	8002710 <Error_Handler>
  }
}
 80025ac:	bf00      	nop
 80025ae:	3768      	adds	r7, #104	@ 0x68
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	58000400 	.word	0x58000400

080025b8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b094      	sub	sp, #80	@ 0x50
 80025bc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025be:	463b      	mov	r3, r7
 80025c0:	2250      	movs	r2, #80	@ 0x50
 80025c2:	2100      	movs	r1, #0
 80025c4:	4618      	mov	r0, r3
 80025c6:	f011 fe70 	bl	80142aa <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80025ca:	f44f 5351 	mov.w	r3, #13376	@ 0x3440
 80025ce:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80025d0:	2318      	movs	r3, #24
 80025d2:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80025d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025d8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80025da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025de:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80025e0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80025e4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADCCLK;
 80025e6:	4b0d      	ldr	r3, [pc, #52]	@ (800261c <PeriphCommonClock_Config+0x64>)
 80025e8:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80025ea:	2300      	movs	r3, #0
 80025ec:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80025ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80025f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80025f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025f8:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80025fa:	2300      	movs	r3, #0
 80025fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80025fe:	2310      	movs	r3, #16
 8002600:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002602:	463b      	mov	r3, r7
 8002604:	4618      	mov	r0, r3
 8002606:	f006 f8b6 	bl	8008776 <HAL_RCCEx_PeriphCLKConfig>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8002610:	f000 f87e 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002614:	bf00      	nop
 8002616:	3750      	adds	r7, #80	@ 0x50
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	10010000 	.word	0x10010000

08002620 <PlayBeep>:

/* USER CODE BEGIN 4 */
/////////////////this function generates acoustic signal on mcu GPIO pin via LPTIM//////////////////////
void PlayBeep(uint32_t duration_ms) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	uint32_t period = 999;  // 1 kHz (f=clk 4MHz/999)
 8002628:	f240 33e7 	movw	r3, #999	@ 0x3e7
 800262c:	60fb      	str	r3, [r7, #12]
	uint32_t pulse = 500;   // 50% duty cycle (D=pulse/period)
 800262e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002632:	60bb      	str	r3, [r7, #8]
	// Spusti asova na generovanie PWM
    HAL_LPTIM_PWM_Start(&hlptim1, period, pulse);
 8002634:	68ba      	ldr	r2, [r7, #8]
 8002636:	68f9      	ldr	r1, [r7, #12]
 8002638:	4806      	ldr	r0, [pc, #24]	@ (8002654 <PlayBeep+0x34>)
 800263a:	f002 fa6b 	bl	8004b14 <HAL_LPTIM_PWM_Start>

    // akaj, km uplynie trvanie zvuku
    HAL_Delay(duration_ms);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7fe fd43 	bl	80010ca <HAL_Delay>

    // Zastav asova
    HAL_LPTIM_PWM_Stop(&hlptim1);
 8002644:	4803      	ldr	r0, [pc, #12]	@ (8002654 <PlayBeep+0x34>)
 8002646:	f002 fab2 	bl	8004bae <HAL_LPTIM_PWM_Stop>
}
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	200004f0 	.word	0x200004f0

08002658 <JumpToBootloader>:

////////////////////this function releases all peripherials and jumps into bootloader/////////////////////////
void JumpToBootloader(void) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800265e:	b672      	cpsid	i
}
 8002660:	bf00      	nop

    // Interupt disable
    __disable_irq();

    // Reset USB
    USB->CNTR = 0x0003;
 8002662:	4b24      	ldr	r3, [pc, #144]	@ (80026f4 <JumpToBootloader+0x9c>)
 8002664:	2203      	movs	r2, #3
 8002666:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    // Pheripherial reset
    __HAL_RCC_GPIOC_CLK_DISABLE();
 800266a:	2004      	movs	r0, #4
 800266c:	f7ff febc 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 8002670:	2002      	movs	r0, #2
 8002672:	f7ff feb9 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>
    __HAL_RCC_GPIOA_CLK_DISABLE();
 8002676:	2001      	movs	r0, #1
 8002678:	f7ff feb6 	bl	80023e8 <LL_AHB2_GRP1_DisableClock>

    HAL_LPTIM_DeInit(&hlptim1);
 800267c:	481e      	ldr	r0, [pc, #120]	@ (80026f8 <JumpToBootloader+0xa0>)
 800267e:	f002 fa21 	bl	8004ac4 <HAL_LPTIM_DeInit>
    HAL_RCC_DeInit();
 8002682:	f004 fe69 	bl	8007358 <HAL_RCC_DeInit>

    // systick reset
    SysTick->CTRL = 0;
 8002686:	4b1d      	ldr	r3, [pc, #116]	@ (80026fc <JumpToBootloader+0xa4>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 800268c:	4b1b      	ldr	r3, [pc, #108]	@ (80026fc <JumpToBootloader+0xa4>)
 800268e:	2200      	movs	r2, #0
 8002690:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 8002692:	4b1a      	ldr	r3, [pc, #104]	@ (80026fc <JumpToBootloader+0xa4>)
 8002694:	2200      	movs	r2, #0
 8002696:	609a      	str	r2, [r3, #8]
    // Clear all interrupt bits
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8002698:	2300      	movs	r3, #0
 800269a:	73fb      	strb	r3, [r7, #15]
 800269c:	e010      	b.n	80026c0 <JumpToBootloader+0x68>
      {
        NVIC->ICER[i] = 0xFFFFFFFF;
 800269e:	4a18      	ldr	r2, [pc, #96]	@ (8002700 <JumpToBootloader+0xa8>)
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	3320      	adds	r3, #32
 80026a4:	f04f 31ff 	mov.w	r1, #4294967295
 80026a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80026ac:	4a14      	ldr	r2, [pc, #80]	@ (8002700 <JumpToBootloader+0xa8>)
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	3360      	adds	r3, #96	@ 0x60
 80026b2:	f04f 31ff 	mov.w	r1, #4294967295
 80026b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	3301      	adds	r3, #1
 80026be:	73fb      	strb	r3, [r7, #15]
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	2b07      	cmp	r3, #7
 80026c4:	d9eb      	bls.n	800269e <JumpToBootloader+0x46>
  __ASM volatile ("cpsie i" : : : "memory");
 80026c6:	b662      	cpsie	i
}
 80026c8:	bf00      	nop

      /* Re-enable all interrupts */
      __enable_irq();

      /* Set up the jump to boot loader address + 4 */
      uint32_t jump_address = *(__IO uint32_t *)(BOOT_ADD + 4);
 80026ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002704 <JumpToBootloader+0xac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	60bb      	str	r3, [r7, #8]

      /* Set the main stack pointer to the boot loader stack */
      __set_MSP(*(uint32_t *)BOOT_ADD);
 80026d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002708 <JumpToBootloader+0xb0>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	f383 8808 	msr	MSP, r3
}
 80026dc:	bf00      	nop

      /* Call the function to jump to boot loader location */
      void (*boot_load)(void) = (void (*)(void))(jump_address);
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	607b      	str	r3, [r7, #4]

      //remap memory
      SYSCFG->MEMRMP = 0x01;
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <JumpToBootloader+0xb4>)
 80026e4:	2201      	movs	r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

      // Now jump to the boot loader
      boot_load();
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4798      	blx	r3
      /* Jump is done successfully */
}
 80026ec:	bf00      	nop
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40006800 	.word	0x40006800
 80026f8:	200004f0 	.word	0x200004f0
 80026fc:	e000e010 	.word	0xe000e010
 8002700:	e000e100 	.word	0xe000e100
 8002704:	1fff0004 	.word	0x1fff0004
 8002708:	1fff0000 	.word	0x1fff0000
 800270c:	40010000 	.word	0x40010000

08002710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002714:	b672      	cpsid	i
}
 8002716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002718:	bf00      	nop
 800271a:	e7fd      	b.n	8002718 <Error_Handler+0x8>

0800271c <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800272a:	b480      	push	{r7}
 800272c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800272e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002736:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800273a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800273e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002742:	bf00      	nop
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <LL_APB1_GRP1_EnableClock>:
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002758:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800275a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4313      	orrs	r3, r2
 8002762:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002768:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4013      	ands	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002770:	68fb      	ldr	r3, [r7, #12]
}
 8002772:	bf00      	nop
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002794:	2300      	movs	r3, #0
 8002796:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002798:	4b2c      	ldr	r3, [pc, #176]	@ (800284c <MX_RTC_Init+0xcc>)
 800279a:	4a2d      	ldr	r2, [pc, #180]	@ (8002850 <MX_RTC_Init+0xd0>)
 800279c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800279e:	4b2b      	ldr	r3, [pc, #172]	@ (800284c <MX_RTC_Init+0xcc>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80027a4:	4b29      	ldr	r3, [pc, #164]	@ (800284c <MX_RTC_Init+0xcc>)
 80027a6:	220f      	movs	r2, #15
 80027a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80027aa:	4b28      	ldr	r3, [pc, #160]	@ (800284c <MX_RTC_Init+0xcc>)
 80027ac:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80027b0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80027b2:	4b26      	ldr	r3, [pc, #152]	@ (800284c <MX_RTC_Init+0xcc>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80027b8:	4b24      	ldr	r3, [pc, #144]	@ (800284c <MX_RTC_Init+0xcc>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80027be:	4b23      	ldr	r3, [pc, #140]	@ (800284c <MX_RTC_Init+0xcc>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80027c4:	4b21      	ldr	r3, [pc, #132]	@ (800284c <MX_RTC_Init+0xcc>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80027ca:	4820      	ldr	r0, [pc, #128]	@ (800284c <MX_RTC_Init+0xcc>)
 80027cc:	f007 f81e 	bl	800980c <HAL_RTC_Init>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80027d6:	f7ff ff9b 	bl	8002710 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80027da:	2300      	movs	r3, #0
 80027dc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80027de:	2300      	movs	r3, #0
 80027e0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80027ee:	2300      	movs	r3, #0
 80027f0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80027f2:	1d3b      	adds	r3, r7, #4
 80027f4:	2201      	movs	r2, #1
 80027f6:	4619      	mov	r1, r3
 80027f8:	4814      	ldr	r0, [pc, #80]	@ (800284c <MX_RTC_Init+0xcc>)
 80027fa:	f007 f88f 	bl	800991c <HAL_RTC_SetTime>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_RTC_Init+0x88>
  {
    Error_Handler();
 8002804:	f7ff ff84 	bl	8002710 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002808:	2301      	movs	r3, #1
 800280a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800280c:	2301      	movs	r3, #1
 800280e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002810:	2301      	movs	r3, #1
 8002812:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002814:	2300      	movs	r3, #0
 8002816:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002818:	463b      	mov	r3, r7
 800281a:	2201      	movs	r2, #1
 800281c:	4619      	mov	r1, r3
 800281e:	480b      	ldr	r0, [pc, #44]	@ (800284c <MX_RTC_Init+0xcc>)
 8002820:	f007 f91b 	bl	8009a5a <HAL_RTC_SetDate>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800282a:	f7ff ff71 	bl	8002710 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800282e:	2200      	movs	r2, #0
 8002830:	2100      	movs	r1, #0
 8002832:	4806      	ldr	r0, [pc, #24]	@ (800284c <MX_RTC_Init+0xcc>)
 8002834:	f007 fa3c 	bl	8009cb0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800283e:	f7ff ff67 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002842:	bf00      	nop
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000560 	.word	0x20000560
 8002850:	40002800 	.word	0x40002800

08002854 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b096      	sub	sp, #88	@ 0x58
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800285c:	f107 0308 	add.w	r3, r7, #8
 8002860:	2250      	movs	r2, #80	@ 0x50
 8002862:	2100      	movs	r1, #0
 8002864:	4618      	mov	r0, r3
 8002866:	f011 fd20 	bl	80142aa <memset>
  if(rtcHandle->Instance==RTC)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a12      	ldr	r2, [pc, #72]	@ (80028b8 <HAL_RTC_MspInit+0x64>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d11d      	bne.n	80028b0 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002874:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002878:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800287a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800287e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002880:	f107 0308 	add.w	r3, r7, #8
 8002884:	4618      	mov	r0, r3
 8002886:	f005 ff76 	bl	8008776 <HAL_RCCEx_PeriphCLKConfig>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002890:	f7ff ff3e 	bl	8002710 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002894:	f7ff ff49 	bl	800272a <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002898:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800289c:	f7ff ff56 	bl	800274c <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80028a0:	2200      	movs	r2, #0
 80028a2:	2100      	movs	r1, #0
 80028a4:	2003      	movs	r0, #3
 80028a6:	f001 fb44 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80028aa:	2003      	movs	r0, #3
 80028ac:	f001 fb5b 	bl	8003f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80028b0:	bf00      	nop
 80028b2:	3758      	adds	r7, #88	@ 0x58
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40002800 	.word	0x40002800

080028bc <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80028c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80028d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4013      	ands	r3, r2
 80028de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028e0:	68fb      	ldr	r3, [r7, #12]
}
 80028e2:	bf00      	nop
 80028e4:	3714      	adds	r7, #20
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
	...

080028f0 <MX_SAI1_Init>:

SAI_HandleTypeDef hsai_BlockA1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80028f4:	4b2d      	ldr	r3, [pc, #180]	@ (80029ac <MX_SAI1_Init+0xbc>)
 80028f6:	4a2e      	ldr	r2, [pc, #184]	@ (80029b0 <MX_SAI1_Init+0xc0>)
 80028f8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80028fa:	4b2c      	ldr	r3, [pc, #176]	@ (80029ac <MX_SAI1_Init+0xbc>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8002900:	4b2a      	ldr	r3, [pc, #168]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002902:	2201      	movs	r2, #1
 8002904:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8002906:	4b29      	ldr	r3, [pc, #164]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002908:	2280      	movs	r2, #128	@ 0x80
 800290a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800290c:	4b27      	ldr	r3, [pc, #156]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800290e:	2200      	movs	r2, #0
 8002910:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002912:	4b26      	ldr	r3, [pc, #152]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002914:	2200      	movs	r2, #0
 8002916:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002918:	4b24      	ldr	r3, [pc, #144]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800291e:	4b23      	ldr	r3, [pc, #140]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002920:	2200      	movs	r2, #0
 8002922:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002924:	4b21      	ldr	r3, [pc, #132]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002926:	2200      	movs	r2, #0
 8002928:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800292a:	4b20      	ldr	r3, [pc, #128]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800292c:	2200      	movs	r2, #0
 800292e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002930:	4b1e      	ldr	r3, [pc, #120]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002932:	2200      	movs	r2, #0
 8002934:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002936:	4b1d      	ldr	r3, [pc, #116]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002938:	4a1e      	ldr	r2, [pc, #120]	@ (80029b4 <MX_SAI1_Init+0xc4>)
 800293a:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.MonoStereoMode = SAI_MONOMODE;
 800293c:	4b1b      	ldr	r3, [pc, #108]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800293e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002942:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002944:	4b19      	ldr	r3, [pc, #100]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002946:	2200      	movs	r2, #0
 8002948:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 800294a:	4b18      	ldr	r3, [pc, #96]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 2;
 8002952:	4b16      	ldr	r3, [pc, #88]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002954:	2202      	movs	r2, #2
 8002956:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE | SAI_PDM_CLOCK2_ENABLE;
 8002958:	4b14      	ldr	r3, [pc, #80]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800295a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800295e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8002960:	4b12      	ldr	r3, [pc, #72]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002962:	2220      	movs	r2, #32
 8002964:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8002966:	4b11      	ldr	r3, [pc, #68]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002968:	2201      	movs	r2, #1
 800296a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800296c:	4b0f      	ldr	r3, [pc, #60]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800296e:	2200      	movs	r2, #0
 8002970:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002972:	4b0e      	ldr	r3, [pc, #56]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002974:	2200      	movs	r2, #0
 8002976:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002978:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800297a:	2200      	movs	r2, #0
 800297c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800297e:	4b0b      	ldr	r3, [pc, #44]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002980:	2200      	movs	r2, #0
 8002982:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002984:	4b09      	ldr	r3, [pc, #36]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002986:	2200      	movs	r2, #0
 8002988:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 800298a:	4b08      	ldr	r3, [pc, #32]	@ (80029ac <MX_SAI1_Init+0xbc>)
 800298c:	2202      	movs	r2, #2
 800298e:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8002990:	4b06      	ldr	r3, [pc, #24]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002992:	2203      	movs	r2, #3
 8002994:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8002996:	4805      	ldr	r0, [pc, #20]	@ (80029ac <MX_SAI1_Init+0xbc>)
 8002998:	f007 fa56 	bl	8009e48 <HAL_SAI_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_SAI1_Init+0xb6>
  {
    Error_Handler();
 80029a2:	f7ff feb5 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000584 	.word	0x20000584
 80029b0:	40015404 	.word	0x40015404
 80029b4:	0002ee00 	.word	0x0002ee00

080029b8 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b088      	sub	sp, #32
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a16      	ldr	r2, [pc, #88]	@ (8002a20 <HAL_SAI_MspInit+0x68>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d126      	bne.n	8002a18 <HAL_SAI_MspInit+0x60>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80029ca:	4b16      	ldr	r3, [pc, #88]	@ (8002a24 <HAL_SAI_MspInit+0x6c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10b      	bne.n	80029ea <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80029d2:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80029d6:	f7ff ff71 	bl	80028bc <LL_APB2_GRP1_EnableClock>

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 80029da:	2200      	movs	r2, #0
 80029dc:	2100      	movs	r1, #0
 80029de:	2026      	movs	r0, #38	@ 0x26
 80029e0:	f001 faa7 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80029e4:	2026      	movs	r0, #38	@ 0x26
 80029e6:	f001 fabe 	bl	8003f66 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80029ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002a24 <HAL_SAI_MspInit+0x6c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	3301      	adds	r3, #1
 80029f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002a24 <HAL_SAI_MspInit+0x6c>)
 80029f2:	6013      	str	r3, [r2, #0]
    PA3     ------> SAI1_CK1
    PA8     ------> SAI1_CK2
    PA9     ------> SAI1_D2
    PA10     ------> SAI1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80029f4:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 80029f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fa:	2302      	movs	r3, #2
 80029fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002a06:	2303      	movs	r3, #3
 8002a08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	4619      	mov	r1, r3
 8002a10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a14:	f001 faec 	bl	8003ff0 <HAL_GPIO_Init>

    }
}
 8002a18:	bf00      	nop
 8002a1a:	3720      	adds	r7, #32
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40015404 	.word	0x40015404
 8002a24:	2000061c 	.word	0x2000061c

08002a28 <LL_AHB3_GRP1_EnableClock>:
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002a30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002a40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
}
 8002a4e:	bf00      	nop
 8002a50:	3714      	adds	r7, #20
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8002a60:	463b      	mov	r3, r7
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	605a      	str	r2, [r3, #4]

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002a68:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002a6c:	f7ff ffdc 	bl	8002a28 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 2, 0);
 8002a70:	2200      	movs	r2, #0
 8002a72:	2102      	movs	r1, #2
 8002a74:	f06f 0001 	mvn.w	r0, #1
 8002a78:	f001 fa5b 	bl	8003f32 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 2, 0);
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2102      	movs	r1, #2
 8002a80:	2005      	movs	r0, #5
 8002a82:	f001 fa56 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002a86:	2005      	movs	r0, #5
 8002a88:	f001 fa6d 	bl	8003f66 <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	2100      	movs	r1, #0
 8002a90:	202e      	movs	r0, #46	@ 0x2e
 8002a92:	f001 fa4e 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002a96:	202e      	movs	r0, #46	@ 0x2e
 8002a98:	f001 fa65 	bl	8003f66 <HAL_NVIC_EnableIRQ>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8002aa4:	463b      	mov	r3, r7
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f004 f868 	bl	8006b7c <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8002aac:	f004 f8a8 	bl	8006c00 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002abc:	bf00      	nop
 8002abe:	e7fd      	b.n	8002abc <NMI_Handler+0x4>

08002ac0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <HardFault_Handler+0x4>

08002ac8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <MemManage_Handler+0x4>

08002ad0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ad4:	bf00      	nop
 8002ad6:	e7fd      	b.n	8002ad4 <BusFault_Handler+0x4>

08002ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002adc:	bf00      	nop
 8002ade:	e7fd      	b.n	8002adc <UsageFault_Handler+0x4>

08002ae0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b00:	bf00      	nop
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b0e:	f000 f9ff 	bl	8002f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002b1a:	f7fe ff1f 	bl	800195c <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002b22:	b480      	push	{r7}
 8002b24:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENT_Pin);
 8002b34:	2001      	movs	r0, #1
 8002b36:	f001 fcd9 	bl	80044ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOSE_Pin);
 8002b42:	2004      	movs	r0, #4
 8002b44:	f001 fcd2 	bl	80044ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002b48:	bf00      	nop
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USB_I_Pin);
 8002b50:	2010      	movs	r0, #16
 8002b52:	f001 fccb 	bl	80044ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
	...

08002b5c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002b60:	4802      	ldr	r0, [pc, #8]	@ (8002b6c <USB_LP_IRQHandler+0x10>)
 8002b62:	f002 faef 	bl	8005144 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	20000c48 	.word	0x20000c48

08002b70 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0

  /* USER CODE END SAI1_IRQn 0 */
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr

08002b7e <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8002b82:	f00f fc6b 	bl	801245c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002b8e:	f00f fc9b 	bl	80124c8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002b9a:	f001 fccb 	bl	8004534 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002b9e:	bf00      	nop
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8002ba8:	4802      	ldr	r0, [pc, #8]	@ (8002bb4 <LPTIM2_IRQHandler+0x10>)
 8002baa:	f002 f81c 	bl	8004be6 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20000528 	.word	0x20000528

08002bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return 1;
 8002bbc:	2301      	movs	r3, #1
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <_kill>:

int _kill(int pid, int sig)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bd2:	f011 fbbd 	bl	8014350 <__errno>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2216      	movs	r2, #22
 8002bda:	601a      	str	r2, [r3, #0]
  return -1;
 8002bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <_exit>:

void _exit (int status)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ffe7 	bl	8002bc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bfa:	bf00      	nop
 8002bfc:	e7fd      	b.n	8002bfa <_exit+0x12>

08002bfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b086      	sub	sp, #24
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	617b      	str	r3, [r7, #20]
 8002c0e:	e00a      	b.n	8002c26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c10:	f3af 8000 	nop.w
 8002c14:	4601      	mov	r1, r0
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	60ba      	str	r2, [r7, #8]
 8002c1c:	b2ca      	uxtb	r2, r1
 8002c1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	3301      	adds	r3, #1
 8002c24:	617b      	str	r3, [r7, #20]
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	dbf0      	blt.n	8002c10 <_read+0x12>
  }

  return len;
 8002c2e:	687b      	ldr	r3, [r7, #4]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	e009      	b.n	8002c5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	1c5a      	adds	r2, r3, #1
 8002c4e:	60ba      	str	r2, [r7, #8]
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	dbf1      	blt.n	8002c4a <_write+0x12>
  }
  return len;
 8002c66:	687b      	ldr	r3, [r7, #4]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <_close>:

int _close(int file)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c98:	605a      	str	r2, [r3, #4]
  return 0;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <_isatty>:

int _isatty(int file)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cb0:	2301      	movs	r3, #1
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b085      	sub	sp, #20
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	60f8      	str	r0, [r7, #12]
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ce0:	4a14      	ldr	r2, [pc, #80]	@ (8002d34 <_sbrk+0x5c>)
 8002ce2:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <_sbrk+0x60>)
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cec:	4b13      	ldr	r3, [pc, #76]	@ (8002d3c <_sbrk+0x64>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d102      	bne.n	8002cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cf4:	4b11      	ldr	r3, [pc, #68]	@ (8002d3c <_sbrk+0x64>)
 8002cf6:	4a12      	ldr	r2, [pc, #72]	@ (8002d40 <_sbrk+0x68>)
 8002cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cfa:	4b10      	ldr	r3, [pc, #64]	@ (8002d3c <_sbrk+0x64>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d207      	bcs.n	8002d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d08:	f011 fb22 	bl	8014350 <__errno>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	220c      	movs	r2, #12
 8002d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d12:	f04f 33ff 	mov.w	r3, #4294967295
 8002d16:	e009      	b.n	8002d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d18:	4b08      	ldr	r3, [pc, #32]	@ (8002d3c <_sbrk+0x64>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d1e:	4b07      	ldr	r3, [pc, #28]	@ (8002d3c <_sbrk+0x64>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4413      	add	r3, r2
 8002d26:	4a05      	ldr	r2, [pc, #20]	@ (8002d3c <_sbrk+0x64>)
 8002d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20030000 	.word	0x20030000
 8002d38:	00000400 	.word	0x00000400
 8002d3c:	20000620 	.word	0x20000620
 8002d40:	200013a0 	.word	0x200013a0

08002d44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002d48:	4b24      	ldr	r3, [pc, #144]	@ (8002ddc <SystemInit+0x98>)
 8002d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d4e:	4a23      	ldr	r2, [pc, #140]	@ (8002ddc <SystemInit+0x98>)
 8002d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002d58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002d68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d6c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8002d70:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d7c:	4b18      	ldr	r3, [pc, #96]	@ (8002de0 <SystemInit+0x9c>)
 8002d7e:	4013      	ands	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d8e:	f023 0305 	bic.w	r3, r3, #5
 8002d92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002d96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002da2:	f023 0301 	bic.w	r3, r3, #1
 8002da6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002daa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dae:	4a0d      	ldr	r2, [pc, #52]	@ (8002de4 <SystemInit+0xa0>)
 8002db0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002db2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db6:	4a0b      	ldr	r2, [pc, #44]	@ (8002de4 <SystemInit+0xa0>)
 8002db8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002dba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002dc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dc8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002dca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dce:	2200      	movs	r2, #0
 8002dd0:	619a      	str	r2, [r3, #24]
}
 8002dd2:	bf00      	nop
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00
 8002de0:	faf6fefb 	.word	0xfaf6fefb
 8002de4:	22041000 	.word	0x22041000

08002de8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002de8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dea:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dec:	3304      	adds	r3, #4

08002dee <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dee:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002df0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002df2:	d3f9      	bcc.n	8002de8 <CopyDataInit>
  bx lr
 8002df4:	4770      	bx	lr

08002df6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8002df6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002df8:	3004      	adds	r0, #4

08002dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002dfa:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002dfc:	d3fb      	bcc.n	8002df6 <FillZerobss>
  bx lr
 8002dfe:	4770      	bx	lr

08002e00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e00:	480c      	ldr	r0, [pc, #48]	@ (8002e34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e02:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e04:	f7ff ff9e 	bl	8002d44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002e08:	480b      	ldr	r0, [pc, #44]	@ (8002e38 <LoopForever+0x6>)
 8002e0a:	490c      	ldr	r1, [pc, #48]	@ (8002e3c <LoopForever+0xa>)
 8002e0c:	4a0c      	ldr	r2, [pc, #48]	@ (8002e40 <LoopForever+0xe>)
 8002e0e:	2300      	movs	r3, #0
 8002e10:	f7ff ffed 	bl	8002dee <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002e14:	480b      	ldr	r0, [pc, #44]	@ (8002e44 <LoopForever+0x12>)
 8002e16:	490c      	ldr	r1, [pc, #48]	@ (8002e48 <LoopForever+0x16>)
 8002e18:	4a0c      	ldr	r2, [pc, #48]	@ (8002e4c <LoopForever+0x1a>)
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f7ff ffe7 	bl	8002dee <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002e20:	480b      	ldr	r0, [pc, #44]	@ (8002e50 <LoopForever+0x1e>)
 8002e22:	490c      	ldr	r1, [pc, #48]	@ (8002e54 <LoopForever+0x22>)
 8002e24:	2300      	movs	r3, #0
 8002e26:	f7ff ffe8 	bl	8002dfa <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e2a:	f011 fa97 	bl	801435c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002e2e:	f7ff faee 	bl	800240e <main>

08002e32 <LoopForever>:

LoopForever:
  b LoopForever
 8002e32:	e7fe      	b.n	8002e32 <LoopForever>
  ldr   r0, =_estack
 8002e34:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002e38:	20000008 	.word	0x20000008
 8002e3c:	200002f4 	.word	0x200002f4
 8002e40:	080167e4 	.word	0x080167e4
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002e44:	200301e4 	.word	0x200301e4
 8002e48:	20030a67 	.word	0x20030a67
 8002e4c:	08016b16 	.word	0x08016b16
  INIT_BSS _sbss, _ebss
 8002e50:	20000340 	.word	0x20000340
 8002e54:	2000139c 	.word	0x2000139c

08002e58 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e58:	e7fe      	b.n	8002e58 <ADC1_IRQHandler>
	...

08002e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e66:	4b0c      	ldr	r3, [pc, #48]	@ (8002e98 <HAL_Init+0x3c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a0b      	ldr	r2, [pc, #44]	@ (8002e98 <HAL_Init+0x3c>)
 8002e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e70:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e72:	2003      	movs	r0, #3
 8002e74:	f001 f852 	bl	8003f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e78:	200f      	movs	r0, #15
 8002e7a:	f000 f80f 	bl	8002e9c <HAL_InitTick>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d002      	beq.n	8002e8a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	71fb      	strb	r3, [r7, #7]
 8002e88:	e001      	b.n	8002e8e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e8a:	f7ff fde6 	bl	8002a5a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	58004000 	.word	0x58004000

08002e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002ea8:	4b17      	ldr	r3, [pc, #92]	@ (8002f08 <HAL_InitTick+0x6c>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d024      	beq.n	8002efa <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002eb0:	f005 f80e 	bl	8007ed0 <HAL_RCC_GetHCLKFreq>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <HAL_InitTick+0x6c>)
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	4619      	mov	r1, r3
 8002ebc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ec0:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f001 f868 	bl	8003f9e <HAL_SYSTICK_Config>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10f      	bne.n	8002ef4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b0f      	cmp	r3, #15
 8002ed8:	d809      	bhi.n	8002eee <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eda:	2200      	movs	r2, #0
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee2:	f001 f826 	bl	8003f32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ee6:	4a09      	ldr	r2, [pc, #36]	@ (8002f0c <HAL_InitTick+0x70>)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6013      	str	r3, [r2, #0]
 8002eec:	e007      	b.n	8002efe <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	73fb      	strb	r3, [r7, #15]
 8002ef2:	e004      	b.n	8002efe <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	73fb      	strb	r3, [r7, #15]
 8002ef8:	e001      	b.n	8002efe <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3710      	adds	r7, #16
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	20000010 	.word	0x20000010
 8002f0c:	2000000c 	.word	0x2000000c

08002f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f14:	4b06      	ldr	r3, [pc, #24]	@ (8002f30 <HAL_IncTick+0x20>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b06      	ldr	r3, [pc, #24]	@ (8002f34 <HAL_IncTick+0x24>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a04      	ldr	r2, [pc, #16]	@ (8002f34 <HAL_IncTick+0x24>)
 8002f22:	6013      	str	r3, [r2, #0]
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000010 	.word	0x20000010
 8002f34:	20000624 	.word	0x20000624

08002f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f3c:	4b03      	ldr	r3, [pc, #12]	@ (8002f4c <HAL_GetTick+0x14>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	20000624 	.word	0x20000624

08002f50 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002f54:	4b03      	ldr	r3, [pc, #12]	@ (8002f64 <HAL_GetTickPrio+0x14>)
 8002f56:	681b      	ldr	r3, [r3, #0]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	2000000c 	.word	0x2000000c

08002f68 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	@ (8002f7c <HAL_GetTickFreq+0x14>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20000010 	.word	0x20000010

08002f80 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b083      	sub	sp, #12
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
 8002fae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
 8002ff4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	3360      	adds	r3, #96	@ 0x60
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	4b08      	ldr	r3, [pc, #32]	@ (800302c <LL_ADC_SetOffset+0x44>)
 800300a:	4013      	ands	r3, r2
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	4313      	orrs	r3, r2
 8003018:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003020:	bf00      	nop
 8003022:	371c      	adds	r7, #28
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	03fff000 	.word	0x03fff000

08003030 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	3360      	adds	r3, #96	@ 0x60
 800303e:	461a      	mov	r2, r3
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003050:	4618      	mov	r0, r3
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	3360      	adds	r3, #96	@ 0x60
 800306c:	461a      	mov	r2, r3
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	431a      	orrs	r2, r3
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003086:	bf00      	nop
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003092:	b480      	push	{r7}
 8003094:	b087      	sub	sp, #28
 8003096:	af00      	add	r7, sp, #0
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	3330      	adds	r3, #48	@ 0x30
 80030a2:	461a      	mov	r2, r3
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	0a1b      	lsrs	r3, r3, #8
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	f003 030c 	and.w	r3, r3, #12
 80030ae:	4413      	add	r3, r2
 80030b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	f003 031f 	and.w	r3, r3, #31
 80030bc:	211f      	movs	r1, #31
 80030be:	fa01 f303 	lsl.w	r3, r1, r3
 80030c2:	43db      	mvns	r3, r3
 80030c4:	401a      	ands	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	0e9b      	lsrs	r3, r3, #26
 80030ca:	f003 011f 	and.w	r1, r3, #31
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f003 031f 	and.w	r3, r3, #31
 80030d4:	fa01 f303 	lsl.w	r3, r1, r3
 80030d8:	431a      	orrs	r2, r3
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80030de:	bf00      	nop
 80030e0:	371c      	adds	r7, #28
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b087      	sub	sp, #28
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	3314      	adds	r3, #20
 80030fa:	461a      	mov	r2, r3
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	0e5b      	lsrs	r3, r3, #25
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	f003 0304 	and.w	r3, r3, #4
 8003106:	4413      	add	r3, r2
 8003108:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	0d1b      	lsrs	r3, r3, #20
 8003112:	f003 031f 	and.w	r3, r3, #31
 8003116:	2107      	movs	r1, #7
 8003118:	fa01 f303 	lsl.w	r3, r1, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	401a      	ands	r2, r3
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	0d1b      	lsrs	r3, r3, #20
 8003124:	f003 031f 	and.w	r3, r3, #31
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	fa01 f303 	lsl.w	r3, r1, r3
 800312e:	431a      	orrs	r2, r3
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003134:	bf00      	nop
 8003136:	371c      	adds	r7, #28
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003158:	43db      	mvns	r3, r3
 800315a:	401a      	ands	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f003 0318 	and.w	r3, r3, #24
 8003162:	4908      	ldr	r1, [pc, #32]	@ (8003184 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003164:	40d9      	lsrs	r1, r3
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	400b      	ands	r3, r1
 800316a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800316e:	431a      	orrs	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	0007ffff 	.word	0x0007ffff

08003188 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003198:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6093      	str	r3, [r2, #8]
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031c0:	d101      	bne.n	80031c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80031c2:	2301      	movs	r3, #1
 80031c4:	e000      	b.n	80031c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80031e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003210:	d101      	bne.n	8003216 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003212:	2301      	movs	r3, #1
 8003214:	e000      	b.n	8003218 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <LL_ADC_IsEnabled+0x18>
 8003238:	2301      	movs	r3, #1
 800323a:	e000      	b.n	800323e <LL_ADC_IsEnabled+0x1a>
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800324a:	b480      	push	{r7}
 800324c:	b083      	sub	sp, #12
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	2b04      	cmp	r3, #4
 800325c:	d101      	bne.n	8003262 <LL_ADC_REG_IsConversionOngoing+0x18>
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 0308 	and.w	r3, r3, #8
 8003280:	2b08      	cmp	r3, #8
 8003282:	d101      	bne.n	8003288 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003284:	2301      	movs	r3, #1
 8003286:	e000      	b.n	800328a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
	...

08003298 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b088      	sub	sp, #32
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e12e      	b.n	8003514 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d109      	bne.n	80032d8 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7fd fcc5 	bl	8000c54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff ff65 	bl	80031ac <LL_ADC_IsDeepPowerDownEnabled>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d004      	beq.n	80032f2 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff ff4b 	bl	8003188 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff ff80 	bl	80031fc <LL_ADC_IsInternalRegulatorEnabled>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d115      	bne.n	800332e <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff ff64 	bl	80031d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800330c:	4b83      	ldr	r3, [pc, #524]	@ (800351c <HAL_ADC_Init+0x284>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	099b      	lsrs	r3, r3, #6
 8003312:	4a83      	ldr	r2, [pc, #524]	@ (8003520 <HAL_ADC_Init+0x288>)
 8003314:	fba2 2303 	umull	r2, r3, r2, r3
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	3301      	adds	r3, #1
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003320:	e002      	b.n	8003328 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	3b01      	subs	r3, #1
 8003326:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1f9      	bne.n	8003322 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff ff62 	bl	80031fc <LL_ADC_IsInternalRegulatorEnabled>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10d      	bne.n	800335a <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003342:	f043 0210 	orr.w	r2, r3, #16
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334e:	f043 0201 	orr.w	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff ff73 	bl	800324a <LL_ADC_REG_IsConversionOngoing>
 8003364:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336a:	f003 0310 	and.w	r3, r3, #16
 800336e:	2b00      	cmp	r3, #0
 8003370:	f040 80c7 	bne.w	8003502 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	2b00      	cmp	r3, #0
 8003378:	f040 80c3 	bne.w	8003502 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003380:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003384:	f043 0202 	orr.w	r2, r3, #2
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff ff47 	bl	8003224 <LL_ADC_IsEnabled>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d10b      	bne.n	80033b4 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800339c:	4861      	ldr	r0, [pc, #388]	@ (8003524 <HAL_ADC_Init+0x28c>)
 800339e:	f7ff ff41 	bl	8003224 <LL_ADC_IsEnabled>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d105      	bne.n	80033b4 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	4619      	mov	r1, r3
 80033ae:	485e      	ldr	r0, [pc, #376]	@ (8003528 <HAL_ADC_Init+0x290>)
 80033b0:	f7ff fde6 	bl	8002f80 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	7e5b      	ldrb	r3, [r3, #25]
 80033b8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033be:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80033c4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80033ca:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033d2:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 80033d4:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d106      	bne.n	80033f4 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ea:	3b01      	subs	r3, #1
 80033ec:	045b      	lsls	r3, r3, #17
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d009      	beq.n	8003410 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003400:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003408:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4313      	orrs	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	4b45      	ldr	r3, [pc, #276]	@ (800352c <HAL_ADC_Init+0x294>)
 8003418:	4013      	ands	r3, r2
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6812      	ldr	r2, [r2, #0]
 800341e:	69b9      	ldr	r1, [r7, #24]
 8003420:	430b      	orrs	r3, r1
 8003422:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff ff0e 	bl	800324a <LL_ADC_REG_IsConversionOngoing>
 800342e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff ff1b 	bl	8003270 <LL_ADC_INJ_IsConversionOngoing>
 800343a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d13d      	bne.n	80034be <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d13a      	bne.n	80034be <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800344c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003454:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003456:	4313      	orrs	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003464:	f023 0302 	bic.w	r3, r3, #2
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6812      	ldr	r2, [r2, #0]
 800346c:	69b9      	ldr	r1, [r7, #24]
 800346e:	430b      	orrs	r3, r1
 8003470:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003478:	2b01      	cmp	r3, #1
 800347a:	d118      	bne.n	80034ae <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003486:	f023 0304 	bic.w	r3, r3, #4
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003492:	4311      	orrs	r1, r2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003498:	4311      	orrs	r1, r2
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800349e:	430a      	orrs	r2, r1
 80034a0:	431a      	orrs	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	611a      	str	r2, [r3, #16]
 80034ac:	e007      	b.n	80034be <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f022 0201 	bic.w	r2, r2, #1
 80034bc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d10c      	bne.n	80034e0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034cc:	f023 010f 	bic.w	r1, r3, #15
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	1e5a      	subs	r2, r3, #1
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80034de:	e007      	b.n	80034f0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 020f 	bic.w	r2, r2, #15
 80034ee:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f4:	f023 0303 	bic.w	r3, r3, #3
 80034f8:	f043 0201 	orr.w	r2, r3, #1
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8003500:	e007      	b.n	8003512 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003506:	f043 0210 	orr.w	r2, r3, #16
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003512:	7ffb      	ldrb	r3, [r7, #31]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3720      	adds	r7, #32
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20000008 	.word	0x20000008
 8003520:	053e2d63 	.word	0x053e2d63
 8003524:	50040000 	.word	0x50040000
 8003528:	50040300 	.word	0x50040300
 800352c:	fff0c007 	.word	0xfff0c007

08003530 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b0b6      	sub	sp, #216	@ 0xd8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800353a:	2300      	movs	r3, #0
 800353c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003540:	2300      	movs	r3, #0
 8003542:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x22>
 800354e:	2302      	movs	r3, #2
 8003550:	e39f      	b.n	8003c92 <HAL_ADC_ConfigChannel+0x762>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff fe73 	bl	800324a <LL_ADC_REG_IsConversionOngoing>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	f040 8384 	bne.w	8003c74 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	6859      	ldr	r1, [r3, #4]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	461a      	mov	r2, r3
 800357a:	f7ff fd8a 	bl	8003092 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff fe61 	bl	800324a <LL_ADC_REG_IsConversionOngoing>
 8003588:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff fe6d 	bl	8003270 <LL_ADC_INJ_IsConversionOngoing>
 8003596:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800359a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f040 81a6 	bne.w	80038f0 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f040 81a1 	bne.w	80038f0 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6818      	ldr	r0, [r3, #0]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	6819      	ldr	r1, [r3, #0]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	461a      	mov	r2, r3
 80035bc:	f7ff fd95 	bl	80030ea <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	695a      	ldr	r2, [r3, #20]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	08db      	lsrs	r3, r3, #3
 80035cc:	f003 0303 	and.w	r3, r3, #3
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d00a      	beq.n	80035f8 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6818      	ldr	r0, [r3, #0]
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	6919      	ldr	r1, [r3, #16]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80035f2:	f7ff fcf9 	bl	8002fe8 <LL_ADC_SetOffset>
 80035f6:	e17b      	b.n	80038f0 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2100      	movs	r1, #0
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff fd16 	bl	8003030 <LL_ADC_GetOffsetChannel>
 8003604:	4603      	mov	r3, r0
 8003606:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800360a:	2b00      	cmp	r3, #0
 800360c:	d10a      	bne.n	8003624 <HAL_ADC_ConfigChannel+0xf4>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2100      	movs	r1, #0
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff fd0b 	bl	8003030 <LL_ADC_GetOffsetChannel>
 800361a:	4603      	mov	r3, r0
 800361c:	0e9b      	lsrs	r3, r3, #26
 800361e:	f003 021f 	and.w	r2, r3, #31
 8003622:	e01e      	b.n	8003662 <HAL_ADC_ConfigChannel+0x132>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2100      	movs	r1, #0
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff fd00 	bl	8003030 <LL_ADC_GetOffsetChannel>
 8003630:	4603      	mov	r3, r0
 8003632:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800363a:	fa93 f3a3 	rbit	r3, r3
 800363e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8003642:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003646:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 800364a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 8003652:	2320      	movs	r3, #32
 8003654:	e004      	b.n	8003660 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 8003656:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800365a:	fab3 f383 	clz	r3, r3
 800365e:	b2db      	uxtb	r3, r3
 8003660:	461a      	mov	r2, r3
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800366a:	2b00      	cmp	r3, #0
 800366c:	d105      	bne.n	800367a <HAL_ADC_ConfigChannel+0x14a>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	0e9b      	lsrs	r3, r3, #26
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	e018      	b.n	80036ac <HAL_ADC_ConfigChannel+0x17c>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003686:	fa93 f3a3 	rbit	r3, r3
 800368a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800368e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003692:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003696:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 800369e:	2320      	movs	r3, #32
 80036a0:	e004      	b.n	80036ac <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 80036a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80036a6:	fab3 f383 	clz	r3, r3
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d106      	bne.n	80036be <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2200      	movs	r2, #0
 80036b6:	2100      	movs	r1, #0
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7ff fccf 	bl	800305c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2101      	movs	r1, #1
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff fcb3 	bl	8003030 <LL_ADC_GetOffsetChannel>
 80036ca:	4603      	mov	r3, r0
 80036cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10a      	bne.n	80036ea <HAL_ADC_ConfigChannel+0x1ba>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2101      	movs	r1, #1
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff fca8 	bl	8003030 <LL_ADC_GetOffsetChannel>
 80036e0:	4603      	mov	r3, r0
 80036e2:	0e9b      	lsrs	r3, r3, #26
 80036e4:	f003 021f 	and.w	r2, r3, #31
 80036e8:	e01e      	b.n	8003728 <HAL_ADC_ConfigChannel+0x1f8>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2101      	movs	r1, #1
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff fc9d 	bl	8003030 <LL_ADC_GetOffsetChannel>
 80036f6:	4603      	mov	r3, r0
 80036f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003700:	fa93 f3a3 	rbit	r3, r3
 8003704:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003708:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800370c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003710:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8003718:	2320      	movs	r3, #32
 800371a:	e004      	b.n	8003726 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 800371c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003720:	fab3 f383 	clz	r3, r3
 8003724:	b2db      	uxtb	r3, r3
 8003726:	461a      	mov	r2, r3
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003730:	2b00      	cmp	r3, #0
 8003732:	d105      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x210>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	0e9b      	lsrs	r3, r3, #26
 800373a:	f003 031f 	and.w	r3, r3, #31
 800373e:	e018      	b.n	8003772 <HAL_ADC_ConfigChannel+0x242>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003748:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800374c:	fa93 f3a3 	rbit	r3, r3
 8003750:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003754:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003758:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800375c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8003764:	2320      	movs	r3, #32
 8003766:	e004      	b.n	8003772 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8003768:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800376c:	fab3 f383 	clz	r3, r3
 8003770:	b2db      	uxtb	r3, r3
 8003772:	429a      	cmp	r2, r3
 8003774:	d106      	bne.n	8003784 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2200      	movs	r2, #0
 800377c:	2101      	movs	r1, #1
 800377e:	4618      	mov	r0, r3
 8003780:	f7ff fc6c 	bl	800305c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2102      	movs	r1, #2
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff fc50 	bl	8003030 <LL_ADC_GetOffsetChannel>
 8003790:	4603      	mov	r3, r0
 8003792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10a      	bne.n	80037b0 <HAL_ADC_ConfigChannel+0x280>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2102      	movs	r1, #2
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7ff fc45 	bl	8003030 <LL_ADC_GetOffsetChannel>
 80037a6:	4603      	mov	r3, r0
 80037a8:	0e9b      	lsrs	r3, r3, #26
 80037aa:	f003 021f 	and.w	r2, r3, #31
 80037ae:	e01e      	b.n	80037ee <HAL_ADC_ConfigChannel+0x2be>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2102      	movs	r1, #2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff fc3a 	bl	8003030 <LL_ADC_GetOffsetChannel>
 80037bc:	4603      	mov	r3, r0
 80037be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037c6:	fa93 f3a3 	rbit	r3, r3
 80037ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80037ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80037d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 80037de:	2320      	movs	r3, #32
 80037e0:	e004      	b.n	80037ec <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80037e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80037e6:	fab3 f383 	clz	r3, r3
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	461a      	mov	r2, r3
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d105      	bne.n	8003806 <HAL_ADC_ConfigChannel+0x2d6>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	0e9b      	lsrs	r3, r3, #26
 8003800:	f003 031f 	and.w	r3, r3, #31
 8003804:	e016      	b.n	8003834 <HAL_ADC_ConfigChannel+0x304>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003812:	fa93 f3a3 	rbit	r3, r3
 8003816:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003818:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800381a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800381e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8003826:	2320      	movs	r3, #32
 8003828:	e004      	b.n	8003834 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 800382a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800382e:	fab3 f383 	clz	r3, r3
 8003832:	b2db      	uxtb	r3, r3
 8003834:	429a      	cmp	r2, r3
 8003836:	d106      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2200      	movs	r2, #0
 800383e:	2102      	movs	r1, #2
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff fc0b 	bl	800305c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2103      	movs	r1, #3
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff fbef 	bl	8003030 <LL_ADC_GetOffsetChannel>
 8003852:	4603      	mov	r3, r0
 8003854:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10a      	bne.n	8003872 <HAL_ADC_ConfigChannel+0x342>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2103      	movs	r1, #3
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff fbe4 	bl	8003030 <LL_ADC_GetOffsetChannel>
 8003868:	4603      	mov	r3, r0
 800386a:	0e9b      	lsrs	r3, r3, #26
 800386c:	f003 021f 	and.w	r2, r3, #31
 8003870:	e017      	b.n	80038a2 <HAL_ADC_ConfigChannel+0x372>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2103      	movs	r1, #3
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff fbd9 	bl	8003030 <LL_ADC_GetOffsetChannel>
 800387e:	4603      	mov	r3, r0
 8003880:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003884:	fa93 f3a3 	rbit	r3, r3
 8003888:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800388a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800388c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800388e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8003894:	2320      	movs	r3, #32
 8003896:	e003      	b.n	80038a0 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8003898:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800389a:	fab3 f383 	clz	r3, r3
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d105      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x38a>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	0e9b      	lsrs	r3, r3, #26
 80038b4:	f003 031f 	and.w	r3, r3, #31
 80038b8:	e011      	b.n	80038de <HAL_ADC_ConfigChannel+0x3ae>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80038c2:	fa93 f3a3 	rbit	r3, r3
 80038c6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80038c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80038cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 80038d2:	2320      	movs	r3, #32
 80038d4:	e003      	b.n	80038de <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 80038d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038d8:	fab3 f383 	clz	r3, r3
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	429a      	cmp	r2, r3
 80038e0:	d106      	bne.n	80038f0 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2200      	movs	r2, #0
 80038e8:	2103      	movs	r1, #3
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff fbb6 	bl	800305c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7ff fc95 	bl	8003224 <LL_ADC_IsEnabled>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f040 81c2 	bne.w	8003c86 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	6819      	ldr	r1, [r3, #0]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	461a      	mov	r2, r3
 8003910:	f7ff fc16 	bl	8003140 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	4a8e      	ldr	r2, [pc, #568]	@ (8003b54 <HAL_ADC_ConfigChannel+0x624>)
 800391a:	4293      	cmp	r3, r2
 800391c:	f040 8130 	bne.w	8003b80 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10b      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x418>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	0e9b      	lsrs	r3, r3, #26
 8003936:	3301      	adds	r3, #1
 8003938:	f003 031f 	and.w	r3, r3, #31
 800393c:	2b09      	cmp	r3, #9
 800393e:	bf94      	ite	ls
 8003940:	2301      	movls	r3, #1
 8003942:	2300      	movhi	r3, #0
 8003944:	b2db      	uxtb	r3, r3
 8003946:	e019      	b.n	800397c <HAL_ADC_ConfigChannel+0x44c>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003950:	fa93 f3a3 	rbit	r3, r3
 8003954:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003956:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003958:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800395a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8003960:	2320      	movs	r3, #32
 8003962:	e003      	b.n	800396c <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8003964:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003966:	fab3 f383 	clz	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	3301      	adds	r3, #1
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	2b09      	cmp	r3, #9
 8003974:	bf94      	ite	ls
 8003976:	2301      	movls	r3, #1
 8003978:	2300      	movhi	r3, #0
 800397a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800397c:	2b00      	cmp	r3, #0
 800397e:	d079      	beq.n	8003a74 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003988:	2b00      	cmp	r3, #0
 800398a:	d107      	bne.n	800399c <HAL_ADC_ConfigChannel+0x46c>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	0e9b      	lsrs	r3, r3, #26
 8003992:	3301      	adds	r3, #1
 8003994:	069b      	lsls	r3, r3, #26
 8003996:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800399a:	e015      	b.n	80039c8 <HAL_ADC_ConfigChannel+0x498>
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039a4:	fa93 f3a3 	rbit	r3, r3
 80039a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80039aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80039ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d101      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80039b4:	2320      	movs	r3, #32
 80039b6:	e003      	b.n	80039c0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80039b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ba:	fab3 f383 	clz	r3, r3
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	3301      	adds	r3, #1
 80039c2:	069b      	lsls	r3, r3, #26
 80039c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d109      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x4b8>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	0e9b      	lsrs	r3, r3, #26
 80039da:	3301      	adds	r3, #1
 80039dc:	f003 031f 	and.w	r3, r3, #31
 80039e0:	2101      	movs	r1, #1
 80039e2:	fa01 f303 	lsl.w	r3, r1, r3
 80039e6:	e017      	b.n	8003a18 <HAL_ADC_ConfigChannel+0x4e8>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039f0:	fa93 f3a3 	rbit	r3, r3
 80039f4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80039f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80039fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8003a00:	2320      	movs	r3, #32
 8003a02:	e003      	b.n	8003a0c <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a06:	fab3 f383 	clz	r3, r3
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	f003 031f 	and.w	r3, r3, #31
 8003a12:	2101      	movs	r1, #1
 8003a14:	fa01 f303 	lsl.w	r3, r1, r3
 8003a18:	ea42 0103 	orr.w	r1, r2, r3
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10a      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x50e>
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0e9b      	lsrs	r3, r3, #26
 8003a2e:	3301      	adds	r3, #1
 8003a30:	f003 021f 	and.w	r2, r3, #31
 8003a34:	4613      	mov	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	4413      	add	r3, r2
 8003a3a:	051b      	lsls	r3, r3, #20
 8003a3c:	e018      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x540>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a46:	fa93 f3a3 	rbit	r3, r3
 8003a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003a56:	2320      	movs	r3, #32
 8003a58:	e003      	b.n	8003a62 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a5c:	fab3 f383 	clz	r3, r3
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	3301      	adds	r3, #1
 8003a64:	f003 021f 	and.w	r2, r3, #31
 8003a68:	4613      	mov	r3, r2
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	4413      	add	r3, r2
 8003a6e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a70:	430b      	orrs	r3, r1
 8003a72:	e080      	b.n	8003b76 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d107      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x560>
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	0e9b      	lsrs	r3, r3, #26
 8003a86:	3301      	adds	r3, #1
 8003a88:	069b      	lsls	r3, r3, #26
 8003a8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a8e:	e015      	b.n	8003abc <HAL_ADC_ConfigChannel+0x58c>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a98:	fa93 f3a3 	rbit	r3, r3
 8003a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aa0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8003aa8:	2320      	movs	r3, #32
 8003aaa:	e003      	b.n	8003ab4 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aae:	fab3 f383 	clz	r3, r3
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	069b      	lsls	r3, r3, #26
 8003ab8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d109      	bne.n	8003adc <HAL_ADC_ConfigChannel+0x5ac>
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	0e9b      	lsrs	r3, r3, #26
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f003 031f 	and.w	r3, r3, #31
 8003ad4:	2101      	movs	r1, #1
 8003ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8003ada:	e017      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x5dc>
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae2:	6a3b      	ldr	r3, [r7, #32]
 8003ae4:	fa93 f3a3 	rbit	r3, r3
 8003ae8:	61fb      	str	r3, [r7, #28]
  return result;
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8003af4:	2320      	movs	r3, #32
 8003af6:	e003      	b.n	8003b00 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8003af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afa:	fab3 f383 	clz	r3, r3
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	3301      	adds	r3, #1
 8003b02:	f003 031f 	and.w	r3, r3, #31
 8003b06:	2101      	movs	r1, #1
 8003b08:	fa01 f303 	lsl.w	r3, r1, r3
 8003b0c:	ea42 0103 	orr.w	r1, r2, r3
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10d      	bne.n	8003b38 <HAL_ADC_ConfigChannel+0x608>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	0e9b      	lsrs	r3, r3, #26
 8003b22:	3301      	adds	r3, #1
 8003b24:	f003 021f 	and.w	r2, r3, #31
 8003b28:	4613      	mov	r3, r2
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4413      	add	r3, r2
 8003b2e:	3b1e      	subs	r3, #30
 8003b30:	051b      	lsls	r3, r3, #20
 8003b32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b36:	e01d      	b.n	8003b74 <HAL_ADC_ConfigChannel+0x644>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	fa93 f3a3 	rbit	r3, r3
 8003b44:	613b      	str	r3, [r7, #16]
  return result;
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d103      	bne.n	8003b58 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8003b50:	2320      	movs	r3, #32
 8003b52:	e005      	b.n	8003b60 <HAL_ADC_ConfigChannel+0x630>
 8003b54:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	fab3 f383 	clz	r3, r3
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	3301      	adds	r3, #1
 8003b62:	f003 021f 	and.w	r2, r3, #31
 8003b66:	4613      	mov	r3, r2
 8003b68:	005b      	lsls	r3, r3, #1
 8003b6a:	4413      	add	r3, r2
 8003b6c:	3b1e      	subs	r3, #30
 8003b6e:	051b      	lsls	r3, r3, #20
 8003b70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b74:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	f7ff fab5 	bl	80030ea <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	4b45      	ldr	r3, [pc, #276]	@ (8003c9c <HAL_ADC_ConfigChannel+0x76c>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d07c      	beq.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b8c:	4844      	ldr	r0, [pc, #272]	@ (8003ca0 <HAL_ADC_ConfigChannel+0x770>)
 8003b8e:	f7ff fa1d 	bl	8002fcc <LL_ADC_GetCommonPathInternalCh>
 8003b92:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b96:	4843      	ldr	r0, [pc, #268]	@ (8003ca4 <HAL_ADC_ConfigChannel+0x774>)
 8003b98:	f7ff fb44 	bl	8003224 <LL_ADC_IsEnabled>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d15e      	bne.n	8003c60 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a40      	ldr	r2, [pc, #256]	@ (8003ca8 <HAL_ADC_ConfigChannel+0x778>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d127      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x6cc>
 8003bac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d121      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a39      	ldr	r2, [pc, #228]	@ (8003ca4 <HAL_ADC_ConfigChannel+0x774>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d161      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003bc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003bc6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4834      	ldr	r0, [pc, #208]	@ (8003ca0 <HAL_ADC_ConfigChannel+0x770>)
 8003bce:	f7ff f9ea 	bl	8002fa6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bd2:	4b36      	ldr	r3, [pc, #216]	@ (8003cac <HAL_ADC_ConfigChannel+0x77c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	099b      	lsrs	r3, r3, #6
 8003bd8:	4a35      	ldr	r2, [pc, #212]	@ (8003cb0 <HAL_ADC_ConfigChannel+0x780>)
 8003bda:	fba2 2303 	umull	r2, r3, r2, r3
 8003bde:	099b      	lsrs	r3, r3, #6
 8003be0:	1c5a      	adds	r2, r3, #1
 8003be2:	4613      	mov	r3, r2
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	4413      	add	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003bec:	e002      	b.n	8003bf4 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1f9      	bne.n	8003bee <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003bfa:	e044      	b.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a2c      	ldr	r2, [pc, #176]	@ (8003cb4 <HAL_ADC_ConfigChannel+0x784>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d113      	bne.n	8003c2e <HAL_ADC_ConfigChannel+0x6fe>
 8003c06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10d      	bne.n	8003c2e <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a23      	ldr	r2, [pc, #140]	@ (8003ca4 <HAL_ADC_ConfigChannel+0x774>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d134      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003c1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c24:	4619      	mov	r1, r3
 8003c26:	481e      	ldr	r0, [pc, #120]	@ (8003ca0 <HAL_ADC_ConfigChannel+0x770>)
 8003c28:	f7ff f9bd 	bl	8002fa6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c2c:	e02b      	b.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a21      	ldr	r2, [pc, #132]	@ (8003cb8 <HAL_ADC_ConfigChannel+0x788>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d126      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
 8003c38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d120      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a16      	ldr	r2, [pc, #88]	@ (8003ca4 <HAL_ADC_ConfigChannel+0x774>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d11b      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003c4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c52:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c56:	4619      	mov	r1, r3
 8003c58:	4811      	ldr	r0, [pc, #68]	@ (8003ca0 <HAL_ADC_ConfigChannel+0x770>)
 8003c5a:	f7ff f9a4 	bl	8002fa6 <LL_ADC_SetCommonPathInternalCh>
 8003c5e:	e012      	b.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c64:	f043 0220 	orr.w	r2, r3, #32
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003c72:	e008      	b.n	8003c86 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c78:	f043 0220 	orr.w	r2, r3, #32
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003c8e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	37d8      	adds	r7, #216	@ 0xd8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	80080000 	.word	0x80080000
 8003ca0:	50040300 	.word	0x50040300
 8003ca4:	50040000 	.word	0x50040000
 8003ca8:	c7520000 	.word	0xc7520000
 8003cac:	20000008 	.word	0x20000008
 8003cb0:	053e2d63 	.word	0x053e2d63
 8003cb4:	cb840000 	.word	0xcb840000
 8003cb8:	80000001 	.word	0x80000001

08003cbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b085      	sub	sp, #20
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f003 0307 	and.w	r3, r3, #7
 8003cca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8003d00 <__NVIC_SetPriorityGrouping+0x44>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cd2:	68ba      	ldr	r2, [r7, #8]
 8003cd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cd8:	4013      	ands	r3, r2
 8003cda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ce4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ce8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cee:	4a04      	ldr	r2, [pc, #16]	@ (8003d00 <__NVIC_SetPriorityGrouping+0x44>)
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	60d3      	str	r3, [r2, #12]
}
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	e000ed00 	.word	0xe000ed00

08003d04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d08:	4b04      	ldr	r3, [pc, #16]	@ (8003d1c <__NVIC_GetPriorityGrouping+0x18>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	0a1b      	lsrs	r3, r3, #8
 8003d0e:	f003 0307 	and.w	r3, r3, #7
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr
 8003d1c:	e000ed00 	.word	0xe000ed00

08003d20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	4603      	mov	r3, r0
 8003d28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	db0b      	blt.n	8003d4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d32:	79fb      	ldrb	r3, [r7, #7]
 8003d34:	f003 021f 	and.w	r2, r3, #31
 8003d38:	4907      	ldr	r1, [pc, #28]	@ (8003d58 <__NVIC_EnableIRQ+0x38>)
 8003d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3e:	095b      	lsrs	r3, r3, #5
 8003d40:	2001      	movs	r0, #1
 8003d42:	fa00 f202 	lsl.w	r2, r0, r2
 8003d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	e000e100 	.word	0xe000e100

08003d5c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	4603      	mov	r3, r0
 8003d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	db12      	blt.n	8003d94 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d6e:	79fb      	ldrb	r3, [r7, #7]
 8003d70:	f003 021f 	and.w	r2, r3, #31
 8003d74:	490a      	ldr	r1, [pc, #40]	@ (8003da0 <__NVIC_DisableIRQ+0x44>)
 8003d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d7a:	095b      	lsrs	r3, r3, #5
 8003d7c:	2001      	movs	r0, #1
 8003d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003d82:	3320      	adds	r3, #32
 8003d84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003d88:	f3bf 8f4f 	dsb	sy
}
 8003d8c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003d8e:	f3bf 8f6f 	isb	sy
}
 8003d92:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	e000e100 	.word	0xe000e100

08003da4 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	db0c      	blt.n	8003dd0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	f003 021f 	and.w	r2, r3, #31
 8003dbc:	4907      	ldr	r1, [pc, #28]	@ (8003ddc <__NVIC_SetPendingIRQ+0x38>)
 8003dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	2001      	movs	r0, #1
 8003dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003dca:	3340      	adds	r3, #64	@ 0x40
 8003dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr
 8003ddc:	e000e100 	.word	0xe000e100

08003de0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	4603      	mov	r3, r0
 8003de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	db0c      	blt.n	8003e0c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003df2:	79fb      	ldrb	r3, [r7, #7]
 8003df4:	f003 021f 	and.w	r2, r3, #31
 8003df8:	4907      	ldr	r1, [pc, #28]	@ (8003e18 <__NVIC_ClearPendingIRQ+0x38>)
 8003dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfe:	095b      	lsrs	r3, r3, #5
 8003e00:	2001      	movs	r0, #1
 8003e02:	fa00 f202 	lsl.w	r2, r0, r2
 8003e06:	3360      	adds	r3, #96	@ 0x60
 8003e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	e000e100 	.word	0xe000e100

08003e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	4603      	mov	r3, r0
 8003e24:	6039      	str	r1, [r7, #0]
 8003e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	db0a      	blt.n	8003e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	490c      	ldr	r1, [pc, #48]	@ (8003e68 <__NVIC_SetPriority+0x4c>)
 8003e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3a:	0112      	lsls	r2, r2, #4
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	440b      	add	r3, r1
 8003e40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e44:	e00a      	b.n	8003e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	4908      	ldr	r1, [pc, #32]	@ (8003e6c <__NVIC_SetPriority+0x50>)
 8003e4c:	79fb      	ldrb	r3, [r7, #7]
 8003e4e:	f003 030f 	and.w	r3, r3, #15
 8003e52:	3b04      	subs	r3, #4
 8003e54:	0112      	lsls	r2, r2, #4
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	440b      	add	r3, r1
 8003e5a:	761a      	strb	r2, [r3, #24]
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	e000e100 	.word	0xe000e100
 8003e6c:	e000ed00 	.word	0xe000ed00

08003e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b089      	sub	sp, #36	@ 0x24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f003 0307 	and.w	r3, r3, #7
 8003e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	f1c3 0307 	rsb	r3, r3, #7
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	bf28      	it	cs
 8003e8e:	2304      	movcs	r3, #4
 8003e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	3304      	adds	r3, #4
 8003e96:	2b06      	cmp	r3, #6
 8003e98:	d902      	bls.n	8003ea0 <NVIC_EncodePriority+0x30>
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	3b03      	subs	r3, #3
 8003e9e:	e000      	b.n	8003ea2 <NVIC_EncodePriority+0x32>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003eae:	43da      	mvns	r2, r3
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	401a      	ands	r2, r3
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec2:	43d9      	mvns	r1, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ec8:	4313      	orrs	r3, r2
         );
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3724      	adds	r7, #36	@ 0x24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
	...

08003ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ee8:	d301      	bcc.n	8003eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eea:	2301      	movs	r3, #1
 8003eec:	e00f      	b.n	8003f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eee:	4a0a      	ldr	r2, [pc, #40]	@ (8003f18 <SysTick_Config+0x40>)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ef6:	210f      	movs	r1, #15
 8003ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8003efc:	f7ff ff8e 	bl	8003e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f00:	4b05      	ldr	r3, [pc, #20]	@ (8003f18 <SysTick_Config+0x40>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f06:	4b04      	ldr	r3, [pc, #16]	@ (8003f18 <SysTick_Config+0x40>)
 8003f08:	2207      	movs	r2, #7
 8003f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	e000e010 	.word	0xe000e010

08003f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff fec9 	bl	8003cbc <__NVIC_SetPriorityGrouping>
}
 8003f2a:	bf00      	nop
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b086      	sub	sp, #24
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	4603      	mov	r3, r0
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f40:	f7ff fee0 	bl	8003d04 <__NVIC_GetPriorityGrouping>
 8003f44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	68b9      	ldr	r1, [r7, #8]
 8003f4a:	6978      	ldr	r0, [r7, #20]
 8003f4c:	f7ff ff90 	bl	8003e70 <NVIC_EncodePriority>
 8003f50:	4602      	mov	r2, r0
 8003f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f56:	4611      	mov	r1, r2
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff ff5f 	bl	8003e1c <__NVIC_SetPriority>
}
 8003f5e:	bf00      	nop
 8003f60:	3718      	adds	r7, #24
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b082      	sub	sp, #8
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff fed3 	bl	8003d20 <__NVIC_EnableIRQ>
}
 8003f7a:	bf00      	nop
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b082      	sub	sp, #8
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	4603      	mov	r3, r0
 8003f8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff fee3 	bl	8003d5c <__NVIC_DisableIRQ>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff ff96 	bl	8003ed8 <SysTick_Config>
 8003fac:	4603      	mov	r3, r0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b082      	sub	sp, #8
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8003fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7ff feed 	bl	8003da4 <__NVIC_SetPendingIRQ>
}
 8003fca:	bf00      	nop
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	4603      	mov	r3, r0
 8003fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff fefd 	bl	8003de0 <__NVIC_ClearPendingIRQ>
}
 8003fe6:	bf00      	nop
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
	...

08003ff0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b087      	sub	sp, #28
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ffe:	e14c      	b.n	800429a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	2101      	movs	r1, #1
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	fa01 f303 	lsl.w	r3, r1, r3
 800400c:	4013      	ands	r3, r2
 800400e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2b00      	cmp	r3, #0
 8004014:	f000 813e 	beq.w	8004294 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d005      	beq.n	8004030 <HAL_GPIO_Init+0x40>
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f003 0303 	and.w	r3, r3, #3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d130      	bne.n	8004092 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	2203      	movs	r2, #3
 800403c:	fa02 f303 	lsl.w	r3, r2, r3
 8004040:	43db      	mvns	r3, r3
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4013      	ands	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	68da      	ldr	r2, [r3, #12]
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	fa02 f303 	lsl.w	r3, r2, r3
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004066:	2201      	movs	r2, #1
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43db      	mvns	r3, r3
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4013      	ands	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	091b      	lsrs	r3, r3, #4
 800407c:	f003 0201 	and.w	r2, r3, #1
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f003 0303 	and.w	r3, r3, #3
 800409a:	2b03      	cmp	r3, #3
 800409c:	d017      	beq.n	80040ce <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	2203      	movs	r2, #3
 80040aa:	fa02 f303 	lsl.w	r3, r2, r3
 80040ae:	43db      	mvns	r3, r3
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	4013      	ands	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	689a      	ldr	r2, [r3, #8]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d123      	bne.n	8004122 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	08da      	lsrs	r2, r3, #3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3208      	adds	r2, #8
 80040e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f003 0307 	and.w	r3, r3, #7
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	220f      	movs	r2, #15
 80040f2:	fa02 f303 	lsl.w	r3, r2, r3
 80040f6:	43db      	mvns	r3, r3
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4013      	ands	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	08da      	lsrs	r2, r3, #3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3208      	adds	r2, #8
 800411c:	6939      	ldr	r1, [r7, #16]
 800411e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	2203      	movs	r2, #3
 800412e:	fa02 f303 	lsl.w	r3, r2, r3
 8004132:	43db      	mvns	r3, r3
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	4013      	ands	r3, r2
 8004138:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f003 0203 	and.w	r2, r3, #3
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	fa02 f303 	lsl.w	r3, r2, r3
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	4313      	orrs	r3, r2
 800414e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800415e:	2b00      	cmp	r3, #0
 8004160:	f000 8098 	beq.w	8004294 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004164:	4a54      	ldr	r2, [pc, #336]	@ (80042b8 <HAL_GPIO_Init+0x2c8>)
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	089b      	lsrs	r3, r3, #2
 800416a:	3302      	adds	r3, #2
 800416c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004170:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f003 0303 	and.w	r3, r3, #3
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	220f      	movs	r2, #15
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	693a      	ldr	r2, [r7, #16]
 8004184:	4013      	ands	r3, r2
 8004186:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800418e:	d019      	beq.n	80041c4 <HAL_GPIO_Init+0x1d4>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a4a      	ldr	r2, [pc, #296]	@ (80042bc <HAL_GPIO_Init+0x2cc>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d013      	beq.n	80041c0 <HAL_GPIO_Init+0x1d0>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a49      	ldr	r2, [pc, #292]	@ (80042c0 <HAL_GPIO_Init+0x2d0>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d00d      	beq.n	80041bc <HAL_GPIO_Init+0x1cc>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a48      	ldr	r2, [pc, #288]	@ (80042c4 <HAL_GPIO_Init+0x2d4>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d007      	beq.n	80041b8 <HAL_GPIO_Init+0x1c8>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a47      	ldr	r2, [pc, #284]	@ (80042c8 <HAL_GPIO_Init+0x2d8>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d101      	bne.n	80041b4 <HAL_GPIO_Init+0x1c4>
 80041b0:	2304      	movs	r3, #4
 80041b2:	e008      	b.n	80041c6 <HAL_GPIO_Init+0x1d6>
 80041b4:	2307      	movs	r3, #7
 80041b6:	e006      	b.n	80041c6 <HAL_GPIO_Init+0x1d6>
 80041b8:	2303      	movs	r3, #3
 80041ba:	e004      	b.n	80041c6 <HAL_GPIO_Init+0x1d6>
 80041bc:	2302      	movs	r3, #2
 80041be:	e002      	b.n	80041c6 <HAL_GPIO_Init+0x1d6>
 80041c0:	2301      	movs	r3, #1
 80041c2:	e000      	b.n	80041c6 <HAL_GPIO_Init+0x1d6>
 80041c4:	2300      	movs	r3, #0
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	f002 0203 	and.w	r2, r2, #3
 80041cc:	0092      	lsls	r2, r2, #2
 80041ce:	4093      	lsls	r3, r2
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041d6:	4938      	ldr	r1, [pc, #224]	@ (80042b8 <HAL_GPIO_Init+0x2c8>)
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	089b      	lsrs	r3, r3, #2
 80041dc:	3302      	adds	r3, #2
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041e4:	4b39      	ldr	r3, [pc, #228]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	43db      	mvns	r3, r3
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4013      	ands	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d003      	beq.n	8004208 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	4313      	orrs	r3, r2
 8004206:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004208:	4a30      	ldr	r2, [pc, #192]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800420e:	4b2f      	ldr	r3, [pc, #188]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	43db      	mvns	r3, r3
 8004218:	693a      	ldr	r2, [r7, #16]
 800421a:	4013      	ands	r3, r2
 800421c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	4313      	orrs	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004232:	4a26      	ldr	r2, [pc, #152]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004238:	4b24      	ldr	r3, [pc, #144]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 800423a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800423e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	43db      	mvns	r3, r3
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4013      	ands	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800425e:	4a1b      	ldr	r2, [pc, #108]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8004266:	4b19      	ldr	r3, [pc, #100]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 8004268:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800426c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	43db      	mvns	r3, r3
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	4013      	ands	r3, r2
 8004276:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	4313      	orrs	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800428c:	4a0f      	ldr	r2, [pc, #60]	@ (80042cc <HAL_GPIO_Init+0x2dc>)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	3301      	adds	r3, #1
 8004298:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f47f aeab 	bne.w	8004000 <HAL_GPIO_Init+0x10>
  }
}
 80042aa:	bf00      	nop
 80042ac:	bf00      	nop
 80042ae:	371c      	adds	r7, #28
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr
 80042b8:	40010000 	.word	0x40010000
 80042bc:	48000400 	.word	0x48000400
 80042c0:	48000800 	.word	0x48000800
 80042c4:	48000c00 	.word	0x48000c00
 80042c8:	48001000 	.word	0x48001000
 80042cc:	58000800 	.word	0x58000800

080042d0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b087      	sub	sp, #28
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042da:	2300      	movs	r3, #0
 80042dc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80042de:	e0bb      	b.n	8004458 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80042e0:	2201      	movs	r2, #1
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	4013      	ands	r3, r2
 80042ec:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 80ae 	beq.w	8004452 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80042f6:	4a5f      	ldr	r2, [pc, #380]	@ (8004474 <HAL_GPIO_DeInit+0x1a4>)
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	089b      	lsrs	r3, r3, #2
 80042fc:	3302      	adds	r3, #2
 80042fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004302:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	220f      	movs	r2, #15
 800430e:	fa02 f303 	lsl.w	r3, r2, r3
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4013      	ands	r3, r2
 8004316:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800431e:	d019      	beq.n	8004354 <HAL_GPIO_DeInit+0x84>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a55      	ldr	r2, [pc, #340]	@ (8004478 <HAL_GPIO_DeInit+0x1a8>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d013      	beq.n	8004350 <HAL_GPIO_DeInit+0x80>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	4a54      	ldr	r2, [pc, #336]	@ (800447c <HAL_GPIO_DeInit+0x1ac>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d00d      	beq.n	800434c <HAL_GPIO_DeInit+0x7c>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a53      	ldr	r2, [pc, #332]	@ (8004480 <HAL_GPIO_DeInit+0x1b0>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d007      	beq.n	8004348 <HAL_GPIO_DeInit+0x78>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a52      	ldr	r2, [pc, #328]	@ (8004484 <HAL_GPIO_DeInit+0x1b4>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d101      	bne.n	8004344 <HAL_GPIO_DeInit+0x74>
 8004340:	2304      	movs	r3, #4
 8004342:	e008      	b.n	8004356 <HAL_GPIO_DeInit+0x86>
 8004344:	2307      	movs	r3, #7
 8004346:	e006      	b.n	8004356 <HAL_GPIO_DeInit+0x86>
 8004348:	2303      	movs	r3, #3
 800434a:	e004      	b.n	8004356 <HAL_GPIO_DeInit+0x86>
 800434c:	2302      	movs	r3, #2
 800434e:	e002      	b.n	8004356 <HAL_GPIO_DeInit+0x86>
 8004350:	2301      	movs	r3, #1
 8004352:	e000      	b.n	8004356 <HAL_GPIO_DeInit+0x86>
 8004354:	2300      	movs	r3, #0
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	f002 0203 	and.w	r2, r2, #3
 800435c:	0092      	lsls	r2, r2, #2
 800435e:	4093      	lsls	r3, r2
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	429a      	cmp	r2, r3
 8004364:	d136      	bne.n	80043d4 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004366:	4b48      	ldr	r3, [pc, #288]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 8004368:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	43db      	mvns	r3, r3
 8004370:	4945      	ldr	r1, [pc, #276]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 8004372:	4013      	ands	r3, r2
 8004374:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004378:	4b43      	ldr	r3, [pc, #268]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 800437a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	43db      	mvns	r3, r3
 8004382:	4941      	ldr	r1, [pc, #260]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 8004384:	4013      	ands	r3, r2
 8004386:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800438a:	4b3f      	ldr	r3, [pc, #252]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	43db      	mvns	r3, r3
 8004392:	493d      	ldr	r1, [pc, #244]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 8004394:	4013      	ands	r3, r2
 8004396:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004398:	4b3b      	ldr	r3, [pc, #236]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	43db      	mvns	r3, r3
 80043a0:	4939      	ldr	r1, [pc, #228]	@ (8004488 <HAL_GPIO_DeInit+0x1b8>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f003 0303 	and.w	r3, r3, #3
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	220f      	movs	r2, #15
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80043b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004474 <HAL_GPIO_DeInit+0x1a4>)
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	089b      	lsrs	r3, r3, #2
 80043bc:	3302      	adds	r3, #2
 80043be:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	43da      	mvns	r2, r3
 80043c6:	482b      	ldr	r0, [pc, #172]	@ (8004474 <HAL_GPIO_DeInit+0x1a4>)
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	400a      	ands	r2, r1
 80043ce:	3302      	adds	r3, #2
 80043d0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	2103      	movs	r1, #3
 80043de:	fa01 f303 	lsl.w	r3, r1, r3
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	08da      	lsrs	r2, r3, #3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	3208      	adds	r2, #8
 80043f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	220f      	movs	r2, #15
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	43db      	mvns	r3, r3
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	08d2      	lsrs	r2, r2, #3
 8004408:	4019      	ands	r1, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3208      	adds	r2, #8
 800440e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	005b      	lsls	r3, r3, #1
 800441a:	2103      	movs	r1, #3
 800441c:	fa01 f303 	lsl.w	r3, r1, r3
 8004420:	43db      	mvns	r3, r3
 8004422:	401a      	ands	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	2101      	movs	r1, #1
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	fa01 f303 	lsl.w	r3, r1, r3
 8004434:	43db      	mvns	r3, r3
 8004436:	401a      	ands	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	005b      	lsls	r3, r3, #1
 8004444:	2103      	movs	r1, #3
 8004446:	fa01 f303 	lsl.w	r3, r1, r3
 800444a:	43db      	mvns	r3, r3
 800444c:	401a      	ands	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	609a      	str	r2, [r3, #8]
    }

    position++;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	3301      	adds	r3, #1
 8004456:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	fa22 f303 	lsr.w	r3, r2, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	f47f af3d 	bne.w	80042e0 <HAL_GPIO_DeInit+0x10>
  }
}
 8004466:	bf00      	nop
 8004468:	bf00      	nop
 800446a:	371c      	adds	r7, #28
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	40010000 	.word	0x40010000
 8004478:	48000400 	.word	0x48000400
 800447c:	48000800 	.word	0x48000800
 8004480:	48000c00 	.word	0x48000c00
 8004484:	48001000 	.word	0x48001000
 8004488:	58000800 	.word	0x58000800

0800448c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691a      	ldr	r2, [r3, #16]
 800449c:	887b      	ldrh	r3, [r7, #2]
 800449e:	4013      	ands	r3, r2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d002      	beq.n	80044aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044a4:	2301      	movs	r3, #1
 80044a6:	73fb      	strb	r3, [r7, #15]
 80044a8:	e001      	b.n	80044ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044aa:	2300      	movs	r3, #0
 80044ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	460b      	mov	r3, r1
 80044c6:	807b      	strh	r3, [r7, #2]
 80044c8:	4613      	mov	r3, r2
 80044ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80044cc:	787b      	ldrb	r3, [r7, #1]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80044d2:	887a      	ldrh	r2, [r7, #2]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80044d8:	e002      	b.n	80044e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80044da:	887a      	ldrh	r2, [r7, #2]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80044f6:	4b08      	ldr	r3, [pc, #32]	@ (8004518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	88fb      	ldrh	r3, [r7, #6]
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d006      	beq.n	8004510 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004502:	4a05      	ldr	r2, [pc, #20]	@ (8004518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004504:	88fb      	ldrh	r3, [r7, #6]
 8004506:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004508:	88fb      	ldrh	r3, [r7, #6]
 800450a:	4618      	mov	r0, r3
 800450c:	f000 f806 	bl	800451c <HAL_GPIO_EXTI_Callback>
  }
}
 8004510:	bf00      	nop
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	58000800 	.word	0x58000800

0800451c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	4603      	mov	r3, r0
 8004524:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
	...

08004534 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800453a:	4b0a      	ldr	r3, [pc, #40]	@ (8004564 <HAL_HSEM_IRQHandler+0x30>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004540:	4b08      	ldr	r3, [pc, #32]	@ (8004564 <HAL_HSEM_IRQHandler+0x30>)
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	43db      	mvns	r3, r3
 8004548:	4906      	ldr	r1, [pc, #24]	@ (8004564 <HAL_HSEM_IRQHandler+0x30>)
 800454a:	4013      	ands	r3, r2
 800454c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800454e:	4a05      	ldr	r2, [pc, #20]	@ (8004564 <HAL_HSEM_IRQHandler+0x30>)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f807 	bl	8004568 <HAL_HSEM_FreeCallback>
}
 800455a:	bf00      	nop
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	58001500 	.word	0x58001500

08004568 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e08d      	b.n	80046aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fd06 	bl	8001fb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2224      	movs	r2, #36	@ 0x24
 80045ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0201 	bic.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80045cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d107      	bne.n	80045f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689a      	ldr	r2, [r3, #8]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045f2:	609a      	str	r2, [r3, #8]
 80045f4:	e006      	b.n	8004604 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689a      	ldr	r2, [r3, #8]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004602:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	2b02      	cmp	r3, #2
 800460a:	d108      	bne.n	800461e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800461a:	605a      	str	r2, [r3, #4]
 800461c:	e007      	b.n	800462e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	685a      	ldr	r2, [r3, #4]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800462c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6812      	ldr	r2, [r2, #0]
 8004638:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800463c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004640:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68da      	ldr	r2, [r3, #12]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004650:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	69d9      	ldr	r1, [r3, #28]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1a      	ldr	r2, [r3, #32]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	430a      	orrs	r2, r1
 800467a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2220      	movs	r2, #32
 8004696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b20      	cmp	r3, #32
 80046c6:	d138      	bne.n	800473a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d101      	bne.n	80046d6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046d2:	2302      	movs	r3, #2
 80046d4:	e032      	b.n	800473c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2224      	movs	r2, #36	@ 0x24
 80046e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f022 0201 	bic.w	r2, r2, #1
 80046f4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004704:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6819      	ldr	r1, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0201 	orr.w	r2, r2, #1
 8004724:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2220      	movs	r2, #32
 800472a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004736:	2300      	movs	r3, #0
 8004738:	e000      	b.n	800473c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800473a:	2302      	movs	r3, #2
  }
}
 800473c:	4618      	mov	r0, r3
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b20      	cmp	r3, #32
 800475c:	d139      	bne.n	80047d2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004764:	2b01      	cmp	r3, #1
 8004766:	d101      	bne.n	800476c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004768:	2302      	movs	r3, #2
 800476a:	e033      	b.n	80047d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2224      	movs	r2, #36	@ 0x24
 8004778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0201 	bic.w	r2, r2, #1
 800478a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800479a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	021b      	lsls	r3, r3, #8
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0201 	orr.w	r2, r2, #1
 80047bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2220      	movs	r2, #32
 80047c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80047ce:	2300      	movs	r3, #0
 80047d0:	e000      	b.n	80047d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047d2:	2302      	movs	r3, #2
  }
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3714      	adds	r7, #20
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80047e8:	2300      	movs	r3, #0
 80047ea:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d01e      	beq.n	8004830 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80047f2:	4b13      	ldr	r3, [pc, #76]	@ (8004840 <HAL_IPCC_Init+0x60>)
 80047f4:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d102      	bne.n	8004808 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7fd fc5c 	bl	80020c0 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8004808:	68b8      	ldr	r0, [r7, #8]
 800480a:	f000 f85b 	bl	80048c4 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f82c 	bl	8004878 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800482e:	e001      	b.n	8004834 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8004834:	7bfb      	ldrb	r3, [r7, #15]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	58000c00 	.word	0x58000c00

08004844 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	4613      	mov	r3, r2
 8004850:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8004852:	bf00      	nop
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800485e:	b480      	push	{r7}
 8004860:	b085      	sub	sp, #20
 8004862:	af00      	add	r7, sp, #0
 8004864:	60f8      	str	r0, [r7, #12]
 8004866:	60b9      	str	r1, [r7, #8]
 8004868:	4613      	mov	r3, r2
 800486a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800486c:	bf00      	nop
 800486e:	3714      	adds	r7, #20
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004880:	2300      	movs	r3, #0
 8004882:	60fb      	str	r3, [r7, #12]
 8004884:	e00f      	b.n	80048a6 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	4a0b      	ldr	r2, [pc, #44]	@ (80048bc <IPCC_SetDefaultCallbacks+0x44>)
 8004890:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	3306      	adds	r3, #6
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	4a08      	ldr	r2, [pc, #32]	@ (80048c0 <IPCC_SetDefaultCallbacks+0x48>)
 800489e:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	3301      	adds	r3, #1
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2b05      	cmp	r3, #5
 80048aa:	d9ec      	bls.n	8004886 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80048ac:	bf00      	nop
 80048ae:	bf00      	nop
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	08004845 	.word	0x08004845
 80048c0:	0800485f 	.word	0x0800485f

080048c4 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80048d8:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	223f      	movs	r2, #63	@ 0x3f
 80048de:	609a      	str	r2, [r3, #8]
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <LL_APB1_GRP1_ForceReset>:
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80048f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4313      	orrs	r3, r2
 8004902:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <LL_APB1_GRP2_ForceReset>:
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8004918:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800491c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800491e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4313      	orrs	r3, r2
 8004926:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <LL_APB1_GRP1_ReleaseReset>:
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800493c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004940:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	43db      	mvns	r3, r3
 8004946:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800494a:	4013      	ands	r3, r2
 800494c:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800494e:	bf00      	nop
 8004950:	370c      	adds	r7, #12
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr

0800495a <LL_APB1_GRP2_ReleaseReset>:
{
 800495a:	b480      	push	{r7}
 800495c:	b083      	sub	sp, #12
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8004962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004966:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	43db      	mvns	r3, r3
 800496c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004970:	4013      	ands	r3, r2
 8004972:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e08f      	b.n	8004ab2 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d106      	bne.n	80049b2 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f7fd fc75 	bl	800229c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2202      	movs	r2, #2
 80049b6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d004      	beq.n	80049d4 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049d2:	d103      	bne.n	80049dc <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 031e 	bic.w	r3, r3, #30
 80049da:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d005      	beq.n	80049f4 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80049ee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80049f2:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	4b31      	ldr	r3, [pc, #196]	@ (8004abc <HAL_LPTIM_Init+0x13c>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004a04:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8004a0a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8004a10:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8004a16:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d107      	bne.n	8004a36 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d004      	beq.n	8004a48 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a42:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a46:	d107      	bne.n	8004a58 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004a50:	4313      	orrs	r3, r2
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d00a      	beq.n	8004a7a <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004a6c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8004a72:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a0e      	ldr	r2, [pc, #56]	@ (8004ac0 <HAL_LPTIM_Init+0x140>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d108      	bne.n	8004a9e <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	621a      	str	r2, [r3, #32]
 8004a9c:	e004      	b.n	8004aa8 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004aa6:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	ff19f1fe 	.word	0xff19f1fe
 8004ac0:	40007c00 	.word	0x40007c00

08004ac4 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e01a      	b.n	8004b0c <HAL_LPTIM_DeInit+0x48>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2202      	movs	r2, #2
 8004ada:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f9a0 	bl	8004e24 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 f95f 	bl	8004da8 <HAL_LPTIM_GetState>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d101      	bne.n	8004af4 <HAL_LPTIM_DeInit+0x30>
  {
    return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e00b      	b.n	8004b0c <HAL_LPTIM_DeInit+0x48>

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f7fd fc39 	bl	800236c <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Return function status */
  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_LPTIM_PWM_Start>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68da      	ldr	r2, [r3, #12]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	691a      	ldr	r2, [r3, #16]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f042 0201 	orr.w	r2, r2, #1
 8004b46:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2210      	movs	r2, #16
 8004b4e:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8004b58:	2110      	movs	r1, #16
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f000 f932 	bl	8004dc4 <LPTIM_WaitForFlag>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b03      	cmp	r3, #3
 8004b64:	d101      	bne.n	8004b6a <HAL_LPTIM_PWM_Start+0x56>
  {
    return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e01d      	b.n	8004ba6 <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2208      	movs	r2, #8
 8004b70:	605a      	str	r2, [r3, #4]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8004b7a:	2108      	movs	r1, #8
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 f921 	bl	8004dc4 <LPTIM_WaitForFlag>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b03      	cmp	r3, #3
 8004b86:	d101      	bne.n	8004b8c <HAL_LPTIM_PWM_Start+0x78>
  {
    return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e00c      	b.n	8004ba6 <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	691a      	ldr	r2, [r3, #16]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f042 0204 	orr.w	r2, r2, #4
 8004b9a:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_LPTIM_PWM_Stop>:
  * @brief  Stop the LPTIM PWM generation.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b082      	sub	sp, #8
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2202      	movs	r2, #2
 8004bba:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 f930 	bl	8004e24 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f8ef 	bl	8004da8 <HAL_LPTIM_GetState>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b03      	cmp	r3, #3
 8004bce:	d101      	bne.n	8004bd4 <HAL_LPTIM_PWM_Stop+0x26>
  {
    return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e004      	b.n	8004bde <HAL_LPTIM_PWM_Stop+0x30>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b082      	sub	sp, #8
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d10d      	bne.n	8004c18 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d106      	bne.n	8004c18 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f882 	bl	8004d1c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d10d      	bne.n	8004c42 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d106      	bne.n	8004c42 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 f877 	bl	8004d30 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0304 	and.w	r3, r3, #4
 8004c4c:	2b04      	cmp	r3, #4
 8004c4e:	d10d      	bne.n	8004c6c <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d106      	bne.n	8004c6c <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2204      	movs	r2, #4
 8004c64:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f86c 	bl	8004d44 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	2b08      	cmp	r3, #8
 8004c78:	d10d      	bne.n	8004c96 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f003 0308 	and.w	r3, r3, #8
 8004c84:	2b08      	cmp	r3, #8
 8004c86:	d106      	bne.n	8004c96 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2208      	movs	r2, #8
 8004c8e:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f861 	bl	8004d58 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0310 	and.w	r3, r3, #16
 8004ca0:	2b10      	cmp	r3, #16
 8004ca2:	d10d      	bne.n	8004cc0 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 0310 	and.w	r3, r3, #16
 8004cae:	2b10      	cmp	r3, #16
 8004cb0:	d106      	bne.n	8004cc0 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2210      	movs	r2, #16
 8004cb8:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 f856 	bl	8004d6c <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0320 	and.w	r3, r3, #32
 8004cca:	2b20      	cmp	r3, #32
 8004ccc:	d10d      	bne.n	8004cea <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 0320 	and.w	r3, r3, #32
 8004cd8:	2b20      	cmp	r3, #32
 8004cda:	d106      	bne.n	8004cea <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2220      	movs	r2, #32
 8004ce2:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f84b 	bl	8004d80 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cf4:	2b40      	cmp	r3, #64	@ 0x40
 8004cf6:	d10d      	bne.n	8004d14 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d02:	2b40      	cmp	r3, #64	@ 0x40
 8004d04:	d106      	bne.n	8004d14 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2240      	movs	r2, #64	@ 0x40
 8004d0c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f840 	bl	8004d94 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d14:	bf00      	nop
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8004d24:	bf00      	nop
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004d88:	bf00      	nop
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004db6:	b2db      	uxtb	r3, r3
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8004dd2:	4b12      	ldr	r3, [pc, #72]	@ (8004e1c <LPTIM_WaitForFlag+0x58>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a12      	ldr	r2, [pc, #72]	@ (8004e20 <LPTIM_WaitForFlag+0x5c>)
 8004dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ddc:	0b9b      	lsrs	r3, r3, #14
 8004dde:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004de2:	fb02 f303 	mul.w	r3, r2, r3
 8004de6:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d101      	bne.n	8004df8 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	4013      	ands	r3, r2
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d002      	beq.n	8004e0e <LPTIM_WaitForFlag+0x4a>
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1ec      	bne.n	8004de8 <LPTIM_WaitForFlag+0x24>

  return result;
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3714      	adds	r7, #20
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr
 8004e1c:	20000008 	.word	0x20000008
 8004e20:	d1b71759 	.word	0xd1b71759

08004e24 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08c      	sub	sp, #48	@ 0x30
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e30:	613b      	str	r3, [r7, #16]
  return(result);
 8004e32:	693b      	ldr	r3, [r7, #16]
#if defined(LPTIM_OR_OR)
  uint32_t tmpOR;
#endif /* LPTIM_OR_OR */

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8004e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e36:	2301      	movs	r3, #1
 8004e38:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f383 8810 	msr	PRIMASK, r3
}
 8004e40:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  tmpIER = hlptim->Instance->IER;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	62bb      	str	r3, [r7, #40]	@ 0x28
  tmpCFGR = hlptim->Instance->CFGR;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCMP = hlptim->Instance->CMP;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	623b      	str	r3, [r7, #32]
  tmpARR = hlptim->Instance->ARR;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	61fb      	str	r3, [r7, #28]
#if defined(LPTIM_OR_OR)
  tmpOR = hlptim->Instance->OR;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	61bb      	str	r3, [r7, #24]
#endif /* LPTIM_OR_OR */

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a3b      	ldr	r2, [pc, #236]	@ (8004f5c <LPTIM_Disable+0x138>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d003      	beq.n	8004e7c <LPTIM_Disable+0x58>
 8004e74:	4a3a      	ldr	r2, [pc, #232]	@ (8004f60 <LPTIM_Disable+0x13c>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d009      	beq.n	8004e8e <LPTIM_Disable+0x6a>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8004e7a:	e00f      	b.n	8004e9c <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8004e7c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004e80:	f7ff fd34 	bl	80048ec <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8004e84:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004e88:	f7ff fd54 	bl	8004934 <LL_APB1_GRP1_ReleaseReset>
      break;
 8004e8c:	e006      	b.n	8004e9c <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8004e8e:	2020      	movs	r0, #32
 8004e90:	f7ff fd3e 	bl	8004910 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8004e94:	2020      	movs	r0, #32
 8004e96:	f7ff fd60 	bl	800495a <LL_APB1_GRP2_ReleaseReset>
      break;
 8004e9a:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8004e9c:	6a3b      	ldr	r3, [r7, #32]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d102      	bne.n	8004ea8 <LPTIM_Disable+0x84>
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d03b      	beq.n	8004f20 <LPTIM_Disable+0xfc>
  {
    if (tmpCMP != 0UL)
 8004ea8:	6a3b      	ldr	r3, [r7, #32]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d01a      	beq.n	8004ee4 <LPTIM_Disable+0xc0>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	691a      	ldr	r2, [r3, #16]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f042 0201 	orr.w	r2, r2, #1
 8004ebc:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6a3a      	ldr	r2, [r7, #32]
 8004ec4:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8004ec6:	2108      	movs	r1, #8
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f7ff ff7b 	bl	8004dc4 <LPTIM_WaitForFlag>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b03      	cmp	r3, #3
 8004ed2:	d103      	bne.n	8004edc <LPTIM_Disable+0xb8>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2203      	movs	r2, #3
 8004ed8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d01a      	beq.n	8004f20 <LPTIM_Disable+0xfc>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	691a      	ldr	r2, [r3, #16]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f042 0201 	orr.w	r2, r2, #1
 8004ef8:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	69fa      	ldr	r2, [r7, #28]
 8004f00:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8004f02:	2110      	movs	r1, #16
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7ff ff5d 	bl	8004dc4 <LPTIM_WaitForFlag>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b03      	cmp	r3, #3
 8004f0e:	d103      	bne.n	8004f18 <LPTIM_Disable+0xf4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2203      	movs	r2, #3
 8004f14:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2210      	movs	r2, #16
 8004f1e:	605a      	str	r2, [r3, #4]
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	691a      	ldr	r2, [r3, #16]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0201 	bic.w	r2, r2, #1
 8004f2e:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f36:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f3e:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)
  hlptim->Instance->OR = tmpOR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	621a      	str	r2, [r3, #32]
 8004f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f383 8810 	msr	PRIMASK, r3
}
 8004f52:	bf00      	nop
#endif /* LPTIM_OR_OR */

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8004f54:	bf00      	nop
 8004f56:	3730      	adds	r7, #48	@ 0x30
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	40007c00 	.word	0x40007c00
 8004f60:	40009400 	.word	0x40009400

08004f64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d101      	bne.n	8004f76 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e0c0      	b.n	80050f8 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d106      	bne.n	8004f90 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f00d fdf6 	bl	8012b7c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2203      	movs	r2, #3
 8004f94:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f005 f936 	bl	800a20e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	73fb      	strb	r3, [r7, #15]
 8004fa6:	e03e      	b.n	8005026 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004fa8:	7bfa      	ldrb	r2, [r7, #15]
 8004faa:	6879      	ldr	r1, [r7, #4]
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	440b      	add	r3, r1
 8004fb6:	3311      	adds	r3, #17
 8004fb8:	2201      	movs	r2, #1
 8004fba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004fbc:	7bfa      	ldrb	r2, [r7, #15]
 8004fbe:	6879      	ldr	r1, [r7, #4]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	440b      	add	r3, r1
 8004fca:	3310      	adds	r3, #16
 8004fcc:	7bfa      	ldrb	r2, [r7, #15]
 8004fce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004fd0:	7bfa      	ldrb	r2, [r7, #15]
 8004fd2:	6879      	ldr	r1, [r7, #4]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	440b      	add	r3, r1
 8004fde:	3313      	adds	r3, #19
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004fe4:	7bfa      	ldrb	r2, [r7, #15]
 8004fe6:	6879      	ldr	r1, [r7, #4]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	00db      	lsls	r3, r3, #3
 8004ff0:	440b      	add	r3, r1
 8004ff2:	3320      	adds	r3, #32
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ff8:	7bfa      	ldrb	r2, [r7, #15]
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	4413      	add	r3, r2
 8005002:	00db      	lsls	r3, r3, #3
 8005004:	440b      	add	r3, r1
 8005006:	3324      	adds	r3, #36	@ 0x24
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800500c:	7bfb      	ldrb	r3, [r7, #15]
 800500e:	6879      	ldr	r1, [r7, #4]
 8005010:	1c5a      	adds	r2, r3, #1
 8005012:	4613      	mov	r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4413      	add	r3, r2
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	440b      	add	r3, r1
 800501c:	2200      	movs	r2, #0
 800501e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	3301      	adds	r3, #1
 8005024:	73fb      	strb	r3, [r7, #15]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	791b      	ldrb	r3, [r3, #4]
 800502a:	7bfa      	ldrb	r2, [r7, #15]
 800502c:	429a      	cmp	r2, r3
 800502e:	d3bb      	bcc.n	8004fa8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005030:	2300      	movs	r3, #0
 8005032:	73fb      	strb	r3, [r7, #15]
 8005034:	e044      	b.n	80050c0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005036:	7bfa      	ldrb	r2, [r7, #15]
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	4613      	mov	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4413      	add	r3, r2
 8005040:	00db      	lsls	r3, r3, #3
 8005042:	440b      	add	r3, r1
 8005044:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005048:	2200      	movs	r2, #0
 800504a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800504c:	7bfa      	ldrb	r2, [r7, #15]
 800504e:	6879      	ldr	r1, [r7, #4]
 8005050:	4613      	mov	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	440b      	add	r3, r1
 800505a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800505e:	7bfa      	ldrb	r2, [r7, #15]
 8005060:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005062:	7bfa      	ldrb	r2, [r7, #15]
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	00db      	lsls	r3, r3, #3
 800506e:	440b      	add	r3, r1
 8005070:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005074:	2200      	movs	r2, #0
 8005076:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005078:	7bfa      	ldrb	r2, [r7, #15]
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	4613      	mov	r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4413      	add	r3, r2
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	440b      	add	r3, r1
 8005086:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800508a:	2200      	movs	r2, #0
 800508c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800508e:	7bfa      	ldrb	r2, [r7, #15]
 8005090:	6879      	ldr	r1, [r7, #4]
 8005092:	4613      	mov	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4413      	add	r3, r2
 8005098:	00db      	lsls	r3, r3, #3
 800509a:	440b      	add	r3, r1
 800509c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80050a0:	2200      	movs	r2, #0
 80050a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80050a4:	7bfa      	ldrb	r2, [r7, #15]
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	4613      	mov	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	4413      	add	r3, r2
 80050ae:	00db      	lsls	r3, r3, #3
 80050b0:	440b      	add	r3, r1
 80050b2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80050b6:	2200      	movs	r2, #0
 80050b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050ba:	7bfb      	ldrb	r3, [r7, #15]
 80050bc:	3301      	adds	r3, #1
 80050be:	73fb      	strb	r3, [r7, #15]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	791b      	ldrb	r3, [r3, #4]
 80050c4:	7bfa      	ldrb	r2, [r7, #15]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d3b5      	bcc.n	8005036 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6818      	ldr	r0, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	3304      	adds	r3, #4
 80050d2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80050d6:	f005 f8b5 	bl	800a244 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	7a9b      	ldrb	r3, [r3, #10]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d102      	bne.n	80050f6 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f001 fc7c 	bl	80069ee <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800510e:	2b01      	cmp	r3, #1
 8005110:	d101      	bne.n	8005116 <HAL_PCD_Start+0x16>
 8005112:	2302      	movs	r3, #2
 8005114:	e012      	b.n	800513c <HAL_PCD_Start+0x3c>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4618      	mov	r0, r3
 8005124:	f005 f85c 	bl	800a1e0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4618      	mov	r0, r3
 800512e:	f006 fe51 	bl	800bdd4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4618      	mov	r0, r3
 8005152:	f006 fe56 	bl	800be02 <USB_ReadInterrupts>
 8005156:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fb33 	bl	80057ce <PCD_EP_ISR_Handler>

    return;
 8005168:	e110      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005170:	2b00      	cmp	r3, #0
 8005172:	d013      	beq.n	800519c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800517c:	b29a      	uxth	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005186:	b292      	uxth	r2, r2
 8005188:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f00d fd98 	bl	8012cc2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005192:	2100      	movs	r1, #0
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f8fc 	bl	8005392 <HAL_PCD_SetAddress>

    return;
 800519a:	e0f7      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00c      	beq.n	80051c0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80051b8:	b292      	uxth	r2, r2
 80051ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80051be:	e0e5      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00c      	beq.n	80051e4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051dc:	b292      	uxth	r2, r2
 80051de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80051e2:	e0d3      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d034      	beq.n	8005258 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0204 	bic.w	r2, r2, #4
 8005200:	b292      	uxth	r2, r2
 8005202:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800520e:	b29a      	uxth	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0208 	bic.w	r2, r2, #8
 8005218:	b292      	uxth	r2, r2
 800521a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005224:	2b01      	cmp	r3, #1
 8005226:	d107      	bne.n	8005238 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005230:	2100      	movs	r1, #0
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f00d ff50 	bl	80130d8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f00d fd7b 	bl	8012d34 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005246:	b29a      	uxth	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005250:	b292      	uxth	r2, r2
 8005252:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005256:	e099      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800525e:	2b00      	cmp	r3, #0
 8005260:	d027      	beq.n	80052b2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800526a:	b29a      	uxth	r2, r3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0208 	orr.w	r2, r2, #8
 8005274:	b292      	uxth	r2, r2
 8005276:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005282:	b29a      	uxth	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800528c:	b292      	uxth	r2, r2
 800528e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800529a:	b29a      	uxth	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f042 0204 	orr.w	r2, r2, #4
 80052a4:	b292      	uxth	r2, r2
 80052a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f00d fd28 	bl	8012d00 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80052b0:	e06c      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d040      	beq.n	800533e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052ce:	b292      	uxth	r2, r2
 80052d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d12b      	bne.n	8005336 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80052e6:	b29a      	uxth	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f042 0204 	orr.w	r2, r2, #4
 80052f0:	b292      	uxth	r2, r2
 80052f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80052fe:	b29a      	uxth	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0208 	orr.w	r2, r2, #8
 8005308:	b292      	uxth	r2, r2
 800530a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800531e:	b29b      	uxth	r3, r3
 8005320:	089b      	lsrs	r3, r3, #2
 8005322:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800532c:	2101      	movs	r1, #1
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f00d fed2 	bl	80130d8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005334:	e02a      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f00d fce2 	bl	8012d00 <HAL_PCD_SuspendCallback>
    return;
 800533c:	e026      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00f      	beq.n	8005368 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005350:	b29a      	uxth	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800535a:	b292      	uxth	r2, r2
 800535c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f00d fca0 	bl	8012ca6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005366:	e011      	b.n	800538c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00c      	beq.n	800538c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800537a:	b29a      	uxth	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005384:	b292      	uxth	r2, r2
 8005386:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800538a:	bf00      	nop
  }
}
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b082      	sub	sp, #8
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
 800539a:	460b      	mov	r3, r1
 800539c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d101      	bne.n	80053ac <HAL_PCD_SetAddress+0x1a>
 80053a8:	2302      	movs	r3, #2
 80053aa:	e012      	b.n	80053d2 <HAL_PCD_SetAddress+0x40>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	78fa      	ldrb	r2, [r7, #3]
 80053b8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	78fa      	ldrb	r2, [r7, #3]
 80053c0:	4611      	mov	r1, r2
 80053c2:	4618      	mov	r0, r3
 80053c4:	f006 fcf2 	bl	800bdac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b084      	sub	sp, #16
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
 80053e2:	4608      	mov	r0, r1
 80053e4:	4611      	mov	r1, r2
 80053e6:	461a      	mov	r2, r3
 80053e8:	4603      	mov	r3, r0
 80053ea:	70fb      	strb	r3, [r7, #3]
 80053ec:	460b      	mov	r3, r1
 80053ee:	803b      	strh	r3, [r7, #0]
 80053f0:	4613      	mov	r3, r2
 80053f2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80053f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	da0e      	bge.n	800541e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	f003 0207 	and.w	r2, r3, #7
 8005406:	4613      	mov	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	4413      	add	r3, r2
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	3310      	adds	r3, #16
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	4413      	add	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2201      	movs	r2, #1
 800541a:	705a      	strb	r2, [r3, #1]
 800541c:	e00e      	b.n	800543c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800541e:	78fb      	ldrb	r3, [r7, #3]
 8005420:	f003 0207 	and.w	r2, r3, #7
 8005424:	4613      	mov	r3, r2
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	4413      	add	r3, r2
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	4413      	add	r3, r2
 8005434:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800543c:	78fb      	ldrb	r3, [r7, #3]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	b2da      	uxtb	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005448:	883b      	ldrh	r3, [r7, #0]
 800544a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	78ba      	ldrb	r2, [r7, #2]
 8005456:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005458:	78bb      	ldrb	r3, [r7, #2]
 800545a:	2b02      	cmp	r3, #2
 800545c:	d102      	bne.n	8005464 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800546a:	2b01      	cmp	r3, #1
 800546c:	d101      	bne.n	8005472 <HAL_PCD_EP_Open+0x98>
 800546e:	2302      	movs	r3, #2
 8005470:	e00e      	b.n	8005490 <HAL_PCD_EP_Open+0xb6>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2201      	movs	r2, #1
 8005476:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68f9      	ldr	r1, [r7, #12]
 8005480:	4618      	mov	r0, r3
 8005482:	f004 ff15 	bl	800a2b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800548e:	7afb      	ldrb	r3, [r7, #11]
}
 8005490:	4618      	mov	r0, r3
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	460b      	mov	r3, r1
 80054a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80054a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	da0e      	bge.n	80054ca <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054ac:	78fb      	ldrb	r3, [r7, #3]
 80054ae:	f003 0207 	and.w	r2, r3, #7
 80054b2:	4613      	mov	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4413      	add	r3, r2
 80054b8:	00db      	lsls	r3, r3, #3
 80054ba:	3310      	adds	r3, #16
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	4413      	add	r3, r2
 80054c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	705a      	strb	r2, [r3, #1]
 80054c8:	e00e      	b.n	80054e8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054ca:	78fb      	ldrb	r3, [r7, #3]
 80054cc:	f003 0207 	and.w	r2, r3, #7
 80054d0:	4613      	mov	r3, r2
 80054d2:	009b      	lsls	r3, r3, #2
 80054d4:	4413      	add	r3, r2
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	4413      	add	r3, r2
 80054e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80054e8:	78fb      	ldrb	r3, [r7, #3]
 80054ea:	f003 0307 	and.w	r3, r3, #7
 80054ee:	b2da      	uxtb	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d101      	bne.n	8005502 <HAL_PCD_EP_Close+0x6a>
 80054fe:	2302      	movs	r3, #2
 8005500:	e00e      	b.n	8005520 <HAL_PCD_EP_Close+0x88>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68f9      	ldr	r1, [r7, #12]
 8005510:	4618      	mov	r0, r3
 8005512:	f005 fbb5 	bl	800ac80 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3710      	adds	r7, #16
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	607a      	str	r2, [r7, #4]
 8005532:	603b      	str	r3, [r7, #0]
 8005534:	460b      	mov	r3, r1
 8005536:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005538:	7afb      	ldrb	r3, [r7, #11]
 800553a:	f003 0207 	and.w	r2, r3, #7
 800553e:	4613      	mov	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	4413      	add	r3, r2
 800554e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	683a      	ldr	r2, [r7, #0]
 800555a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	2200      	movs	r2, #0
 8005560:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2200      	movs	r2, #0
 8005566:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005568:	7afb      	ldrb	r3, [r7, #11]
 800556a:	f003 0307 	and.w	r3, r3, #7
 800556e:	b2da      	uxtb	r2, r3
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6979      	ldr	r1, [r7, #20]
 800557a:	4618      	mov	r0, r3
 800557c:	f005 fd6d 	bl	800b05a <USB_EPStartXfer>

  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3718      	adds	r7, #24
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800558a:	b480      	push	{r7}
 800558c:	b083      	sub	sp, #12
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
 8005592:	460b      	mov	r3, r1
 8005594:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005596:	78fb      	ldrb	r3, [r7, #3]
 8005598:	f003 0207 	and.w	r2, r3, #7
 800559c:	6879      	ldr	r1, [r7, #4]
 800559e:	4613      	mov	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	4413      	add	r3, r2
 80055a4:	00db      	lsls	r3, r3, #3
 80055a6:	440b      	add	r3, r1
 80055a8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80055ac:	681b      	ldr	r3, [r3, #0]
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b086      	sub	sp, #24
 80055be:	af00      	add	r7, sp, #0
 80055c0:	60f8      	str	r0, [r7, #12]
 80055c2:	607a      	str	r2, [r7, #4]
 80055c4:	603b      	str	r3, [r7, #0]
 80055c6:	460b      	mov	r3, r1
 80055c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055ca:	7afb      	ldrb	r3, [r7, #11]
 80055cc:	f003 0207 	and.w	r2, r3, #7
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	00db      	lsls	r3, r3, #3
 80055d8:	3310      	adds	r3, #16
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	4413      	add	r3, r2
 80055de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	683a      	ldr	r2, [r7, #0]
 80055f8:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	2200      	movs	r2, #0
 80055fe:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2201      	movs	r2, #1
 8005604:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005606:	7afb      	ldrb	r3, [r7, #11]
 8005608:	f003 0307 	and.w	r3, r3, #7
 800560c:	b2da      	uxtb	r2, r3
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6979      	ldr	r1, [r7, #20]
 8005618:	4618      	mov	r0, r3
 800561a:	f005 fd1e 	bl	800b05a <USB_EPStartXfer>

  return HAL_OK;
 800561e:	2300      	movs	r3, #0
}
 8005620:	4618      	mov	r0, r3
 8005622:	3718      	adds	r7, #24
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	460b      	mov	r3, r1
 8005632:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005634:	78fb      	ldrb	r3, [r7, #3]
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	7912      	ldrb	r2, [r2, #4]
 800563e:	4293      	cmp	r3, r2
 8005640:	d901      	bls.n	8005646 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e03e      	b.n	80056c4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005646:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800564a:	2b00      	cmp	r3, #0
 800564c:	da0e      	bge.n	800566c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800564e:	78fb      	ldrb	r3, [r7, #3]
 8005650:	f003 0207 	and.w	r2, r3, #7
 8005654:	4613      	mov	r3, r2
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	4413      	add	r3, r2
 800565a:	00db      	lsls	r3, r3, #3
 800565c:	3310      	adds	r3, #16
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	4413      	add	r3, r2
 8005662:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2201      	movs	r2, #1
 8005668:	705a      	strb	r2, [r3, #1]
 800566a:	e00c      	b.n	8005686 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800566c:	78fa      	ldrb	r2, [r7, #3]
 800566e:	4613      	mov	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	4413      	add	r3, r2
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	4413      	add	r3, r2
 800567e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2201      	movs	r2, #1
 800568a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800568c:	78fb      	ldrb	r3, [r7, #3]
 800568e:	f003 0307 	and.w	r3, r3, #7
 8005692:	b2da      	uxtb	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d101      	bne.n	80056a6 <HAL_PCD_EP_SetStall+0x7e>
 80056a2:	2302      	movs	r3, #2
 80056a4:	e00e      	b.n	80056c4 <HAL_PCD_EP_SetStall+0x9c>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68f9      	ldr	r1, [r7, #12]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f006 fa7f 	bl	800bbb8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80056c2:	2300      	movs	r3, #0
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	460b      	mov	r3, r1
 80056d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80056d8:	78fb      	ldrb	r3, [r7, #3]
 80056da:	f003 030f 	and.w	r3, r3, #15
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	7912      	ldrb	r2, [r2, #4]
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d901      	bls.n	80056ea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e040      	b.n	800576c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80056ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	da0e      	bge.n	8005710 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056f2:	78fb      	ldrb	r3, [r7, #3]
 80056f4:	f003 0207 	and.w	r2, r3, #7
 80056f8:	4613      	mov	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	3310      	adds	r3, #16
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	4413      	add	r3, r2
 8005706:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2201      	movs	r2, #1
 800570c:	705a      	strb	r2, [r3, #1]
 800570e:	e00e      	b.n	800572e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005710:	78fb      	ldrb	r3, [r7, #3]
 8005712:	f003 0207 	and.w	r2, r3, #7
 8005716:	4613      	mov	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4413      	add	r3, r2
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	4413      	add	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005734:	78fb      	ldrb	r3, [r7, #3]
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	b2da      	uxtb	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005746:	2b01      	cmp	r3, #1
 8005748:	d101      	bne.n	800574e <HAL_PCD_EP_ClrStall+0x82>
 800574a:	2302      	movs	r3, #2
 800574c:	e00e      	b.n	800576c <HAL_PCD_EP_ClrStall+0xa0>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68f9      	ldr	r1, [r7, #12]
 800575c:	4618      	mov	r0, r3
 800575e:	f006 fa7c 	bl	800bc5a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	460b      	mov	r3, r1
 800577e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005786:	2b01      	cmp	r3, #1
 8005788:	d101      	bne.n	800578e <HAL_PCD_EP_Flush+0x1a>
 800578a:	2302      	movs	r3, #2
 800578c:	e01b      	b.n	80057c6 <HAL_PCD_EP_Flush+0x52>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 8005796:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800579a:	2b00      	cmp	r3, #0
 800579c:	da09      	bge.n	80057b2 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	78fb      	ldrb	r3, [r7, #3]
 80057a4:	f003 0307 	and.w	r3, r3, #7
 80057a8:	4619      	mov	r1, r3
 80057aa:	4610      	mov	r0, r2
 80057ac:	f004 fd68 	bl	800a280 <USB_FlushTxFifo>
 80057b0:	e004      	b.n	80057bc <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f004 fd6e 	bl	800a298 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3708      	adds	r7, #8
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b094      	sub	sp, #80	@ 0x50
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80057d6:	e374      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
  {
    wIstr = hpcd->Instance->ISTR;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80057e0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80057e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	f003 030f 	and.w	r3, r3, #15
 80057ee:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex == 0U)
 80057f2:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f040 8143 	bne.w	8005a82 <PCD_EP_ISR_Handler+0x2b4>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80057fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005800:	f003 0310 	and.w	r3, r3, #16
 8005804:	2b00      	cmp	r3, #0
 8005806:	d14c      	bne.n	80058a2 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	881b      	ldrh	r3, [r3, #0]
 800580e:	b29b      	uxth	r3, r3
 8005810:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005818:	817b      	strh	r3, [r7, #10]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	897b      	ldrh	r3, [r7, #10]
 8005820:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005824:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005828:	b29b      	uxth	r3, r3
 800582a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	3310      	adds	r3, #16
 8005830:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800583a:	b29b      	uxth	r3, r3
 800583c:	461a      	mov	r2, r3
 800583e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	00db      	lsls	r3, r3, #3
 8005844:	4413      	add	r3, r2
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	6812      	ldr	r2, [r2, #0]
 800584a:	4413      	add	r3, r2
 800584c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005858:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800585a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800585c:	695a      	ldr	r2, [r3, #20]
 800585e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	441a      	add	r2, r3
 8005864:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005866:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005868:	2100      	movs	r1, #0
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f00d fa01 	bl	8012c72 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	7b1b      	ldrb	r3, [r3, #12]
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	f000 8323 	beq.w	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
 800587c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	2b00      	cmp	r3, #0
 8005882:	f040 831e 	bne.w	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	7b1b      	ldrb	r3, [r3, #12]
 800588a:	b2db      	uxtb	r3, r3
 800588c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005890:	b2da      	uxtb	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	731a      	strb	r2, [r3, #12]
 80058a0:	e30f      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80058a8:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	881b      	ldrh	r3, [r3, #0]
 80058b0:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80058b2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80058b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d07b      	beq.n	80059b4 <PCD_EP_ISR_Handler+0x1e6>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	461a      	mov	r2, r3
 80058c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	00db      	lsls	r3, r3, #3
 80058ce:	4413      	add	r3, r2
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	6812      	ldr	r2, [r2, #0]
 80058d4:	4413      	add	r3, r2
 80058d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80058da:	881b      	ldrh	r3, [r3, #0]
 80058dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80058e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058e2:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 80058e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	d044      	beq.n	8005976 <PCD_EP_ISR_Handler+0x1a8>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	881b      	ldrh	r3, [r3, #0]
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058fc:	823b      	strh	r3, [r7, #16]
 80058fe:	8a3b      	ldrh	r3, [r7, #16]
 8005900:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005904:	823b      	strh	r3, [r7, #16]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	8a3b      	ldrh	r3, [r7, #16]
 800590c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005910:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005914:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800591c:	b29b      	uxth	r3, r3
 800591e:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	881b      	ldrh	r3, [r3, #0]
 8005926:	b29b      	uxth	r3, r3
 8005928:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800592c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005930:	81fb      	strh	r3, [r7, #14]
 8005932:	89fb      	ldrh	r3, [r7, #14]
 8005934:	f083 0310 	eor.w	r3, r3, #16
 8005938:	81fb      	strh	r3, [r7, #14]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	89fb      	ldrh	r3, [r7, #14]
 8005940:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005944:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005948:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800594c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005950:	b29b      	uxth	r3, r3
 8005952:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	881b      	ldrh	r3, [r3, #0]
 800595a:	b29a      	uxth	r2, r3
 800595c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005960:	4013      	ands	r3, r2
 8005962:	81bb      	strh	r3, [r7, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	89ba      	ldrh	r2, [r7, #12]
 800596a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800596e:	b292      	uxth	r2, r2
 8005970:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	e2af      	b.n	8005ed6 <PCD_EP_ISR_Handler+0x708>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6818      	ldr	r0, [r3, #0]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8005980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005982:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005986:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005988:	b29b      	uxth	r3, r3
 800598a:	f006 fa8d 	bl	800bea8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	881b      	ldrh	r3, [r3, #0]
 8005994:	b29a      	uxth	r2, r3
 8005996:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800599a:	4013      	ands	r3, r2
 800599c:	827b      	strh	r3, [r7, #18]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	8a7a      	ldrh	r2, [r7, #18]
 80059a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059a8:	b292      	uxth	r2, r2
 80059aa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f00d f933 	bl	8012c18 <HAL_PCD_SetupStageCallback>
 80059b2:	e286      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80059b4:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f280 8282 	bge.w	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	881b      	ldrh	r3, [r3, #0]
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80059ca:	4013      	ands	r3, r2
 80059cc:	82fb      	strh	r3, [r7, #22]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	8afa      	ldrh	r2, [r7, #22]
 80059d4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059d8:	b292      	uxth	r2, r2
 80059da:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	461a      	mov	r2, r3
 80059e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	00db      	lsls	r3, r3, #3
 80059ee:	4413      	add	r3, r2
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	6812      	ldr	r2, [r2, #0]
 80059f4:	4413      	add	r3, r2
 80059f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80059fa:	881b      	ldrh	r3, [r3, #0]
 80059fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005a00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a02:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8005a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d11e      	bne.n	8005a4a <PCD_EP_ISR_Handler+0x27c>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	881b      	ldrh	r3, [r3, #0]
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a1c:	82bb      	strh	r3, [r7, #20]
 8005a1e:	8abb      	ldrh	r3, [r7, #20]
 8005a20:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005a24:	82bb      	strh	r3, [r7, #20]
 8005a26:	8abb      	ldrh	r3, [r7, #20]
 8005a28:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005a2c:	82bb      	strh	r3, [r7, #20]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	8abb      	ldrh	r3, [r7, #20]
 8005a34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	8013      	strh	r3, [r2, #0]
 8005a48:	e23b      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8005a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f000 8237 	beq.w	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6818      	ldr	r0, [r3, #0]
 8005a58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a5a:	6959      	ldr	r1, [r3, #20]
 8005a5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a5e:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8005a60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a62:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	f006 fa1f 	bl	800bea8 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8005a6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a6c:	695a      	ldr	r2, [r3, #20]
 8005a6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	441a      	add	r2, r3
 8005a74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a76:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005a78:	2100      	movs	r1, #0
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f00d f8de 	bl	8012c3c <HAL_PCD_DataOutStageCallback>
 8005a80:	e21f      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	461a      	mov	r2, r3
 8005a88:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	4413      	add	r3, r2
 8005a90:	881b      	ldrh	r3, [r3, #0]
 8005a92:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005a94:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f280 80f5 	bge.w	8005c88 <PCD_EP_ISR_Handler+0x4ba>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	4413      	add	r3, r2
 8005aac:	881b      	ldrh	r3, [r3, #0]
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005acc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005ad0:	b292      	uxth	r2, r2
 8005ad2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005ad4:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8005ad8:	4613      	mov	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4413      	add	r3, r2
 8005ade:	00db      	lsls	r3, r3, #3
 8005ae0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005aea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005aec:	7b1b      	ldrb	r3, [r3, #12]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d123      	bne.n	8005b3a <PCD_EP_ISR_Handler+0x36c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	461a      	mov	r2, r3
 8005afe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	4413      	add	r3, r2
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	6812      	ldr	r2, [r2, #0]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005b10:	881b      	ldrh	r3, [r3, #0]
 8005b12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b16:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8005b1a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f000 808d 	beq.w	8005c3e <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6818      	ldr	r0, [r3, #0]
 8005b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b2a:	6959      	ldr	r1, [r3, #20]
 8005b2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b2e:	88da      	ldrh	r2, [r3, #6]
 8005b30:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005b34:	f006 f9b8 	bl	800bea8 <USB_ReadPMA>
 8005b38:	e081      	b.n	8005c3e <PCD_EP_ISR_Handler+0x470>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005b3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b3c:	78db      	ldrb	r3, [r3, #3]
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d109      	bne.n	8005b56 <PCD_EP_ISR_Handler+0x388>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005b42:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005b44:	461a      	mov	r2, r3
 8005b46:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f9c8 	bl	8005ede <HAL_PCD_EP_DB_Receive>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005b54:	e073      	b.n	8005c3e <PCD_EP_ISR_Handler+0x470>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	4413      	add	r3, r2
 8005b64:	881b      	ldrh	r3, [r3, #0]
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b70:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	441a      	add	r2, r3
 8005b82:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005b86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b92:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	4413      	add	r3, r2
 8005ba8:	881b      	ldrh	r3, [r3, #0]
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d022      	beq.n	8005bfa <PCD_EP_ISR_Handler+0x42c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	00db      	lsls	r3, r3, #3
 8005bc6:	4413      	add	r3, r2
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6812      	ldr	r2, [r2, #0]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bd8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8005bdc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d02c      	beq.n	8005c3e <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6818      	ldr	r0, [r3, #0]
 8005be8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bea:	6959      	ldr	r1, [r3, #20]
 8005bec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bee:	891a      	ldrh	r2, [r3, #8]
 8005bf0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005bf4:	f006 f958 	bl	800bea8 <USB_ReadPMA>
 8005bf8:	e021      	b.n	8005c3e <PCD_EP_ISR_Handler+0x470>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	461a      	mov	r2, r3
 8005c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	00db      	lsls	r3, r3, #3
 8005c0c:	4413      	add	r3, r2
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	6812      	ldr	r2, [r2, #0]
 8005c12:	4413      	add	r3, r2
 8005c14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c1e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8005c22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d009      	beq.n	8005c3e <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6818      	ldr	r0, [r3, #0]
 8005c2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c30:	6959      	ldr	r1, [r3, #20]
 8005c32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c34:	895a      	ldrh	r2, [r3, #10]
 8005c36:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c3a:	f006 f935 	bl	800bea8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005c3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c40:	69da      	ldr	r2, [r3, #28]
 8005c42:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c46:	441a      	add	r2, r3
 8005c48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c4a:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005c4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d005      	beq.n	8005c60 <PCD_EP_ISR_Handler+0x492>
 8005c54:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8005c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d206      	bcs.n	8005c6e <PCD_EP_ISR_Handler+0x4a0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005c60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	4619      	mov	r1, r3
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f00c ffe8 	bl	8012c3c <HAL_PCD_DataOutStageCallback>
 8005c6c:	e00c      	b.n	8005c88 <PCD_EP_ISR_Handler+0x4ba>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 8005c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c70:	695a      	ldr	r2, [r3, #20]
 8005c72:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c76:	441a      	add	r2, r3
 8005c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c7a:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005c82:	4618      	mov	r0, r3
 8005c84:	f005 f9e9 	bl	800b05a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005c88:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f000 8117 	beq.w	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8005c94:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8005c98:	4613      	mov	r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	00db      	lsls	r3, r3, #3
 8005ca0:	3310      	adds	r3, #16
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	4413      	add	r3, r2
 8005ca6:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	461a      	mov	r2, r3
 8005cae:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	881b      	ldrh	r3, [r3, #0]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cc2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	461a      	mov	r2, r3
 8005cca:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	441a      	add	r2, r3
 8005cd2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005cd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8005ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ce2:	78db      	ldrb	r3, [r3, #3]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	f040 80a1 	bne.w	8005e2c <PCD_EP_ISR_Handler+0x65e>
        {
          ep->xfer_len = 0U;
 8005cea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cec:	2200      	movs	r2, #0
 8005cee:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8005cf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cf2:	7b1b      	ldrb	r3, [r3, #12]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f000 8092 	beq.w	8005e1e <PCD_EP_ISR_Handler+0x650>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005cfa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d046      	beq.n	8005d92 <PCD_EP_ISR_Handler+0x5c4>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005d04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d06:	785b      	ldrb	r3, [r3, #1]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d126      	bne.n	8005d5a <PCD_EP_ISR_Handler+0x58c>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	61fb      	str	r3, [r7, #28]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	4413      	add	r3, r2
 8005d22:	61fb      	str	r3, [r7, #28]
 8005d24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	00da      	lsls	r2, r3, #3
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005d32:	61bb      	str	r3, [r7, #24]
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	881b      	ldrh	r3, [r3, #0]
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	801a      	strh	r2, [r3, #0]
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	881b      	ldrh	r3, [r3, #0]
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	801a      	strh	r2, [r3, #0]
 8005d58:	e061      	b.n	8005e1e <PCD_EP_ISR_Handler+0x650>
 8005d5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d5c:	785b      	ldrb	r3, [r3, #1]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d15d      	bne.n	8005e1e <PCD_EP_ISR_Handler+0x650>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	461a      	mov	r2, r3
 8005d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d76:	4413      	add	r3, r2
 8005d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d7c:	781b      	ldrb	r3, [r3, #0]
 8005d7e:	00da      	lsls	r2, r3, #3
 8005d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d82:	4413      	add	r3, r2
 8005d84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005d88:	623b      	str	r3, [r7, #32]
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	801a      	strh	r2, [r3, #0]
 8005d90:	e045      	b.n	8005e1e <PCD_EP_ISR_Handler+0x650>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d9a:	785b      	ldrb	r3, [r3, #1]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d126      	bne.n	8005dee <PCD_EP_ISR_Handler+0x620>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	461a      	mov	r2, r3
 8005db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db4:	4413      	add	r3, r2
 8005db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	00da      	lsls	r2, r3, #3
 8005dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc0:	4413      	add	r3, r2
 8005dc2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dca:	881b      	ldrh	r3, [r3, #0]
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd6:	801a      	strh	r2, [r3, #0]
 8005dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dda:	881b      	ldrh	r3, [r3, #0]
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005de2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dea:	801a      	strh	r2, [r3, #0]
 8005dec:	e017      	b.n	8005e1e <PCD_EP_ISR_Handler+0x650>
 8005dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005df0:	785b      	ldrb	r3, [r3, #1]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d113      	bne.n	8005e1e <PCD_EP_ISR_Handler+0x650>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	461a      	mov	r2, r3
 8005e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e04:	4413      	add	r3, r2
 8005e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	00da      	lsls	r2, r3, #3
 8005e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e10:	4413      	add	r3, r2
 8005e12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e16:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	4619      	mov	r1, r3
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f00c ff24 	bl	8012c72 <HAL_PCD_DataInStageCallback>
 8005e2a:	e04a      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005e2c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d13f      	bne.n	8005eb6 <PCD_EP_ISR_Handler+0x6e8>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	461a      	mov	r2, r3
 8005e42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	00db      	lsls	r3, r3, #3
 8005e48:	4413      	add	r3, r2
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6812      	ldr	r2, [r2, #0]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e5a:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8005e5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e5e:	699a      	ldr	r2, [r3, #24]
 8005e60:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d906      	bls.n	8005e74 <PCD_EP_ISR_Handler+0x6a6>
            {
              ep->xfer_len -= TxPctSize;
 8005e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e68:	699a      	ldr	r2, [r3, #24]
 8005e6a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005e6c:	1ad2      	subs	r2, r2, r3
 8005e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e70:	619a      	str	r2, [r3, #24]
 8005e72:	e002      	b.n	8005e7a <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              ep->xfer_len = 0U;
 8005e74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e76:	2200      	movs	r2, #0
 8005e78:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8005e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e7c:	699b      	ldr	r3, [r3, #24]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d106      	bne.n	8005e90 <PCD_EP_ISR_Handler+0x6c2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	4619      	mov	r1, r3
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f00c fef2 	bl	8012c72 <HAL_PCD_DataInStageCallback>
 8005e8e:	e018      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8005e90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e92:	695a      	ldr	r2, [r3, #20]
 8005e94:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005e96:	441a      	add	r2, r3
 8005e98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e9a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8005e9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e9e:	69da      	ldr	r2, [r3, #28]
 8005ea0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005ea2:	441a      	add	r2, r3
 8005ea4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ea6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f005 f8d3 	bl	800b05a <USB_EPStartXfer>
 8005eb4:	e005      	b.n	8005ec2 <PCD_EP_ISR_Handler+0x6f4>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005eb6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005eb8:	461a      	mov	r2, r3
 8005eba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f000 f917 	bl	80060f0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	b21b      	sxth	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f6ff ac82 	blt.w	80057d8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3750      	adds	r7, #80	@ 0x50
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b088      	sub	sp, #32
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	60f8      	str	r0, [r7, #12]
 8005ee6:	60b9      	str	r1, [r7, #8]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005eec:	88fb      	ldrh	r3, [r7, #6]
 8005eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d07c      	beq.n	8005ff0 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	461a      	mov	r2, r3
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	00db      	lsls	r3, r3, #3
 8005f08:	4413      	add	r3, r2
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	6812      	ldr	r2, [r2, #0]
 8005f0e:	4413      	add	r3, r2
 8005f10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005f14:	881b      	ldrh	r3, [r3, #0]
 8005f16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f1a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	699a      	ldr	r2, [r3, #24]
 8005f20:	8b7b      	ldrh	r3, [r7, #26]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d306      	bcc.n	8005f34 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	699a      	ldr	r2, [r3, #24]
 8005f2a:	8b7b      	ldrh	r3, [r7, #26]
 8005f2c:	1ad2      	subs	r2, r2, r3
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	619a      	str	r2, [r3, #24]
 8005f32:	e002      	b.n	8005f3a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	2200      	movs	r2, #0
 8005f38:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d123      	bne.n	8005f8a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	461a      	mov	r2, r3
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4413      	add	r3, r2
 8005f50:	881b      	ldrh	r3, [r3, #0]
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f5c:	833b      	strh	r3, [r7, #24]
 8005f5e:	8b3b      	ldrh	r3, [r7, #24]
 8005f60:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005f64:	833b      	strh	r3, [r7, #24]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	441a      	add	r2, r3
 8005f74:	8b3b      	ldrh	r3, [r7, #24]
 8005f76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005f8a:	88fb      	ldrh	r3, [r7, #6]
 8005f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d01f      	beq.n	8005fd4 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	461a      	mov	r2, r3
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fae:	82fb      	strh	r3, [r7, #22]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	441a      	add	r2, r3
 8005fbe:	8afb      	ldrh	r3, [r7, #22]
 8005fc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fcc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005fd4:	8b7b      	ldrh	r3, [r7, #26]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	f000 8085 	beq.w	80060e6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6818      	ldr	r0, [r3, #0]
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	6959      	ldr	r1, [r3, #20]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	891a      	ldrh	r2, [r3, #8]
 8005fe8:	8b7b      	ldrh	r3, [r7, #26]
 8005fea:	f005 ff5d 	bl	800bea8 <USB_ReadPMA>
 8005fee:	e07a      	b.n	80060e6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	00db      	lsls	r3, r3, #3
 8006002:	4413      	add	r3, r2
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	4413      	add	r3, r2
 800600a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800600e:	881b      	ldrh	r3, [r3, #0]
 8006010:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006014:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	699a      	ldr	r2, [r3, #24]
 800601a:	8b7b      	ldrh	r3, [r7, #26]
 800601c:	429a      	cmp	r2, r3
 800601e:	d306      	bcc.n	800602e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	699a      	ldr	r2, [r3, #24]
 8006024:	8b7b      	ldrh	r3, [r7, #26]
 8006026:	1ad2      	subs	r2, r2, r3
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	619a      	str	r2, [r3, #24]
 800602c:	e002      	b.n	8006034 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2200      	movs	r2, #0
 8006032:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d123      	bne.n	8006084 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	461a      	mov	r2, r3
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4413      	add	r3, r2
 800604a:	881b      	ldrh	r3, [r3, #0]
 800604c:	b29b      	uxth	r3, r3
 800604e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006056:	83fb      	strh	r3, [r7, #30]
 8006058:	8bfb      	ldrh	r3, [r7, #30]
 800605a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800605e:	83fb      	strh	r3, [r7, #30]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	461a      	mov	r2, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	441a      	add	r2, r3
 800606e:	8bfb      	ldrh	r3, [r7, #30]
 8006070:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006074:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006078:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800607c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006080:	b29b      	uxth	r3, r3
 8006082:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006084:	88fb      	ldrh	r3, [r7, #6]
 8006086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800608a:	2b00      	cmp	r3, #0
 800608c:	d11f      	bne.n	80060ce <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	461a      	mov	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4413      	add	r3, r2
 800609c:	881b      	ldrh	r3, [r3, #0]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060a8:	83bb      	strh	r3, [r7, #28]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	009b      	lsls	r3, r3, #2
 80060b6:	441a      	add	r2, r3
 80060b8:	8bbb      	ldrh	r3, [r7, #28]
 80060ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060c6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80060ce:	8b7b      	ldrh	r3, [r7, #26]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d008      	beq.n	80060e6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	6959      	ldr	r1, [r3, #20]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	895a      	ldrh	r2, [r3, #10]
 80060e0:	8b7b      	ldrh	r3, [r7, #26]
 80060e2:	f005 fee1 	bl	800bea8 <USB_ReadPMA>
    }
  }

  return count;
 80060e6:	8b7b      	ldrh	r3, [r7, #26]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3720      	adds	r7, #32
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b0a6      	sub	sp, #152	@ 0x98
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	4613      	mov	r3, r2
 80060fc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80060fe:	88fb      	ldrh	r3, [r7, #6]
 8006100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006104:	2b00      	cmp	r3, #0
 8006106:	f000 81f7 	beq.w	80064f8 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006112:	b29b      	uxth	r3, r3
 8006114:	461a      	mov	r2, r3
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	00db      	lsls	r3, r3, #3
 800611c:	4413      	add	r3, r2
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	6812      	ldr	r2, [r2, #0]
 8006122:	4413      	add	r3, r2
 8006124:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006128:	881b      	ldrh	r3, [r3, #0]
 800612a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800612e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	699a      	ldr	r2, [r3, #24]
 8006136:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800613a:	429a      	cmp	r2, r3
 800613c:	d907      	bls.n	800614e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	699a      	ldr	r2, [r3, #24]
 8006142:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006146:	1ad2      	subs	r2, r2, r3
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	619a      	str	r2, [r3, #24]
 800614c:	e002      	b.n	8006154 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	2200      	movs	r2, #0
 8006152:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	2b00      	cmp	r3, #0
 800615a:	f040 80e1 	bne.w	8006320 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	785b      	ldrb	r3, [r3, #1]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d126      	bne.n	80061b4 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	633b      	str	r3, [r7, #48]	@ 0x30
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006174:	b29b      	uxth	r3, r3
 8006176:	461a      	mov	r2, r3
 8006178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800617a:	4413      	add	r3, r2
 800617c:	633b      	str	r3, [r7, #48]	@ 0x30
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	00da      	lsls	r2, r3, #3
 8006184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006186:	4413      	add	r3, r2
 8006188:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800618c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800618e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006190:	881b      	ldrh	r3, [r3, #0]
 8006192:	b29b      	uxth	r3, r3
 8006194:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006198:	b29a      	uxth	r2, r3
 800619a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800619c:	801a      	strh	r2, [r3, #0]
 800619e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061ac:	b29a      	uxth	r2, r3
 80061ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b0:	801a      	strh	r2, [r3, #0]
 80061b2:	e01a      	b.n	80061ea <HAL_PCD_EP_DB_Transmit+0xfa>
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	785b      	ldrb	r3, [r3, #1]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d116      	bne.n	80061ea <HAL_PCD_EP_DB_Transmit+0xfa>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	461a      	mov	r2, r3
 80061ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d0:	4413      	add	r3, r2
 80061d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	00da      	lsls	r2, r3, #3
 80061da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061dc:	4413      	add	r3, r2
 80061de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80061e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80061e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e6:	2200      	movs	r2, #0
 80061e8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	785b      	ldrb	r3, [r3, #1]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d126      	bne.n	8006246 <HAL_PCD_EP_DB_Transmit+0x156>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	623b      	str	r3, [r7, #32]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006206:	b29b      	uxth	r3, r3
 8006208:	461a      	mov	r2, r3
 800620a:	6a3b      	ldr	r3, [r7, #32]
 800620c:	4413      	add	r3, r2
 800620e:	623b      	str	r3, [r7, #32]
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	00da      	lsls	r2, r3, #3
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	4413      	add	r3, r2
 800621a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800621e:	61fb      	str	r3, [r7, #28]
 8006220:	69fb      	ldr	r3, [r7, #28]
 8006222:	881b      	ldrh	r3, [r3, #0]
 8006224:	b29b      	uxth	r3, r3
 8006226:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800622a:	b29a      	uxth	r2, r3
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	801a      	strh	r2, [r3, #0]
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	881b      	ldrh	r3, [r3, #0]
 8006234:	b29b      	uxth	r3, r3
 8006236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800623a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800623e:	b29a      	uxth	r2, r3
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	801a      	strh	r2, [r3, #0]
 8006244:	e017      	b.n	8006276 <HAL_PCD_EP_DB_Transmit+0x186>
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	785b      	ldrb	r3, [r3, #1]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d113      	bne.n	8006276 <HAL_PCD_EP_DB_Transmit+0x186>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006256:	b29b      	uxth	r3, r3
 8006258:	461a      	mov	r2, r3
 800625a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800625c:	4413      	add	r3, r2
 800625e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	00da      	lsls	r2, r3, #3
 8006266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006268:	4413      	add	r3, r2
 800626a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800626e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006272:	2200      	movs	r2, #0
 8006274:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	78db      	ldrb	r3, [r3, #3]
 800627a:	2b02      	cmp	r3, #2
 800627c:	d123      	bne.n	80062c6 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	461a      	mov	r2, r3
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4413      	add	r3, r2
 800628c:	881b      	ldrh	r3, [r3, #0]
 800628e:	b29b      	uxth	r3, r3
 8006290:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006294:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006298:	837b      	strh	r3, [r7, #26]
 800629a:	8b7b      	ldrh	r3, [r7, #26]
 800629c:	f083 0320 	eor.w	r3, r3, #32
 80062a0:	837b      	strh	r3, [r7, #26]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	461a      	mov	r2, r3
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	441a      	add	r2, r3
 80062b0:	8b7b      	ldrh	r3, [r7, #26]
 80062b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	4619      	mov	r1, r3
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f00c fcd0 	bl	8012c72 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80062d2:	88fb      	ldrh	r3, [r7, #6]
 80062d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d01f      	beq.n	800631c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	461a      	mov	r2, r3
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	4413      	add	r3, r2
 80062ea:	881b      	ldrh	r3, [r3, #0]
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062f6:	833b      	strh	r3, [r7, #24]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	461a      	mov	r2, r3
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	441a      	add	r2, r3
 8006306:	8b3b      	ldrh	r3, [r7, #24]
 8006308:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800630c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006310:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006314:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006318:	b29b      	uxth	r3, r3
 800631a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	e31f      	b.n	8006960 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006320:	88fb      	ldrh	r3, [r7, #6]
 8006322:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d021      	beq.n	800636e <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	461a      	mov	r2, r3
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	881b      	ldrh	r3, [r3, #0]
 800633a:	b29b      	uxth	r3, r3
 800633c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006344:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	461a      	mov	r2, r3
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	441a      	add	r2, r3
 8006356:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800635a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800635e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006362:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800636a:	b29b      	uxth	r3, r3
 800636c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006374:	2b01      	cmp	r3, #1
 8006376:	f040 82ca 	bne.w	800690e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006382:	441a      	add	r2, r3
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	69da      	ldr	r2, [r3, #28]
 800638c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006390:	441a      	add	r2, r3
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	6a1a      	ldr	r2, [r3, #32]
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d309      	bcc.n	80063b6 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	6a1a      	ldr	r2, [r3, #32]
 80063ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80063ae:	1ad2      	subs	r2, r2, r3
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	621a      	str	r2, [r3, #32]
 80063b4:	e015      	b.n	80063e2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d107      	bne.n	80063ce <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80063be:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80063c2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80063cc:	e009      	b.n	80063e2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	2200      	movs	r2, #0
 80063e0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	785b      	ldrb	r3, [r3, #1]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d15f      	bne.n	80064aa <HAL_PCD_EP_DB_Transmit+0x3ba>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	461a      	mov	r2, r3
 80063fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063fe:	4413      	add	r3, r2
 8006400:	643b      	str	r3, [r7, #64]	@ 0x40
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	781b      	ldrb	r3, [r3, #0]
 8006406:	00da      	lsls	r2, r3, #3
 8006408:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800640a:	4413      	add	r3, r2
 800640c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006410:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006414:	881b      	ldrh	r3, [r3, #0]
 8006416:	b29b      	uxth	r3, r3
 8006418:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800641c:	b29a      	uxth	r2, r3
 800641e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006420:	801a      	strh	r2, [r3, #0]
 8006422:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10a      	bne.n	800643e <HAL_PCD_EP_DB_Transmit+0x34e>
 8006428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800642a:	881b      	ldrh	r3, [r3, #0]
 800642c:	b29b      	uxth	r3, r3
 800642e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006436:	b29a      	uxth	r2, r3
 8006438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800643a:	801a      	strh	r2, [r3, #0]
 800643c:	e051      	b.n	80064e2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800643e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006440:	2b3e      	cmp	r3, #62	@ 0x3e
 8006442:	d816      	bhi.n	8006472 <HAL_PCD_EP_DB_Transmit+0x382>
 8006444:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006446:	085b      	lsrs	r3, r3, #1
 8006448:	653b      	str	r3, [r7, #80]	@ 0x50
 800644a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	2b00      	cmp	r3, #0
 8006452:	d002      	beq.n	800645a <HAL_PCD_EP_DB_Transmit+0x36a>
 8006454:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006456:	3301      	adds	r3, #1
 8006458:	653b      	str	r3, [r7, #80]	@ 0x50
 800645a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800645c:	881b      	ldrh	r3, [r3, #0]
 800645e:	b29a      	uxth	r2, r3
 8006460:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006462:	b29b      	uxth	r3, r3
 8006464:	029b      	lsls	r3, r3, #10
 8006466:	b29b      	uxth	r3, r3
 8006468:	4313      	orrs	r3, r2
 800646a:	b29a      	uxth	r2, r3
 800646c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800646e:	801a      	strh	r2, [r3, #0]
 8006470:	e037      	b.n	80064e2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006472:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006474:	095b      	lsrs	r3, r3, #5
 8006476:	653b      	str	r3, [r7, #80]	@ 0x50
 8006478:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800647a:	f003 031f 	and.w	r3, r3, #31
 800647e:	2b00      	cmp	r3, #0
 8006480:	d102      	bne.n	8006488 <HAL_PCD_EP_DB_Transmit+0x398>
 8006482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006484:	3b01      	subs	r3, #1
 8006486:	653b      	str	r3, [r7, #80]	@ 0x50
 8006488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800648a:	881b      	ldrh	r3, [r3, #0]
 800648c:	b29a      	uxth	r2, r3
 800648e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006490:	b29b      	uxth	r3, r3
 8006492:	029b      	lsls	r3, r3, #10
 8006494:	b29b      	uxth	r3, r3
 8006496:	4313      	orrs	r3, r2
 8006498:	b29b      	uxth	r3, r3
 800649a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800649e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064a6:	801a      	strh	r2, [r3, #0]
 80064a8:	e01b      	b.n	80064e2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	785b      	ldrb	r3, [r3, #1]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d117      	bne.n	80064e2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	461a      	mov	r2, r3
 80064c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064c6:	4413      	add	r3, r2
 80064c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	00da      	lsls	r2, r3, #3
 80064d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064d2:	4413      	add	r3, r2
 80064d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80064d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80064da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80064dc:	b29a      	uxth	r2, r3
 80064de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064e0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6818      	ldr	r0, [r3, #0]
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	6959      	ldr	r1, [r3, #20]
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	891a      	ldrh	r2, [r3, #8]
 80064ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	f005 fc96 	bl	800be22 <USB_WritePMA>
 80064f6:	e20a      	b.n	800690e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006500:	b29b      	uxth	r3, r3
 8006502:	461a      	mov	r2, r3
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	00db      	lsls	r3, r3, #3
 800650a:	4413      	add	r3, r2
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	6812      	ldr	r2, [r2, #0]
 8006510:	4413      	add	r3, r2
 8006512:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006516:	881b      	ldrh	r3, [r3, #0]
 8006518:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800651c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	699a      	ldr	r2, [r3, #24]
 8006524:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006528:	429a      	cmp	r2, r3
 800652a:	d307      	bcc.n	800653c <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	699a      	ldr	r2, [r3, #24]
 8006530:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006534:	1ad2      	subs	r2, r2, r3
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	619a      	str	r2, [r3, #24]
 800653a:	e002      	b.n	8006542 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	2200      	movs	r2, #0
 8006540:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	2b00      	cmp	r3, #0
 8006548:	f040 80f6 	bne.w	8006738 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	785b      	ldrb	r3, [r3, #1]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d126      	bne.n	80065a2 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	677b      	str	r3, [r7, #116]	@ 0x74
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006562:	b29b      	uxth	r3, r3
 8006564:	461a      	mov	r2, r3
 8006566:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006568:	4413      	add	r3, r2
 800656a:	677b      	str	r3, [r7, #116]	@ 0x74
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	00da      	lsls	r2, r3, #3
 8006572:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006574:	4413      	add	r3, r2
 8006576:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800657a:	673b      	str	r3, [r7, #112]	@ 0x70
 800657c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	b29b      	uxth	r3, r3
 8006582:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006586:	b29a      	uxth	r2, r3
 8006588:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800658a:	801a      	strh	r2, [r3, #0]
 800658c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800658e:	881b      	ldrh	r3, [r3, #0]
 8006590:	b29b      	uxth	r3, r3
 8006592:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006596:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800659a:	b29a      	uxth	r2, r3
 800659c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800659e:	801a      	strh	r2, [r3, #0]
 80065a0:	e01a      	b.n	80065d8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	785b      	ldrb	r3, [r3, #1]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d116      	bne.n	80065d8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	461a      	mov	r2, r3
 80065bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065be:	4413      	add	r3, r2
 80065c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	781b      	ldrb	r3, [r3, #0]
 80065c6:	00da      	lsls	r2, r3, #3
 80065c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065ca:	4413      	add	r3, r2
 80065cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80065d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065d4:	2200      	movs	r2, #0
 80065d6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	785b      	ldrb	r3, [r3, #1]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d12f      	bne.n	8006648 <HAL_PCD_EP_DB_Transmit+0x558>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	461a      	mov	r2, r3
 80065fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006600:	4413      	add	r3, r2
 8006602:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	00da      	lsls	r2, r3, #3
 800660c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006610:	4413      	add	r3, r2
 8006612:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006616:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800661a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800661e:	881b      	ldrh	r3, [r3, #0]
 8006620:	b29b      	uxth	r3, r3
 8006622:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006626:	b29a      	uxth	r2, r3
 8006628:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800662c:	801a      	strh	r2, [r3, #0]
 800662e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006632:	881b      	ldrh	r3, [r3, #0]
 8006634:	b29b      	uxth	r3, r3
 8006636:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800663a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800663e:	b29a      	uxth	r2, r3
 8006640:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006644:	801a      	strh	r2, [r3, #0]
 8006646:	e01c      	b.n	8006682 <HAL_PCD_EP_DB_Transmit+0x592>
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	785b      	ldrb	r3, [r3, #1]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d118      	bne.n	8006682 <HAL_PCD_EP_DB_Transmit+0x592>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006658:	b29b      	uxth	r3, r3
 800665a:	461a      	mov	r2, r3
 800665c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006660:	4413      	add	r3, r2
 8006662:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	00da      	lsls	r2, r3, #3
 800666c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006670:	4413      	add	r3, r2
 8006672:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006676:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800667a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800667e:	2200      	movs	r2, #0
 8006680:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	78db      	ldrb	r3, [r3, #3]
 8006686:	2b02      	cmp	r3, #2
 8006688:	d127      	bne.n	80066da <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	461a      	mov	r2, r3
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	4413      	add	r3, r2
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	b29b      	uxth	r3, r3
 800669c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066a4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80066a8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80066ac:	f083 0320 	eor.w	r3, r3, #32
 80066b0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	461a      	mov	r2, r3
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	441a      	add	r2, r3
 80066c2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80066c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	4619      	mov	r1, r3
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f00c fac6 	bl	8012c72 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d121      	bne.n	8006734 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	461a      	mov	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	4413      	add	r3, r2
 80066fe:	881b      	ldrh	r3, [r3, #0]
 8006700:	b29b      	uxth	r3, r3
 8006702:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800670a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	461a      	mov	r2, r3
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	441a      	add	r2, r3
 800671c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006720:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006724:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006728:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800672c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006730:	b29b      	uxth	r3, r3
 8006732:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006734:	2300      	movs	r3, #0
 8006736:	e113      	b.n	8006960 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006738:	88fb      	ldrh	r3, [r7, #6]
 800673a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d121      	bne.n	8006786 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	461a      	mov	r2, r3
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	4413      	add	r3, r2
 8006750:	881b      	ldrh	r3, [r3, #0]
 8006752:	b29b      	uxth	r3, r3
 8006754:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800675c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	461a      	mov	r2, r3
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	441a      	add	r2, r3
 800676e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006772:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006776:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800677a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800677e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006782:	b29b      	uxth	r3, r3
 8006784:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800678c:	2b01      	cmp	r3, #1
 800678e:	f040 80be 	bne.w	800690e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	695a      	ldr	r2, [r3, #20]
 8006796:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800679a:	441a      	add	r2, r3
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	69da      	ldr	r2, [r3, #28]
 80067a4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067a8:	441a      	add	r2, r3
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	6a1a      	ldr	r2, [r3, #32]
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d309      	bcc.n	80067ce <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	6a1a      	ldr	r2, [r3, #32]
 80067c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067c6:	1ad2      	subs	r2, r2, r3
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	621a      	str	r2, [r3, #32]
 80067cc:	e015      	b.n	80067fa <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d107      	bne.n	80067e6 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80067d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067da:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80067e4:	e009      	b.n	80067fa <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	2200      	movs	r2, #0
 80067f0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	785b      	ldrb	r3, [r3, #1]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d15f      	bne.n	80068c8 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006816:	b29b      	uxth	r3, r3
 8006818:	461a      	mov	r2, r3
 800681a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800681c:	4413      	add	r3, r2
 800681e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	00da      	lsls	r2, r3, #3
 8006826:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006828:	4413      	add	r3, r2
 800682a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800682e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006830:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006832:	881b      	ldrh	r3, [r3, #0]
 8006834:	b29b      	uxth	r3, r3
 8006836:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800683a:	b29a      	uxth	r2, r3
 800683c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800683e:	801a      	strh	r2, [r3, #0]
 8006840:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10a      	bne.n	800685c <HAL_PCD_EP_DB_Transmit+0x76c>
 8006846:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006848:	881b      	ldrh	r3, [r3, #0]
 800684a:	b29b      	uxth	r3, r3
 800684c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006850:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006854:	b29a      	uxth	r2, r3
 8006856:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006858:	801a      	strh	r2, [r3, #0]
 800685a:	e04e      	b.n	80068fa <HAL_PCD_EP_DB_Transmit+0x80a>
 800685c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800685e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006860:	d816      	bhi.n	8006890 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006862:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006864:	085b      	lsrs	r3, r3, #1
 8006866:	663b      	str	r3, [r7, #96]	@ 0x60
 8006868:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b00      	cmp	r3, #0
 8006870:	d002      	beq.n	8006878 <HAL_PCD_EP_DB_Transmit+0x788>
 8006872:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006874:	3301      	adds	r3, #1
 8006876:	663b      	str	r3, [r7, #96]	@ 0x60
 8006878:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	b29a      	uxth	r2, r3
 800687e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006880:	b29b      	uxth	r3, r3
 8006882:	029b      	lsls	r3, r3, #10
 8006884:	b29b      	uxth	r3, r3
 8006886:	4313      	orrs	r3, r2
 8006888:	b29a      	uxth	r2, r3
 800688a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800688c:	801a      	strh	r2, [r3, #0]
 800688e:	e034      	b.n	80068fa <HAL_PCD_EP_DB_Transmit+0x80a>
 8006890:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	663b      	str	r3, [r7, #96]	@ 0x60
 8006896:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006898:	f003 031f 	and.w	r3, r3, #31
 800689c:	2b00      	cmp	r3, #0
 800689e:	d102      	bne.n	80068a6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80068a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80068a2:	3b01      	subs	r3, #1
 80068a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80068a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068a8:	881b      	ldrh	r3, [r3, #0]
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	029b      	lsls	r3, r3, #10
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	4313      	orrs	r3, r2
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068c4:	801a      	strh	r2, [r3, #0]
 80068c6:	e018      	b.n	80068fa <HAL_PCD_EP_DB_Transmit+0x80a>
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	785b      	ldrb	r3, [r3, #1]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d114      	bne.n	80068fa <HAL_PCD_EP_DB_Transmit+0x80a>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068d8:	b29b      	uxth	r3, r3
 80068da:	461a      	mov	r2, r3
 80068dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068de:	4413      	add	r3, r2
 80068e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	00da      	lsls	r2, r3, #3
 80068e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068ea:	4413      	add	r3, r2
 80068ec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80068f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068f8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6818      	ldr	r0, [r3, #0]
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	6959      	ldr	r1, [r3, #20]
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	895a      	ldrh	r2, [r3, #10]
 8006906:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006908:	b29b      	uxth	r3, r3
 800690a:	f005 fa8a 	bl	800be22 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	881b      	ldrh	r3, [r3, #0]
 800691e:	b29b      	uxth	r3, r3
 8006920:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006924:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006928:	82fb      	strh	r3, [r7, #22]
 800692a:	8afb      	ldrh	r3, [r7, #22]
 800692c:	f083 0310 	eor.w	r3, r3, #16
 8006930:	82fb      	strh	r3, [r7, #22]
 8006932:	8afb      	ldrh	r3, [r7, #22]
 8006934:	f083 0320 	eor.w	r3, r3, #32
 8006938:	82fb      	strh	r3, [r7, #22]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	461a      	mov	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	441a      	add	r2, r3
 8006948:	8afb      	ldrh	r3, [r7, #22]
 800694a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800694e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006952:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800695a:	b29b      	uxth	r3, r3
 800695c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3798      	adds	r7, #152	@ 0x98
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006968:	b480      	push	{r7}
 800696a:	b087      	sub	sp, #28
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	607b      	str	r3, [r7, #4]
 8006972:	460b      	mov	r3, r1
 8006974:	817b      	strh	r3, [r7, #10]
 8006976:	4613      	mov	r3, r2
 8006978:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800697a:	897b      	ldrh	r3, [r7, #10]
 800697c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006980:	b29b      	uxth	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00b      	beq.n	800699e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006986:	897b      	ldrh	r3, [r7, #10]
 8006988:	f003 0207 	and.w	r2, r3, #7
 800698c:	4613      	mov	r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	4413      	add	r3, r2
 8006992:	00db      	lsls	r3, r3, #3
 8006994:	3310      	adds	r3, #16
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	4413      	add	r3, r2
 800699a:	617b      	str	r3, [r7, #20]
 800699c:	e009      	b.n	80069b2 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800699e:	897a      	ldrh	r2, [r7, #10]
 80069a0:	4613      	mov	r3, r2
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4413      	add	r3, r2
 80069a6:	00db      	lsls	r3, r3, #3
 80069a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	4413      	add	r3, r2
 80069b0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80069b2:	893b      	ldrh	r3, [r7, #8]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d107      	bne.n	80069c8 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	2200      	movs	r2, #0
 80069bc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	80da      	strh	r2, [r3, #6]
 80069c6:	e00b      	b.n	80069e0 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	2201      	movs	r2, #1
 80069cc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	0c1b      	lsrs	r3, r3, #16
 80069da:	b29a      	uxth	r2, r3
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b085      	sub	sp, #20
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	f043 0301 	orr.w	r3, r3, #1
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	f043 0302 	orr.w	r3, r3, #2
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3714      	adds	r7, #20
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
	...

08006a44 <LL_EXTI_EnableIT_0_31>:
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006a4c:	4b06      	ldr	r3, [pc, #24]	@ (8006a68 <LL_EXTI_EnableIT_0_31+0x24>)
 8006a4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006a52:	4905      	ldr	r1, [pc, #20]	@ (8006a68 <LL_EXTI_EnableIT_0_31+0x24>)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8006a5c:	bf00      	nop
 8006a5e:	370c      	adds	r7, #12
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr
 8006a68:	58000800 	.word	0x58000800

08006a6c <LL_EXTI_DisableIT_0_31>:
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8006a74:	4b07      	ldr	r3, [pc, #28]	@ (8006a94 <LL_EXTI_DisableIT_0_31+0x28>)
 8006a76:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	43db      	mvns	r3, r3
 8006a7e:	4905      	ldr	r1, [pc, #20]	@ (8006a94 <LL_EXTI_DisableIT_0_31+0x28>)
 8006a80:	4013      	ands	r3, r2
 8006a82:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8006a86:	bf00      	nop
 8006a88:	370c      	adds	r7, #12
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	58000800 	.word	0x58000800

08006a98 <LL_C2_EXTI_DisableIT_0_31>:
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 8006aa0:	4b07      	ldr	r3, [pc, #28]	@ (8006ac0 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8006aa2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	43db      	mvns	r3, r3
 8006aaa:	4905      	ldr	r1, [pc, #20]	@ (8006ac0 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8006aac:	4013      	ands	r3, r2
 8006aae:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	58000800 	.word	0x58000800

08006ac4 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006acc:	4b05      	ldr	r3, [pc, #20]	@ (8006ae4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	4904      	ldr	r1, [pc, #16]	@ (8006ae4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	600b      	str	r3, [r1, #0]
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr
 8006ae4:	58000800 	.word	0x58000800

08006ae8 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006af0:	4b06      	ldr	r3, [pc, #24]	@ (8006b0c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	43db      	mvns	r3, r3
 8006af8:	4904      	ldr	r1, [pc, #16]	@ (8006b0c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006afa:	4013      	ands	r3, r2
 8006afc:	600b      	str	r3, [r1, #0]

}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	58000800 	.word	0x58000800

08006b10 <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006b18:	4b05      	ldr	r3, [pc, #20]	@ (8006b30 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	4904      	ldr	r1, [pc, #16]	@ (8006b30 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	604b      	str	r3, [r1, #4]
}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	58000800 	.word	0x58000800

08006b34 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006b3c:	4b06      	ldr	r3, [pc, #24]	@ (8006b58 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	43db      	mvns	r3, r3
 8006b44:	4904      	ldr	r1, [pc, #16]	@ (8006b58 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006b46:	4013      	ands	r3, r2
 8006b48:	604b      	str	r3, [r1, #4]
}
 8006b4a:	bf00      	nop
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	58000800 	.word	0x58000800

08006b5c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b60:	4b05      	ldr	r3, [pc, #20]	@ (8006b78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a04      	ldr	r2, [pc, #16]	@ (8006b78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b6a:	6013      	str	r3, [r2, #0]
}
 8006b6c:	bf00      	nop
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	58000400 	.word	0x58000400

08006b7c <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8006b84:	4b1d      	ldr	r3, [pc, #116]	@ (8006bfc <HAL_PWR_ConfigPVD+0x80>)
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f023 020e 	bic.w	r2, r3, #14
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	491a      	ldr	r1, [pc, #104]	@ (8006bfc <HAL_PWR_ConfigPVD+0x80>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */

  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 8006b96:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006b9a:	f7ff ff67 	bl	8006a6c <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 8006b9e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006ba2:	f7ff ff79 	bl	8006a98 <LL_C2_EXTI_DisableIT_0_31>

  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8006ba6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006baa:	f7ff ffc3 	bl	8006b34 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8006bae:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006bb2:	f7ff ff99 	bl	8006ae8 <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d003      	beq.n	8006bca <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8006bc2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006bc6:	f7ff ff3d 	bl	8006a44 <LL_EXTI_EnableIT_0_31>
  }

  /* Configure the edge */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d003      	beq.n	8006bde <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8006bd6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006bda:	f7ff ff73 	bl	8006ac4 <LL_EXTI_EnableRisingTrig_0_31>
  }

  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d003      	beq.n	8006bf2 <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8006bea:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006bee:	f7ff ff8f 	bl	8006b10 <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	58000400 	.word	0x58000400

08006c00 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8006c00:	b480      	push	{r7}
 8006c02:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8006c04:	4b05      	ldr	r3, [pc, #20]	@ (8006c1c <HAL_PWR_EnablePVD+0x1c>)
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	4a04      	ldr	r2, [pc, #16]	@ (8006c1c <HAL_PWR_EnablePVD+0x1c>)
 8006c0a:	f043 0301 	orr.w	r3, r3, #1
 8006c0e:	6053      	str	r3, [r2, #4]
}
 8006c10:	bf00      	nop
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
 8006c1a:	bf00      	nop
 8006c1c:	58000400 	.word	0x58000400

08006c20 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006c20:	b480      	push	{r7}
 8006c22:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8006c24:	4b04      	ldr	r3, [pc, #16]	@ (8006c38 <HAL_PWREx_GetVoltageRange+0x18>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	58000400 	.word	0x58000400

08006c3c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006c40:	4b05      	ldr	r3, [pc, #20]	@ (8006c58 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	4a04      	ldr	r2, [pc, #16]	@ (8006c58 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006c46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006c4a:	6053      	str	r3, [r2, #4]
}
 8006c4c:	bf00      	nop
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	58000400 	.word	0x58000400

08006c5c <LL_RCC_HSE_IsEnabledDiv2>:
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8006c60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c6e:	d101      	bne.n	8006c74 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8006c70:	2301      	movs	r3, #1
 8006c72:	e000      	b.n	8006c76 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <LL_RCC_HSE_Enable>:
{
 8006c80:	b480      	push	{r7}
 8006c82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8006c84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c92:	6013      	str	r3, [r2, #0]
}
 8006c94:	bf00      	nop
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr

08006c9e <LL_RCC_HSE_Disable>:
{
 8006c9e:	b480      	push	{r7}
 8006ca0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8006ca2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006cac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cb0:	6013      	str	r3, [r2, #0]
}
 8006cb2:	bf00      	nop
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <LL_RCC_HSE_IsReady>:
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cce:	d101      	bne.n	8006cd4 <LL_RCC_HSE_IsReady+0x18>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e000      	b.n	8006cd6 <LL_RCC_HSE_IsReady+0x1a>
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <LL_RCC_HSI_Enable>:
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006ce4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006cee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cf2:	6013      	str	r3, [r2, #0]
}
 8006cf4:	bf00      	nop
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr

08006cfe <LL_RCC_HSI_Disable>:
{
 8006cfe:	b480      	push	{r7}
 8006d00:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006d02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d10:	6013      	str	r3, [r2, #0]
}
 8006d12:	bf00      	nop
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <LL_RCC_HSI_IsReady>:
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006d20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d2e:	d101      	bne.n	8006d34 <LL_RCC_HSI_IsReady+0x18>
 8006d30:	2301      	movs	r3, #1
 8006d32:	e000      	b.n	8006d36 <LL_RCC_HSI_IsReady+0x1a>
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <LL_RCC_HSI_SetCalibTrimming>:
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006d48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	061b      	lsls	r3, r3, #24
 8006d56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	604b      	str	r3, [r1, #4]
}
 8006d5e:	bf00      	nop
 8006d60:	370c      	adds	r7, #12
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <LL_RCC_HSI48_Enable>:
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006d6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d7a:	f043 0301 	orr.w	r3, r3, #1
 8006d7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8006d82:	bf00      	nop
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <LL_RCC_HSI48_Disable>:
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006d90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d9c:	f023 0301 	bic.w	r3, r3, #1
 8006da0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8006da4:	bf00      	nop
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr

08006dae <LL_RCC_HSI48_IsReady>:
{
 8006dae:	b480      	push	{r7}
 8006db0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8006db2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006db6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006dba:	f003 0302 	and.w	r3, r3, #2
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d101      	bne.n	8006dc6 <LL_RCC_HSI48_IsReady+0x18>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e000      	b.n	8006dc8 <LL_RCC_HSI48_IsReady+0x1a>
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <LL_RCC_LSE_Enable>:
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006dd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006de2:	f043 0301 	orr.w	r3, r3, #1
 8006de6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006dea:	bf00      	nop
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <LL_RCC_LSE_Disable>:
{
 8006df4:	b480      	push	{r7}
 8006df6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e04:	f023 0301 	bic.w	r3, r3, #1
 8006e08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006e0c:	bf00      	nop
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <LL_RCC_LSE_EnableBypass>:
{
 8006e16:	b480      	push	{r7}
 8006e18:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e26:	f043 0304 	orr.w	r3, r3, #4
 8006e2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006e2e:	bf00      	nop
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <LL_RCC_LSE_DisableBypass>:
{
 8006e38:	b480      	push	{r7}
 8006e3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e48:	f023 0304 	bic.w	r3, r3, #4
 8006e4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006e50:	bf00      	nop
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr

08006e5a <LL_RCC_LSE_IsReady>:
{
 8006e5a:	b480      	push	{r7}
 8006e5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006e5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e66:	f003 0302 	and.w	r3, r3, #2
 8006e6a:	2b02      	cmp	r3, #2
 8006e6c:	d101      	bne.n	8006e72 <LL_RCC_LSE_IsReady+0x18>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e000      	b.n	8006e74 <LL_RCC_LSE_IsReady+0x1a>
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <LL_RCC_LSI1_Enable>:
{
 8006e7e:	b480      	push	{r7}
 8006e80:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006e82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e8e:	f043 0301 	orr.w	r3, r3, #1
 8006e92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006e96:	bf00      	nop
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <LL_RCC_LSI1_Disable>:
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006eac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006eb0:	f023 0301 	bic.w	r3, r3, #1
 8006eb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006eb8:	bf00      	nop
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <LL_RCC_LSI1_IsReady>:
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006eca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ece:	f003 0302 	and.w	r3, r3, #2
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d101      	bne.n	8006eda <LL_RCC_LSI1_IsReady+0x18>
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e000      	b.n	8006edc <LL_RCC_LSI1_IsReady+0x1a>
 8006eda:	2300      	movs	r3, #0
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr

08006ee6 <LL_RCC_LSI2_Enable>:
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006eea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ef2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ef6:	f043 0304 	orr.w	r3, r3, #4
 8006efa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006efe:	bf00      	nop
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <LL_RCC_LSI2_Disable>:
{
 8006f08:	b480      	push	{r7}
 8006f0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006f0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f18:	f023 0304 	bic.w	r3, r3, #4
 8006f1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006f20:	bf00      	nop
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr

08006f2a <LL_RCC_LSI2_IsReady>:
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f36:	f003 0308 	and.w	r3, r3, #8
 8006f3a:	2b08      	cmp	r3, #8
 8006f3c:	d101      	bne.n	8006f42 <LL_RCC_LSI2_IsReady+0x18>
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e000      	b.n	8006f44 <LL_RCC_LSI2_IsReady+0x1a>
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <LL_RCC_LSI2_SetTrimming>:
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b083      	sub	sp, #12
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8006f56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f5e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	021b      	lsls	r3, r3, #8
 8006f66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <LL_RCC_MSI_Enable>:
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8006f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f8a:	f043 0301 	orr.w	r3, r3, #1
 8006f8e:	6013      	str	r3, [r2, #0]
}
 8006f90:	bf00      	nop
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <LL_RCC_MSI_Disable>:
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006f9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006fa8:	f023 0301 	bic.w	r3, r3, #1
 8006fac:	6013      	str	r3, [r2, #0]
}
 8006fae:	bf00      	nop
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <LL_RCC_MSI_IsReady>:
{
 8006fb8:	b480      	push	{r7}
 8006fba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0302 	and.w	r3, r3, #2
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	d101      	bne.n	8006fce <LL_RCC_MSI_IsReady+0x16>
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e000      	b.n	8006fd0 <LL_RCC_MSI_IsReady+0x18>
 8006fce:	2300      	movs	r3, #0
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <LL_RCC_MSI_DisablePLLMode>:
{
 8006fda:	b480      	push	{r7}
 8006fdc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8006fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006fe8:	f023 0304 	bic.w	r3, r3, #4
 8006fec:	6013      	str	r3, [r2, #0]
}
 8006fee:	bf00      	nop
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <LL_RCC_MSI_SetRange>:
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8007000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800700a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4313      	orrs	r3, r2
 8007012:	600b      	str	r3, [r1, #0]
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <LL_RCC_MSI_GetRange>:
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8007026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007030:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2bb0      	cmp	r3, #176	@ 0xb0
 8007036:	d901      	bls.n	800703c <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8007038:	23b0      	movs	r3, #176	@ 0xb0
 800703a:	607b      	str	r3, [r7, #4]
  return msiRange;
 800703c:	687b      	ldr	r3, [r7, #4]
}
 800703e:	4618      	mov	r0, r3
 8007040:	370c      	adds	r7, #12
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr

0800704a <LL_RCC_MSI_SetCalibTrimming>:
{
 800704a:	b480      	push	{r7}
 800704c:	b083      	sub	sp, #12
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8007052:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	021b      	lsls	r3, r3, #8
 8007060:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007064:	4313      	orrs	r3, r2
 8007066:	604b      	str	r3, [r1, #4]
}
 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <LL_RCC_SetSysClkSource>:
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800707c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f023 0203 	bic.w	r2, r3, #3
 8007086:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4313      	orrs	r3, r2
 800708e:	608b      	str	r3, [r1, #8]
}
 8007090:	bf00      	nop
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <LL_RCC_GetSysClkSource>:
{
 800709c:	b480      	push	{r7}
 800709e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80070a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f003 030c 	and.w	r3, r3, #12
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <LL_RCC_SetAHBPrescaler>:
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80070bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	608b      	str	r3, [r1, #8]
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <LL_C2_RCC_SetAHBPrescaler>:
{
 80070dc:	b480      	push	{r7}
 80070de:	b083      	sub	sp, #12
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80070e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80070ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <LL_RCC_SetAHB4Prescaler>:
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8007110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007114:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007118:	f023 020f 	bic.w	r2, r3, #15
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	091b      	lsrs	r3, r3, #4
 8007120:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007124:	4313      	orrs	r3, r2
 8007126:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800712a:	bf00      	nop
 800712c:	370c      	adds	r7, #12
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr

08007136 <LL_RCC_SetAPB1Prescaler>:
{
 8007136:	b480      	push	{r7}
 8007138:	b083      	sub	sp, #12
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800713e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007148:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4313      	orrs	r3, r2
 8007150:	608b      	str	r3, [r1, #8]
}
 8007152:	bf00      	nop
 8007154:	370c      	adds	r7, #12
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr

0800715e <LL_RCC_SetAPB2Prescaler>:
{
 800715e:	b480      	push	{r7}
 8007160:	b083      	sub	sp, #12
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8007166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007170:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4313      	orrs	r3, r2
 8007178:	608b      	str	r3, [r1, #8]
}
 800717a:	bf00      	nop
 800717c:	370c      	adds	r7, #12
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr

08007186 <LL_RCC_GetAHBPrescaler>:
{
 8007186:	b480      	push	{r7}
 8007188:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800718a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8007194:	4618      	mov	r0, r3
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <LL_RCC_GetAHB4Prescaler>:
{
 800719e:	b480      	push	{r7}
 80071a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80071a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80071aa:	011b      	lsls	r3, r3, #4
 80071ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80071ba:	b480      	push	{r7}
 80071bc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80071be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80071c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80071cc:	6013      	str	r3, [r2, #0]
}
 80071ce:	bf00      	nop
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80071d8:	b480      	push	{r7}
 80071da:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80071dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80071e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071ea:	6013      	str	r3, [r2, #0]
}
 80071ec:	bf00      	nop
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr

080071f6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80071f6:	b480      	push	{r7}
 80071f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80071fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007204:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007208:	d101      	bne.n	800720e <LL_RCC_PLL_IsReady+0x18>
 800720a:	2301      	movs	r3, #1
 800720c:	e000      	b.n	8007210 <LL_RCC_PLL_IsReady+0x1a>
 800720e:	2300      	movs	r3, #0
}
 8007210:	4618      	mov	r0, r3
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr

0800721a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800721a:	b480      	push	{r7}
 800721c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800721e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	0a1b      	lsrs	r3, r3, #8
 8007226:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800722a:	4618      	mov	r0, r3
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8007234:	b480      	push	{r7}
 8007236:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8007238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8007242:	4618      	mov	r0, r3
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800724c:	b480      	push	{r7}
 800724e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8007250:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800725a:	4618      	mov	r0, r3
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <LL_RCC_PLLSAI1_IsReady>:
  * @brief  Check if PLLSAI1 Ready
  * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
{
 8007264:	b480      	push	{r7}
 8007266:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007272:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007276:	d101      	bne.n	800727c <LL_RCC_PLLSAI1_IsReady+0x18>
 8007278:	2301      	movs	r3, #1
 800727a:	e000      	b.n	800727e <LL_RCC_PLLSAI1_IsReady+0x1a>
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8007288:	b480      	push	{r7}
 800728a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800728c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	f003 0303 	and.w	r3, r3, #3
}
 8007296:	4618      	mov	r0, r3
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80072a0:	b480      	push	{r7}
 80072a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80072a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072b2:	d101      	bne.n	80072b8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80072b4:	2301      	movs	r3, #1
 80072b6:	e000      	b.n	80072ba <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80072c4:	b480      	push	{r7}
 80072c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80072c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072cc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80072d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072d8:	d101      	bne.n	80072de <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80072da:	2301      	movs	r3, #1
 80072dc:	e000      	b.n	80072e0 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr

080072ea <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80072ea:	b480      	push	{r7}
 80072ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80072ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80072f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072fe:	d101      	bne.n	8007304 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8007300:	2301      	movs	r3, #1
 8007302:	e000      	b.n	8007306 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8007310:	b480      	push	{r7}
 8007312:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8007314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800731e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007322:	d101      	bne.n	8007328 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8007324:	2301      	movs	r3, #1
 8007326:	e000      	b.n	800732a <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8007334:	b480      	push	{r7}
 8007336:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8007338:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007342:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007346:	d101      	bne.n	800734c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8007348:	2301      	movs	r3, #1
 800734a:	e000      	b.n	800734e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800734c:	2300      	movs	r3, #0
}
 800734e:	4618      	mov	r0, r3
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <HAL_RCC_DeInit>:
  *           - Peripheral clocks
  *           - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800735e:	f7fb fdeb 	bl	8002f38 <HAL_GetTick>
 8007362:	6078      	str	r0, [r7, #4]

  /* MSI PLL OFF */
  LL_RCC_MSI_DisablePLLMode();
 8007364:	f7ff fe39 	bl	8006fda <LL_RCC_MSI_DisablePLLMode>

  /* Set MSION bit */
  LL_RCC_MSI_Enable();
 8007368:	f7ff fe08 	bl	8006f7c <LL_RCC_MSI_Enable>

  /* Wait till MSI is ready */
  while (LL_RCC_MSI_IsReady() == 0U)
 800736c:	e008      	b.n	8007380 <HAL_RCC_DeInit+0x28>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800736e:	f7fb fde3 	bl	8002f38 <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	2b02      	cmp	r3, #2
 800737a:	d901      	bls.n	8007380 <HAL_RCC_DeInit+0x28>
    {
      return HAL_TIMEOUT;
 800737c:	2303      	movs	r3, #3
 800737e:	e078      	b.n	8007472 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_MSI_IsReady() == 0U)
 8007380:	f7ff fe1a 	bl	8006fb8 <LL_RCC_MSI_IsReady>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d0f1      	beq.n	800736e <HAL_RCC_DeInit+0x16>
    }
  }

  /* Set MSIRANGE default value */
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 800738a:	2060      	movs	r0, #96	@ 0x60
 800738c:	f7ff fe34 	bl	8006ff8 <LL_RCC_MSI_SetRange>

  /* Set MSITRIM bits to the reset value*/
  LL_RCC_MSI_SetCalibTrimming(0);
 8007390:	2000      	movs	r0, #0
 8007392:	f7ff fe5a 	bl	800704a <LL_RCC_MSI_SetCalibTrimming>

  /* Set HSITRIM bits to the reset value*/
  LL_RCC_HSI_SetCalibTrimming(0x40U);
 8007396:	2040      	movs	r0, #64	@ 0x40
 8007398:	f7ff fcd2 	bl	8006d40 <LL_RCC_HSI_SetCalibTrimming>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800739c:	f7fb fdcc 	bl	8002f38 <HAL_GetTick>
 80073a0:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 80073a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073a6:	2200      	movs	r2, #0
 80073a8:	609a      	str	r2, [r3, #8]

  /* Wait till MSI is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 80073aa:	e00a      	b.n	80073c2 <HAL_RCC_DeInit+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073ac:	f7fb fdc4 	bl	8002f38 <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d901      	bls.n	80073c2 <HAL_RCC_DeInit+0x6a>
    {
      return HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	e057      	b.n	8007472 <HAL_RCC_DeInit+0x11a>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 80073c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f003 030c 	and.w	r3, r3, #12
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d1ed      	bne.n	80073ac <HAL_RCC_DeInit+0x54>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, PLLON, PLLSAI11ON, HSEPRE bits */
#if defined(SAI1)
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON |
 80073d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80073da:	4b28      	ldr	r3, [pc, #160]	@ (800747c <HAL_RCC_DeInit+0x124>)
 80073dc:	4013      	ands	r3, r2
 80073de:	600b      	str	r3, [r1, #0]
#else
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON);
#endif /* SAI1 */

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80073e0:	f7fb fdaa 	bl	8002f38 <HAL_GetTick>
 80073e4:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLL_IsReady() != 0U)
 80073e6:	e008      	b.n	80073fa <HAL_RCC_DeInit+0xa2>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073e8:	f7fb fda6 	bl	8002f38 <HAL_GetTick>
 80073ec:	4602      	mov	r2, r0
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d901      	bls.n	80073fa <HAL_RCC_DeInit+0xa2>
    {
      return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e03b      	b.n	8007472 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLL_IsReady() != 0U)
 80073fa:	f7ff fefc 	bl	80071f6 <LL_RCC_PLL_IsReady>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1f1      	bne.n	80073e8 <HAL_RCC_DeInit+0x90>
    }
  }

  /* once PLL is OFF, reset PLLCFGR register to default value */
  WRITE_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLN_0);
 8007404:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007408:	4a1d      	ldr	r2, [pc, #116]	@ (8007480 <HAL_RCC_DeInit+0x128>)
 800740a:	60da      	str	r2, [r3, #12]

#if defined(SAI1)
  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800740c:	f7fb fd94 	bl	8002f38 <HAL_GetTick>
 8007410:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is ready */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007412:	e008      	b.n	8007426 <HAL_RCC_DeInit+0xce>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007414:	f7fb fd90 	bl	8002f38 <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	2b02      	cmp	r3, #2
 8007420:	d901      	bls.n	8007426 <HAL_RCC_DeInit+0xce>
    {
      return HAL_TIMEOUT;
 8007422:	2303      	movs	r3, #3
 8007424:	e025      	b.n	8007472 <HAL_RCC_DeInit+0x11a>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007426:	f7ff ff1d 	bl	8007264 <LL_RCC_PLLSAI1_IsReady>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d1f1      	bne.n	8007414 <HAL_RCC_DeInit+0xbc>
    }
  }
  /* once PLLSAI1 is OFF, reset PLLSAI1CFGR register to default value */
  WRITE_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR_0 | RCC_PLLSAI1CFGR_PLLQ_0 |
 8007430:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007434:	4a12      	ldr	r2, [pc, #72]	@ (8007480 <HAL_RCC_DeInit+0x128>)
 8007436:	611a      	str	r2, [r3, #16]
            RCC_PLLSAI1CFGR_PLLP_1 | RCC_PLLSAI1CFGR_PLLN_0);
#endif /* SAI1 */

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8007438:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800743c:	2200      	movs	r2, #0
 800743e:	619a      	str	r2, [r3, #24]

  /* Clear all interrupt flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8007440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007444:	f04f 32ff 	mov.w	r2, #4294967295
 8007448:	621a      	str	r2, [r3, #32]

  /* EXTCFGR reset*/
  LL_RCC_WriteReg(EXTCFGR, 0x00030000U);
 800744a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800744e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007452:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8007456:	4b0b      	ldr	r3, [pc, #44]	@ (8007484 <HAL_RCC_DeInit+0x12c>)
 8007458:	4a0b      	ldr	r2, [pc, #44]	@ (8007488 <HAL_RCC_DeInit+0x130>)
 800745a:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800745c:	4b0b      	ldr	r3, [pc, #44]	@ (800748c <HAL_RCC_DeInit+0x134>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4618      	mov	r0, r3
 8007462:	f7fb fd1b 	bl	8002e9c <HAL_InitTick>
 8007466:	4603      	mov	r3, r0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d001      	beq.n	8007470 <HAL_RCC_DeInit+0x118>
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e000      	b.n	8007472 <HAL_RCC_DeInit+0x11a>
  }
  else
  {
    return HAL_OK;
 8007470:	2300      	movs	r3, #0
  }
}
 8007472:	4618      	mov	r0, r3
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	faeef4ff 	.word	0xfaeef4ff
 8007480:	22040100 	.word	0x22040100
 8007484:	20000008 	.word	0x20000008
 8007488:	003d0900 	.word	0x003d0900
 800748c:	2000000c 	.word	0x2000000c

08007490 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007490:	b590      	push	{r4, r7, lr}
 8007492:	b08d      	sub	sp, #52	@ 0x34
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d101      	bne.n	80074a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e363      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0320 	and.w	r3, r3, #32
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 808d 	beq.w	80075ca <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074b0:	f7ff fdf4 	bl	800709c <LL_RCC_GetSysClkSource>
 80074b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074b6:	f7ff fee7 	bl	8007288 <LL_RCC_PLL_GetMainSource>
 80074ba:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80074bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d005      	beq.n	80074ce <HAL_RCC_OscConfig+0x3e>
 80074c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074c4:	2b0c      	cmp	r3, #12
 80074c6:	d147      	bne.n	8007558 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80074c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d144      	bne.n	8007558 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	69db      	ldr	r3, [r3, #28]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d101      	bne.n	80074da <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e347      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80074de:	f7ff fd9f 	bl	8007020 <LL_RCC_MSI_GetRange>
 80074e2:	4603      	mov	r3, r0
 80074e4:	429c      	cmp	r4, r3
 80074e6:	d914      	bls.n	8007512 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ec:	4618      	mov	r0, r3
 80074ee:	f000 fd03 	bl	8007ef8 <RCC_SetFlashLatencyFromMSIRange>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	e336      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007500:	4618      	mov	r0, r3
 8007502:	f7ff fd79 	bl	8006ff8 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6a1b      	ldr	r3, [r3, #32]
 800750a:	4618      	mov	r0, r3
 800750c:	f7ff fd9d 	bl	800704a <LL_RCC_MSI_SetCalibTrimming>
 8007510:	e013      	b.n	800753a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007516:	4618      	mov	r0, r3
 8007518:	f7ff fd6e 	bl	8006ff8 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a1b      	ldr	r3, [r3, #32]
 8007520:	4618      	mov	r0, r3
 8007522:	f7ff fd92 	bl	800704a <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752a:	4618      	mov	r0, r3
 800752c:	f000 fce4 	bl	8007ef8 <RCC_SetFlashLatencyFromMSIRange>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d001      	beq.n	800753a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e317      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800753a:	f000 fcc9 	bl	8007ed0 <HAL_RCC_GetHCLKFreq>
 800753e:	4603      	mov	r3, r0
 8007540:	4aa4      	ldr	r2, [pc, #656]	@ (80077d4 <HAL_RCC_OscConfig+0x344>)
 8007542:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007544:	4ba4      	ldr	r3, [pc, #656]	@ (80077d8 <HAL_RCC_OscConfig+0x348>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4618      	mov	r0, r3
 800754a:	f7fb fca7 	bl	8002e9c <HAL_InitTick>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d039      	beq.n	80075c8 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e308      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	69db      	ldr	r3, [r3, #28]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d01e      	beq.n	800759e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007560:	f7ff fd0c 	bl	8006f7c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007564:	f7fb fce8 	bl	8002f38 <HAL_GetTick>
 8007568:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800756a:	e008      	b.n	800757e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800756c:	f7fb fce4 	bl	8002f38 <HAL_GetTick>
 8007570:	4602      	mov	r2, r0
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	2b02      	cmp	r3, #2
 8007578:	d901      	bls.n	800757e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800757a:	2303      	movs	r3, #3
 800757c:	e2f5      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800757e:	f7ff fd1b 	bl	8006fb8 <LL_RCC_MSI_IsReady>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d0f1      	beq.n	800756c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800758c:	4618      	mov	r0, r3
 800758e:	f7ff fd33 	bl	8006ff8 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	4618      	mov	r0, r3
 8007598:	f7ff fd57 	bl	800704a <LL_RCC_MSI_SetCalibTrimming>
 800759c:	e015      	b.n	80075ca <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800759e:	f7ff fcfc 	bl	8006f9a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80075a2:	f7fb fcc9 	bl	8002f38 <HAL_GetTick>
 80075a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80075a8:	e008      	b.n	80075bc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80075aa:	f7fb fcc5 	bl	8002f38 <HAL_GetTick>
 80075ae:	4602      	mov	r2, r0
 80075b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b2:	1ad3      	subs	r3, r2, r3
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	d901      	bls.n	80075bc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e2d6      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80075bc:	f7ff fcfc 	bl	8006fb8 <LL_RCC_MSI_IsReady>
 80075c0:	4603      	mov	r3, r0
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1f1      	bne.n	80075aa <HAL_RCC_OscConfig+0x11a>
 80075c6:	e000      	b.n	80075ca <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80075c8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d047      	beq.n	8007666 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075d6:	f7ff fd61 	bl	800709c <LL_RCC_GetSysClkSource>
 80075da:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075dc:	f7ff fe54 	bl	8007288 <LL_RCC_PLL_GetMainSource>
 80075e0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80075e2:	6a3b      	ldr	r3, [r7, #32]
 80075e4:	2b08      	cmp	r3, #8
 80075e6:	d005      	beq.n	80075f4 <HAL_RCC_OscConfig+0x164>
 80075e8:	6a3b      	ldr	r3, [r7, #32]
 80075ea:	2b0c      	cmp	r3, #12
 80075ec:	d108      	bne.n	8007600 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d105      	bne.n	8007600 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d134      	bne.n	8007666 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e2b4      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007608:	d102      	bne.n	8007610 <HAL_RCC_OscConfig+0x180>
 800760a:	f7ff fb39 	bl	8006c80 <LL_RCC_HSE_Enable>
 800760e:	e001      	b.n	8007614 <HAL_RCC_OscConfig+0x184>
 8007610:	f7ff fb45 	bl	8006c9e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d012      	beq.n	8007642 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800761c:	f7fb fc8c 	bl	8002f38 <HAL_GetTick>
 8007620:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8007622:	e008      	b.n	8007636 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007624:	f7fb fc88 	bl	8002f38 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	2b64      	cmp	r3, #100	@ 0x64
 8007630:	d901      	bls.n	8007636 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e299      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8007636:	f7ff fb41 	bl	8006cbc <LL_RCC_HSE_IsReady>
 800763a:	4603      	mov	r3, r0
 800763c:	2b00      	cmp	r3, #0
 800763e:	d0f1      	beq.n	8007624 <HAL_RCC_OscConfig+0x194>
 8007640:	e011      	b.n	8007666 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007642:	f7fb fc79 	bl	8002f38 <HAL_GetTick>
 8007646:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8007648:	e008      	b.n	800765c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800764a:	f7fb fc75 	bl	8002f38 <HAL_GetTick>
 800764e:	4602      	mov	r2, r0
 8007650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	2b64      	cmp	r3, #100	@ 0x64
 8007656:	d901      	bls.n	800765c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e286      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800765c:	f7ff fb2e 	bl	8006cbc <LL_RCC_HSE_IsReady>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1f1      	bne.n	800764a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 0302 	and.w	r3, r3, #2
 800766e:	2b00      	cmp	r3, #0
 8007670:	d04c      	beq.n	800770c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007672:	f7ff fd13 	bl	800709c <LL_RCC_GetSysClkSource>
 8007676:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007678:	f7ff fe06 	bl	8007288 <LL_RCC_PLL_GetMainSource>
 800767c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	2b04      	cmp	r3, #4
 8007682:	d005      	beq.n	8007690 <HAL_RCC_OscConfig+0x200>
 8007684:	69bb      	ldr	r3, [r7, #24]
 8007686:	2b0c      	cmp	r3, #12
 8007688:	d10e      	bne.n	80076a8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	2b02      	cmp	r3, #2
 800768e:	d10b      	bne.n	80076a8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d101      	bne.n	800769c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	e266      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7ff fb4d 	bl	8006d40 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80076a6:	e031      	b.n	800770c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d019      	beq.n	80076e4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076b0:	f7ff fb16 	bl	8006ce0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b4:	f7fb fc40 	bl	8002f38 <HAL_GetTick>
 80076b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076bc:	f7fb fc3c 	bl	8002f38 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e24d      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80076ce:	f7ff fb25 	bl	8006d1c <LL_RCC_HSI_IsReady>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d0f1      	beq.n	80076bc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	691b      	ldr	r3, [r3, #16]
 80076dc:	4618      	mov	r0, r3
 80076de:	f7ff fb2f 	bl	8006d40 <LL_RCC_HSI_SetCalibTrimming>
 80076e2:	e013      	b.n	800770c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076e4:	f7ff fb0b 	bl	8006cfe <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076e8:	f7fb fc26 	bl	8002f38 <HAL_GetTick>
 80076ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80076ee:	e008      	b.n	8007702 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076f0:	f7fb fc22 	bl	8002f38 <HAL_GetTick>
 80076f4:	4602      	mov	r2, r0
 80076f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	2b02      	cmp	r3, #2
 80076fc:	d901      	bls.n	8007702 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80076fe:	2303      	movs	r3, #3
 8007700:	e233      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8007702:	f7ff fb0b 	bl	8006d1c <LL_RCC_HSI_IsReady>
 8007706:	4603      	mov	r3, r0
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1f1      	bne.n	80076f0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 0308 	and.w	r3, r3, #8
 8007714:	2b00      	cmp	r3, #0
 8007716:	d106      	bne.n	8007726 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007720:	2b00      	cmp	r3, #0
 8007722:	f000 80a3 	beq.w	800786c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d076      	beq.n	800781c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 0310 	and.w	r3, r3, #16
 8007736:	2b00      	cmp	r3, #0
 8007738:	d046      	beq.n	80077c8 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800773a:	f7ff fbc2 	bl	8006ec2 <LL_RCC_LSI1_IsReady>
 800773e:	4603      	mov	r3, r0
 8007740:	2b00      	cmp	r3, #0
 8007742:	d113      	bne.n	800776c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8007744:	f7ff fb9b 	bl	8006e7e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007748:	f7fb fbf6 	bl	8002f38 <HAL_GetTick>
 800774c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800774e:	e008      	b.n	8007762 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007750:	f7fb fbf2 	bl	8002f38 <HAL_GetTick>
 8007754:	4602      	mov	r2, r0
 8007756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	2b02      	cmp	r3, #2
 800775c:	d901      	bls.n	8007762 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e203      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007762:	f7ff fbae 	bl	8006ec2 <LL_RCC_LSI1_IsReady>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d0f1      	beq.n	8007750 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800776c:	f7ff fbbb 	bl	8006ee6 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007770:	f7fb fbe2 	bl	8002f38 <HAL_GetTick>
 8007774:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8007776:	e008      	b.n	800778a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8007778:	f7fb fbde 	bl	8002f38 <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	2b03      	cmp	r3, #3
 8007784:	d901      	bls.n	800778a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e1ef      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800778a:	f7ff fbce 	bl	8006f2a <LL_RCC_LSI2_IsReady>
 800778e:	4603      	mov	r3, r0
 8007790:	2b00      	cmp	r3, #0
 8007792:	d0f1      	beq.n	8007778 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	4618      	mov	r0, r3
 800779a:	f7ff fbd8 	bl	8006f4e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800779e:	f7ff fb7f 	bl	8006ea0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a2:	f7fb fbc9 	bl	8002f38 <HAL_GetTick>
 80077a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80077a8:	e008      	b.n	80077bc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80077aa:	f7fb fbc5 	bl	8002f38 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d901      	bls.n	80077bc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e1d6      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80077bc:	f7ff fb81 	bl	8006ec2 <LL_RCC_LSI1_IsReady>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d1f1      	bne.n	80077aa <HAL_RCC_OscConfig+0x31a>
 80077c6:	e051      	b.n	800786c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80077c8:	f7ff fb59 	bl	8006e7e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077cc:	f7fb fbb4 	bl	8002f38 <HAL_GetTick>
 80077d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80077d2:	e00c      	b.n	80077ee <HAL_RCC_OscConfig+0x35e>
 80077d4:	20000008 	.word	0x20000008
 80077d8:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80077dc:	f7fb fbac 	bl	8002f38 <HAL_GetTick>
 80077e0:	4602      	mov	r2, r0
 80077e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e4:	1ad3      	subs	r3, r2, r3
 80077e6:	2b02      	cmp	r3, #2
 80077e8:	d901      	bls.n	80077ee <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80077ea:	2303      	movs	r3, #3
 80077ec:	e1bd      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80077ee:	f7ff fb68 	bl	8006ec2 <LL_RCC_LSI1_IsReady>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0f1      	beq.n	80077dc <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80077f8:	f7ff fb86 	bl	8006f08 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80077fc:	e008      	b.n	8007810 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80077fe:	f7fb fb9b 	bl	8002f38 <HAL_GetTick>
 8007802:	4602      	mov	r2, r0
 8007804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007806:	1ad3      	subs	r3, r2, r3
 8007808:	2b03      	cmp	r3, #3
 800780a:	d901      	bls.n	8007810 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800780c:	2303      	movs	r3, #3
 800780e:	e1ac      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8007810:	f7ff fb8b 	bl	8006f2a <LL_RCC_LSI2_IsReady>
 8007814:	4603      	mov	r3, r0
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1f1      	bne.n	80077fe <HAL_RCC_OscConfig+0x36e>
 800781a:	e027      	b.n	800786c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800781c:	f7ff fb74 	bl	8006f08 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007820:	f7fb fb8a 	bl	8002f38 <HAL_GetTick>
 8007824:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8007826:	e008      	b.n	800783a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8007828:	f7fb fb86 	bl	8002f38 <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	2b03      	cmp	r3, #3
 8007834:	d901      	bls.n	800783a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	e197      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800783a:	f7ff fb76 	bl	8006f2a <LL_RCC_LSI2_IsReady>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1f1      	bne.n	8007828 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8007844:	f7ff fb2c 	bl	8006ea0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007848:	f7fb fb76 	bl	8002f38 <HAL_GetTick>
 800784c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800784e:	e008      	b.n	8007862 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007850:	f7fb fb72 	bl	8002f38 <HAL_GetTick>
 8007854:	4602      	mov	r2, r0
 8007856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007858:	1ad3      	subs	r3, r2, r3
 800785a:	2b02      	cmp	r3, #2
 800785c:	d901      	bls.n	8007862 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800785e:	2303      	movs	r3, #3
 8007860:	e183      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8007862:	f7ff fb2e 	bl	8006ec2 <LL_RCC_LSI1_IsReady>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1f1      	bne.n	8007850 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f003 0304 	and.w	r3, r3, #4
 8007874:	2b00      	cmp	r3, #0
 8007876:	d05b      	beq.n	8007930 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007878:	4ba7      	ldr	r3, [pc, #668]	@ (8007b18 <HAL_RCC_OscConfig+0x688>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007880:	2b00      	cmp	r3, #0
 8007882:	d114      	bne.n	80078ae <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007884:	f7ff f96a 	bl	8006b5c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007888:	f7fb fb56 	bl	8002f38 <HAL_GetTick>
 800788c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800788e:	e008      	b.n	80078a2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007890:	f7fb fb52 	bl	8002f38 <HAL_GetTick>
 8007894:	4602      	mov	r2, r0
 8007896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007898:	1ad3      	subs	r3, r2, r3
 800789a:	2b02      	cmp	r3, #2
 800789c:	d901      	bls.n	80078a2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800789e:	2303      	movs	r3, #3
 80078a0:	e163      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80078a2:	4b9d      	ldr	r3, [pc, #628]	@ (8007b18 <HAL_RCC_OscConfig+0x688>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d0f0      	beq.n	8007890 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d102      	bne.n	80078bc <HAL_RCC_OscConfig+0x42c>
 80078b6:	f7ff fa8c 	bl	8006dd2 <LL_RCC_LSE_Enable>
 80078ba:	e00c      	b.n	80078d6 <HAL_RCC_OscConfig+0x446>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	2b05      	cmp	r3, #5
 80078c2:	d104      	bne.n	80078ce <HAL_RCC_OscConfig+0x43e>
 80078c4:	f7ff faa7 	bl	8006e16 <LL_RCC_LSE_EnableBypass>
 80078c8:	f7ff fa83 	bl	8006dd2 <LL_RCC_LSE_Enable>
 80078cc:	e003      	b.n	80078d6 <HAL_RCC_OscConfig+0x446>
 80078ce:	f7ff fa91 	bl	8006df4 <LL_RCC_LSE_Disable>
 80078d2:	f7ff fab1 	bl	8006e38 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d014      	beq.n	8007908 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078de:	f7fb fb2b 	bl	8002f38 <HAL_GetTick>
 80078e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80078e4:	e00a      	b.n	80078fc <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078e6:	f7fb fb27 	bl	8002f38 <HAL_GetTick>
 80078ea:	4602      	mov	r2, r0
 80078ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ee:	1ad3      	subs	r3, r2, r3
 80078f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d901      	bls.n	80078fc <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80078f8:	2303      	movs	r3, #3
 80078fa:	e136      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80078fc:	f7ff faad 	bl	8006e5a <LL_RCC_LSE_IsReady>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d0ef      	beq.n	80078e6 <HAL_RCC_OscConfig+0x456>
 8007906:	e013      	b.n	8007930 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007908:	f7fb fb16 	bl	8002f38 <HAL_GetTick>
 800790c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800790e:	e00a      	b.n	8007926 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007910:	f7fb fb12 	bl	8002f38 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800791e:	4293      	cmp	r3, r2
 8007920:	d901      	bls.n	8007926 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8007922:	2303      	movs	r3, #3
 8007924:	e121      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8007926:	f7ff fa98 	bl	8006e5a <LL_RCC_LSE_IsReady>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1ef      	bne.n	8007910 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007938:	2b00      	cmp	r3, #0
 800793a:	d02c      	beq.n	8007996 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007940:	2b00      	cmp	r3, #0
 8007942:	d014      	beq.n	800796e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007944:	f7ff fa11 	bl	8006d6a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007948:	f7fb faf6 	bl	8002f38 <HAL_GetTick>
 800794c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800794e:	e008      	b.n	8007962 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007950:	f7fb faf2 	bl	8002f38 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	2b02      	cmp	r3, #2
 800795c:	d901      	bls.n	8007962 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800795e:	2303      	movs	r3, #3
 8007960:	e103      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007962:	f7ff fa24 	bl	8006dae <LL_RCC_HSI48_IsReady>
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d0f1      	beq.n	8007950 <HAL_RCC_OscConfig+0x4c0>
 800796c:	e013      	b.n	8007996 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800796e:	f7ff fa0d 	bl	8006d8c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007972:	f7fb fae1 	bl	8002f38 <HAL_GetTick>
 8007976:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8007978:	e008      	b.n	800798c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800797a:	f7fb fadd 	bl	8002f38 <HAL_GetTick>
 800797e:	4602      	mov	r2, r0
 8007980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	2b02      	cmp	r3, #2
 8007986:	d901      	bls.n	800798c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8007988:	2303      	movs	r3, #3
 800798a:	e0ee      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800798c:	f7ff fa0f 	bl	8006dae <LL_RCC_HSI48_IsReady>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1f1      	bne.n	800797a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800799a:	2b00      	cmp	r3, #0
 800799c:	f000 80e4 	beq.w	8007b68 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079a0:	f7ff fb7c 	bl	800709c <LL_RCC_GetSysClkSource>
 80079a4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80079a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b2:	2b02      	cmp	r3, #2
 80079b4:	f040 80b4 	bne.w	8007b20 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f003 0203 	and.w	r2, r3, #3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d123      	bne.n	8007a0e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d11c      	bne.n	8007a0e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	0a1b      	lsrs	r3, r3, #8
 80079d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d114      	bne.n	8007a0e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d10d      	bne.n	8007a0e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d106      	bne.n	8007a0e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d05d      	beq.n	8007aca <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	2b0c      	cmp	r3, #12
 8007a12:	d058      	beq.n	8007ac6 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007a14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d001      	beq.n	8007a26 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e0a1      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007a26:	f7ff fbd7 	bl	80071d8 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007a2a:	f7fb fa85 	bl	8002f38 <HAL_GetTick>
 8007a2e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a30:	e008      	b.n	8007a44 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a32:	f7fb fa81 	bl	8002f38 <HAL_GetTick>
 8007a36:	4602      	mov	r2, r0
 8007a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3a:	1ad3      	subs	r3, r2, r3
 8007a3c:	2b02      	cmp	r3, #2
 8007a3e:	d901      	bls.n	8007a44 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8007a40:	2303      	movs	r3, #3
 8007a42:	e092      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1ef      	bne.n	8007a32 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a56:	68da      	ldr	r2, [r3, #12]
 8007a58:	4b30      	ldr	r3, [pc, #192]	@ (8007b1c <HAL_RCC_OscConfig+0x68c>)
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007a64:	4311      	orrs	r1, r2
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007a6a:	0212      	lsls	r2, r2, #8
 8007a6c:	4311      	orrs	r1, r2
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007a72:	4311      	orrs	r1, r2
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007a78:	4311      	orrs	r1, r2
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007a7e:	430a      	orrs	r2, r1
 8007a80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007a84:	4313      	orrs	r3, r2
 8007a86:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007a88:	f7ff fb97 	bl	80071ba <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007a96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007a9c:	f7fb fa4c 	bl	8002f38 <HAL_GetTick>
 8007aa0:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aa2:	e008      	b.n	8007ab6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007aa4:	f7fb fa48 	bl	8002f38 <HAL_GetTick>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d901      	bls.n	8007ab6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e059      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ab6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d0ef      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ac4:	e050      	b.n	8007b68 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e04f      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d147      	bne.n	8007b68 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007ad8:	f7ff fb6f 	bl	80071ba <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007adc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007aec:	f7fb fa24 	bl	8002f38 <HAL_GetTick>
 8007af0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007af2:	e008      	b.n	8007b06 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007af4:	f7fb fa20 	bl	8002f38 <HAL_GetTick>
 8007af8:	4602      	mov	r2, r0
 8007afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d901      	bls.n	8007b06 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e031      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d0ef      	beq.n	8007af4 <HAL_RCC_OscConfig+0x664>
 8007b14:	e028      	b.n	8007b68 <HAL_RCC_OscConfig+0x6d8>
 8007b16:	bf00      	nop
 8007b18:	58000400 	.word	0x58000400
 8007b1c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	2b0c      	cmp	r3, #12
 8007b24:	d01e      	beq.n	8007b64 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b26:	f7ff fb57 	bl	80071d8 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b2a:	f7fb fa05 	bl	8002f38 <HAL_GetTick>
 8007b2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b30:	e008      	b.n	8007b44 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b32:	f7fb fa01 	bl	8002f38 <HAL_GetTick>
 8007b36:	4602      	mov	r2, r0
 8007b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3a:	1ad3      	subs	r3, r2, r3
 8007b3c:	2b02      	cmp	r3, #2
 8007b3e:	d901      	bls.n	8007b44 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8007b40:	2303      	movs	r3, #3
 8007b42:	e012      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1ef      	bne.n	8007b32 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8007b52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b56:	68da      	ldr	r2, [r3, #12]
 8007b58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007b5c:	4b05      	ldr	r3, [pc, #20]	@ (8007b74 <HAL_RCC_OscConfig+0x6e4>)
 8007b5e:	4013      	ands	r3, r2
 8007b60:	60cb      	str	r3, [r1, #12]
 8007b62:	e001      	b.n	8007b68 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e000      	b.n	8007b6a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8007b68:	2300      	movs	r3, #0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3734      	adds	r7, #52	@ 0x34
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd90      	pop	{r4, r7, pc}
 8007b72:	bf00      	nop
 8007b74:	eefefffc 	.word	0xeefefffc

08007b78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d101      	bne.n	8007b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e12d      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b8c:	4b98      	ldr	r3, [pc, #608]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 0307 	and.w	r3, r3, #7
 8007b94:	683a      	ldr	r2, [r7, #0]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d91b      	bls.n	8007bd2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b9a:	4b95      	ldr	r3, [pc, #596]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f023 0207 	bic.w	r2, r3, #7
 8007ba2:	4993      	ldr	r1, [pc, #588]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007baa:	f7fb f9c5 	bl	8002f38 <HAL_GetTick>
 8007bae:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bb0:	e008      	b.n	8007bc4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007bb2:	f7fb f9c1 	bl	8002f38 <HAL_GetTick>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	1ad3      	subs	r3, r2, r3
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d901      	bls.n	8007bc4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	e111      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bc4:	4b8a      	ldr	r3, [pc, #552]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f003 0307 	and.w	r3, r3, #7
 8007bcc:	683a      	ldr	r2, [r7, #0]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d1ef      	bne.n	8007bb2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0302 	and.w	r3, r3, #2
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d016      	beq.n	8007c0c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	4618      	mov	r0, r3
 8007be4:	f7ff fa66 	bl	80070b4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007be8:	f7fb f9a6 	bl	8002f38 <HAL_GetTick>
 8007bec:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8007bee:	e008      	b.n	8007c02 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007bf0:	f7fb f9a2 	bl	8002f38 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d901      	bls.n	8007c02 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8007bfe:	2303      	movs	r3, #3
 8007c00:	e0f2      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8007c02:	f7ff fb4d 	bl	80072a0 <LL_RCC_IsActiveFlag_HPRE>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d0f1      	beq.n	8007bf0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 0320 	and.w	r3, r3, #32
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d016      	beq.n	8007c46 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f7ff fa5d 	bl	80070dc <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007c22:	f7fb f989 	bl	8002f38 <HAL_GetTick>
 8007c26:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007c28:	e008      	b.n	8007c3c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007c2a:	f7fb f985 	bl	8002f38 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	d901      	bls.n	8007c3c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	e0d5      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007c3c:	f7ff fb42 	bl	80072c4 <LL_RCC_IsActiveFlag_C2HPRE>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d0f1      	beq.n	8007c2a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d016      	beq.n	8007c80 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7ff fa56 	bl	8007108 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007c5c:	f7fb f96c 	bl	8002f38 <HAL_GetTick>
 8007c60:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007c62:	e008      	b.n	8007c76 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007c64:	f7fb f968 	bl	8002f38 <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d901      	bls.n	8007c76 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e0b8      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007c76:	f7ff fb38 	bl	80072ea <LL_RCC_IsActiveFlag_SHDHPRE>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d0f1      	beq.n	8007c64 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0304 	and.w	r3, r3, #4
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d016      	beq.n	8007cba <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	4618      	mov	r0, r3
 8007c92:	f7ff fa50 	bl	8007136 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007c96:	f7fb f94f 	bl	8002f38 <HAL_GetTick>
 8007c9a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007c9c:	e008      	b.n	8007cb0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007c9e:	f7fb f94b 	bl	8002f38 <HAL_GetTick>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	1ad3      	subs	r3, r2, r3
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d901      	bls.n	8007cb0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e09b      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007cb0:	f7ff fb2e 	bl	8007310 <LL_RCC_IsActiveFlag_PPRE1>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d0f1      	beq.n	8007c9e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f003 0308 	and.w	r3, r3, #8
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d017      	beq.n	8007cf6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	00db      	lsls	r3, r3, #3
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f7ff fa46 	bl	800715e <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007cd2:	f7fb f931 	bl	8002f38 <HAL_GetTick>
 8007cd6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007cd8:	e008      	b.n	8007cec <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007cda:	f7fb f92d 	bl	8002f38 <HAL_GetTick>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	2b02      	cmp	r3, #2
 8007ce6:	d901      	bls.n	8007cec <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	e07d      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007cec:	f7ff fb22 	bl	8007334 <LL_RCC_IsActiveFlag_PPRE2>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d0f1      	beq.n	8007cda <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d043      	beq.n	8007d8a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d106      	bne.n	8007d18 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8007d0a:	f7fe ffd7 	bl	8006cbc <LL_RCC_HSE_IsReady>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d11e      	bne.n	8007d52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e067      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	2b03      	cmp	r3, #3
 8007d1e:	d106      	bne.n	8007d2e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8007d20:	f7ff fa69 	bl	80071f6 <LL_RCC_PLL_IsReady>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d113      	bne.n	8007d52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e05c      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d106      	bne.n	8007d44 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8007d36:	f7ff f93f 	bl	8006fb8 <LL_RCC_MSI_IsReady>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d108      	bne.n	8007d52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e051      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8007d44:	f7fe ffea 	bl	8006d1c <LL_RCC_HSI_IsReady>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d101      	bne.n	8007d52 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e04a      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7ff f98c 	bl	8007074 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d5c:	f7fb f8ec 	bl	8002f38 <HAL_GetTick>
 8007d60:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d62:	e00a      	b.n	8007d7a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d64:	f7fb f8e8 	bl	8002f38 <HAL_GetTick>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	1ad3      	subs	r3, r2, r3
 8007d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d901      	bls.n	8007d7a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e036      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d7a:	f7ff f98f 	bl	800709c <LL_RCC_GetSysClkSource>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d1ec      	bne.n	8007d64 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d8a:	4b19      	ldr	r3, [pc, #100]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f003 0307 	and.w	r3, r3, #7
 8007d92:	683a      	ldr	r2, [r7, #0]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d21b      	bcs.n	8007dd0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d98:	4b15      	ldr	r3, [pc, #84]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f023 0207 	bic.w	r2, r3, #7
 8007da0:	4913      	ldr	r1, [pc, #76]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007da8:	f7fb f8c6 	bl	8002f38 <HAL_GetTick>
 8007dac:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dae:	e008      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007db0:	f7fb f8c2 	bl	8002f38 <HAL_GetTick>
 8007db4:	4602      	mov	r2, r0
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	2b02      	cmp	r3, #2
 8007dbc:	d901      	bls.n	8007dc2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	e012      	b.n	8007de8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8007df0 <HAL_RCC_ClockConfig+0x278>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0307 	and.w	r3, r3, #7
 8007dca:	683a      	ldr	r2, [r7, #0]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d1ef      	bne.n	8007db0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007dd0:	f000 f87e 	bl	8007ed0 <HAL_RCC_GetHCLKFreq>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	4a07      	ldr	r2, [pc, #28]	@ (8007df4 <HAL_RCC_ClockConfig+0x27c>)
 8007dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8007dda:	f7fb f8b9 	bl	8002f50 <HAL_GetTickPrio>
 8007dde:	4603      	mov	r3, r0
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7fb f85b 	bl	8002e9c <HAL_InitTick>
 8007de6:	4603      	mov	r3, r0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3710      	adds	r7, #16
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}
 8007df0:	58004000 	.word	0x58004000
 8007df4:	20000008 	.word	0x20000008

08007df8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007df8:	b590      	push	{r4, r7, lr}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007dfe:	f7ff f94d 	bl	800709c <LL_RCC_GetSysClkSource>
 8007e02:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10a      	bne.n	8007e20 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007e0a:	f7ff f909 	bl	8007020 <LL_RCC_MSI_GetRange>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	091b      	lsrs	r3, r3, #4
 8007e12:	f003 030f 	and.w	r3, r3, #15
 8007e16:	4a2b      	ldr	r2, [pc, #172]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e1c:	60fb      	str	r3, [r7, #12]
 8007e1e:	e04b      	b.n	8007eb8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2b04      	cmp	r3, #4
 8007e24:	d102      	bne.n	8007e2c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007e26:	4b28      	ldr	r3, [pc, #160]	@ (8007ec8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007e28:	60fb      	str	r3, [r7, #12]
 8007e2a:	e045      	b.n	8007eb8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2b08      	cmp	r3, #8
 8007e30:	d10a      	bne.n	8007e48 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007e32:	f7fe ff13 	bl	8006c5c <LL_RCC_HSE_IsEnabledDiv2>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d102      	bne.n	8007e42 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8007e3c:	4b22      	ldr	r3, [pc, #136]	@ (8007ec8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007e3e:	60fb      	str	r3, [r7, #12]
 8007e40:	e03a      	b.n	8007eb8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8007e42:	4b22      	ldr	r3, [pc, #136]	@ (8007ecc <HAL_RCC_GetSysClockFreq+0xd4>)
 8007e44:	60fb      	str	r3, [r7, #12]
 8007e46:	e037      	b.n	8007eb8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8007e48:	f7ff fa1e 	bl	8007288 <LL_RCC_PLL_GetMainSource>
 8007e4c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d003      	beq.n	8007e5c <HAL_RCC_GetSysClockFreq+0x64>
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b03      	cmp	r3, #3
 8007e58:	d003      	beq.n	8007e62 <HAL_RCC_GetSysClockFreq+0x6a>
 8007e5a:	e00d      	b.n	8007e78 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ec8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007e5e:	60bb      	str	r3, [r7, #8]
        break;
 8007e60:	e015      	b.n	8007e8e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007e62:	f7fe fefb 	bl	8006c5c <LL_RCC_HSE_IsEnabledDiv2>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d102      	bne.n	8007e72 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8007e6c:	4b16      	ldr	r3, [pc, #88]	@ (8007ec8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007e6e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8007e70:	e00d      	b.n	8007e8e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8007e72:	4b16      	ldr	r3, [pc, #88]	@ (8007ecc <HAL_RCC_GetSysClockFreq+0xd4>)
 8007e74:	60bb      	str	r3, [r7, #8]
        break;
 8007e76:	e00a      	b.n	8007e8e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007e78:	f7ff f8d2 	bl	8007020 <LL_RCC_MSI_GetRange>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	091b      	lsrs	r3, r3, #4
 8007e80:	f003 030f 	and.w	r3, r3, #15
 8007e84:	4a0f      	ldr	r2, [pc, #60]	@ (8007ec4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e8a:	60bb      	str	r3, [r7, #8]
        break;
 8007e8c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8007e8e:	f7ff f9c4 	bl	800721a <LL_RCC_PLL_GetN>
 8007e92:	4602      	mov	r2, r0
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	fb03 f402 	mul.w	r4, r3, r2
 8007e9a:	f7ff f9d7 	bl	800724c <LL_RCC_PLL_GetDivider>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	091b      	lsrs	r3, r3, #4
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	fbb4 f4f3 	udiv	r4, r4, r3
 8007ea8:	f7ff f9c4 	bl	8007234 <LL_RCC_PLL_GetR>
 8007eac:	4603      	mov	r3, r0
 8007eae:	0f5b      	lsrs	r3, r3, #29
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	fbb4 f3f3 	udiv	r3, r4, r3
 8007eb6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd90      	pop	{r4, r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	08016370 	.word	0x08016370
 8007ec8:	00f42400 	.word	0x00f42400
 8007ecc:	01e84800 	.word	0x01e84800

08007ed0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ed0:	b598      	push	{r3, r4, r7, lr}
 8007ed2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8007ed4:	f7ff ff90 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8007ed8:	4604      	mov	r4, r0
 8007eda:	f7ff f954 	bl	8007186 <LL_RCC_GetAHBPrescaler>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	091b      	lsrs	r3, r3, #4
 8007ee2:	f003 030f 	and.w	r3, r3, #15
 8007ee6:	4a03      	ldr	r2, [pc, #12]	@ (8007ef4 <HAL_RCC_GetHCLKFreq+0x24>)
 8007ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007eec:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	bd98      	pop	{r3, r4, r7, pc}
 8007ef4:	08016310 	.word	0x08016310

08007ef8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8007ef8:	b590      	push	{r4, r7, lr}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2bb0      	cmp	r3, #176	@ 0xb0
 8007f04:	d903      	bls.n	8007f0e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8007f06:	4b15      	ldr	r3, [pc, #84]	@ (8007f5c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0a:	60fb      	str	r3, [r7, #12]
 8007f0c:	e007      	b.n	8007f1e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	091b      	lsrs	r3, r3, #4
 8007f12:	f003 030f 	and.w	r3, r3, #15
 8007f16:	4a11      	ldr	r2, [pc, #68]	@ (8007f5c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f1c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8007f1e:	f7ff f93e 	bl	800719e <LL_RCC_GetAHB4Prescaler>
 8007f22:	4603      	mov	r3, r0
 8007f24:	091b      	lsrs	r3, r3, #4
 8007f26:	f003 030f 	and.w	r3, r3, #15
 8007f2a:	4a0d      	ldr	r2, [pc, #52]	@ (8007f60 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8007f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f36:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8007f64 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8007f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f40:	0c9c      	lsrs	r4, r3, #18
 8007f42:	f7fe fe6d 	bl	8006c20 <HAL_PWREx_GetVoltageRange>
 8007f46:	4603      	mov	r3, r0
 8007f48:	4619      	mov	r1, r3
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	f000 f80c 	bl	8007f68 <RCC_SetFlashLatency>
 8007f50:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd90      	pop	{r4, r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	08016370 	.word	0x08016370
 8007f60:	08016310 	.word	0x08016310
 8007f64:	431bde83 	.word	0x431bde83

08007f68 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8007f68:	b590      	push	{r4, r7, lr}
 8007f6a:	b093      	sub	sp, #76	@ 0x4c
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8007f72:	4b37      	ldr	r3, [pc, #220]	@ (8008050 <RCC_SetFlashLatency+0xe8>)
 8007f74:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8007f78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007f7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8007f7e:	4a35      	ldr	r2, [pc, #212]	@ (8008054 <RCC_SetFlashLatency+0xec>)
 8007f80:	f107 031c 	add.w	r3, r7, #28
 8007f84:	ca07      	ldmia	r2, {r0, r1, r2}
 8007f86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8007f8a:	4b33      	ldr	r3, [pc, #204]	@ (8008058 <RCC_SetFlashLatency+0xf0>)
 8007f8c:	f107 040c 	add.w	r4, r7, #12
 8007f90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007f92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8007f96:	2300      	movs	r3, #0
 8007f98:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fa0:	d11a      	bne.n	8007fd8 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fa6:	e013      	b.n	8007fd0 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8007fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	3348      	adds	r3, #72	@ 0x48
 8007fae:	443b      	add	r3, r7
 8007fb0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d807      	bhi.n	8007fca <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	3348      	adds	r3, #72	@ 0x48
 8007fc0:	443b      	add	r3, r7
 8007fc2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007fc6:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8007fc8:	e020      	b.n	800800c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fcc:	3301      	adds	r3, #1
 8007fce:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fd2:	2b03      	cmp	r3, #3
 8007fd4:	d9e8      	bls.n	8007fa8 <RCC_SetFlashLatency+0x40>
 8007fd6:	e019      	b.n	800800c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007fd8:	2300      	movs	r3, #0
 8007fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fdc:	e013      	b.n	8008006 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8007fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	3348      	adds	r3, #72	@ 0x48
 8007fe4:	443b      	add	r3, r7
 8007fe6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d807      	bhi.n	8008000 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	3348      	adds	r3, #72	@ 0x48
 8007ff6:	443b      	add	r3, r7
 8007ff8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007ffc:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8007ffe:	e005      	b.n	800800c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008002:	3301      	adds	r3, #1
 8008004:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008008:	2b02      	cmp	r3, #2
 800800a:	d9e8      	bls.n	8007fde <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800800c:	4b13      	ldr	r3, [pc, #76]	@ (800805c <RCC_SetFlashLatency+0xf4>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f023 0207 	bic.w	r2, r3, #7
 8008014:	4911      	ldr	r1, [pc, #68]	@ (800805c <RCC_SetFlashLatency+0xf4>)
 8008016:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008018:	4313      	orrs	r3, r2
 800801a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800801c:	f7fa ff8c 	bl	8002f38 <HAL_GetTick>
 8008020:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8008022:	e008      	b.n	8008036 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008024:	f7fa ff88 	bl	8002f38 <HAL_GetTick>
 8008028:	4602      	mov	r2, r0
 800802a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	2b02      	cmp	r3, #2
 8008030:	d901      	bls.n	8008036 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e007      	b.n	8008046 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8008036:	4b09      	ldr	r3, [pc, #36]	@ (800805c <RCC_SetFlashLatency+0xf4>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f003 0307 	and.w	r3, r3, #7
 800803e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008040:	429a      	cmp	r2, r3
 8008042:	d1ef      	bne.n	8008024 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	374c      	adds	r7, #76	@ 0x4c
 800804a:	46bd      	mov	sp, r7
 800804c:	bd90      	pop	{r4, r7, pc}
 800804e:	bf00      	nop
 8008050:	0801612c 	.word	0x0801612c
 8008054:	0801613c 	.word	0x0801613c
 8008058:	08016148 	.word	0x08016148
 800805c:	58004000 	.word	0x58004000

08008060 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008060:	b480      	push	{r7}
 8008062:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8008064:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800806e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008072:	d101      	bne.n	8008078 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8008074:	2301      	movs	r3, #1
 8008076:	e000      	b.n	800807a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr

08008084 <LL_RCC_HSE_IsReady>:
{
 8008084:	b480      	push	{r7}
 8008086:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8008088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008092:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008096:	d101      	bne.n	800809c <LL_RCC_HSE_IsReady+0x18>
 8008098:	2301      	movs	r3, #1
 800809a:	e000      	b.n	800809e <LL_RCC_HSE_IsReady+0x1a>
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <LL_RCC_HSI_IsReady>:
{
 80080a8:	b480      	push	{r7}
 80080aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80080ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080ba:	d101      	bne.n	80080c0 <LL_RCC_HSI_IsReady+0x18>
 80080bc:	2301      	movs	r3, #1
 80080be:	e000      	b.n	80080c2 <LL_RCC_HSI_IsReady+0x1a>
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr

080080cc <LL_RCC_HSI48_IsReady>:
{
 80080cc:	b480      	push	{r7}
 80080ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80080d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080d8:	f003 0302 	and.w	r3, r3, #2
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d101      	bne.n	80080e4 <LL_RCC_HSI48_IsReady+0x18>
 80080e0:	2301      	movs	r3, #1
 80080e2:	e000      	b.n	80080e6 <LL_RCC_HSI48_IsReady+0x1a>
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <LL_RCC_LSE_IsEnabled>:
{
 80080f0:	b480      	push	{r7}
 80080f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80080f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080fc:	f003 0301 	and.w	r3, r3, #1
 8008100:	2b01      	cmp	r3, #1
 8008102:	d101      	bne.n	8008108 <LL_RCC_LSE_IsEnabled+0x18>
 8008104:	2301      	movs	r3, #1
 8008106:	e000      	b.n	800810a <LL_RCC_LSE_IsEnabled+0x1a>
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <LL_RCC_LSE_IsReady>:
{
 8008114:	b480      	push	{r7}
 8008116:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800811c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008120:	f003 0302 	and.w	r3, r3, #2
 8008124:	2b02      	cmp	r3, #2
 8008126:	d101      	bne.n	800812c <LL_RCC_LSE_IsReady+0x18>
 8008128:	2301      	movs	r3, #1
 800812a:	e000      	b.n	800812e <LL_RCC_LSE_IsReady+0x1a>
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr

08008138 <LL_RCC_LSI1_IsReady>:
{
 8008138:	b480      	push	{r7}
 800813a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800813c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008140:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008144:	f003 0302 	and.w	r3, r3, #2
 8008148:	2b02      	cmp	r3, #2
 800814a:	d101      	bne.n	8008150 <LL_RCC_LSI1_IsReady+0x18>
 800814c:	2301      	movs	r3, #1
 800814e:	e000      	b.n	8008152 <LL_RCC_LSI1_IsReady+0x1a>
 8008150:	2300      	movs	r3, #0
}
 8008152:	4618      	mov	r0, r3
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <LL_RCC_LSI2_IsReady>:
{
 800815c:	b480      	push	{r7}
 800815e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8008160:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008164:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008168:	f003 0308 	and.w	r3, r3, #8
 800816c:	2b08      	cmp	r3, #8
 800816e:	d101      	bne.n	8008174 <LL_RCC_LSI2_IsReady+0x18>
 8008170:	2301      	movs	r3, #1
 8008172:	e000      	b.n	8008176 <LL_RCC_LSI2_IsReady+0x1a>
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <LL_RCC_MSI_IsReady>:
{
 8008180:	b480      	push	{r7}
 8008182:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8008184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f003 0302 	and.w	r3, r3, #2
 800818e:	2b02      	cmp	r3, #2
 8008190:	d101      	bne.n	8008196 <LL_RCC_MSI_IsReady+0x16>
 8008192:	2301      	movs	r3, #1
 8008194:	e000      	b.n	8008198 <LL_RCC_MSI_IsReady+0x18>
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr

080081a2 <LL_RCC_MSI_GetRange>:
{
 80081a2:	b480      	push	{r7}
 80081a4:	b083      	sub	sp, #12
 80081a6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80081a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80081b2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2bb0      	cmp	r3, #176	@ 0xb0
 80081b8:	d901      	bls.n	80081be <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80081ba:	23b0      	movs	r3, #176	@ 0xb0
 80081bc:	607b      	str	r3, [r7, #4]
  return msiRange;
 80081be:	687b      	ldr	r3, [r7, #4]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <LL_RCC_SetRFWKPClockSource>:
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80081d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081dc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80081e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <LL_RCC_GetRFWKPClockSource>:
{
 80081f8:	b480      	push	{r7}
 80081fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
 80081fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008200:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008204:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8008208:	4618      	mov	r0, r3
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr

08008212 <LL_RCC_GetAHBPrescaler>:
{
 8008212:	b480      	push	{r7}
 8008214:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008216:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8008220:	4618      	mov	r0, r3
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr

0800822a <LL_RCC_GetAPB1Prescaler>:
{
 800822a:	b480      	push	{r7}
 800822c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800822e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8008238:	4618      	mov	r0, r3
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr

08008242 <LL_RCC_GetAPB2Prescaler>:
{
 8008242:	b480      	push	{r7}
 8008244:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8008250:	4618      	mov	r0, r3
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <LL_RCC_SetSMPSClockSource>:
{
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8008262:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008268:	f023 0203 	bic.w	r2, r3, #3
 800826c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4313      	orrs	r3, r2
 8008274:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8008276:	bf00      	nop
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr

08008282 <LL_RCC_GetSMPSClockSource>:
{
 8008282:	b480      	push	{r7}
 8008284:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
 8008286:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800828a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800828c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8008290:	4618      	mov	r0, r3
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr

0800829a <LL_RCC_SetSMPSPrescaler>:
{
 800829a:	b480      	push	{r7}
 800829c:	b083      	sub	sp, #12
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80082a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80082ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80082b6:	bf00      	nop
 80082b8:	370c      	adds	r7, #12
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <LL_RCC_GetSMPSPrescaler>:
{
 80082c2:	b480      	push	{r7}
 80082c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
 80082c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <LL_RCC_SetUSARTClockSource>:
{
 80082da:	b480      	push	{r7}
 80082dc:	b083      	sub	sp, #12
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80082e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ea:	f023 0203 	bic.w	r2, r3, #3
 80082ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80082fa:	bf00      	nop
 80082fc:	370c      	adds	r7, #12
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <LL_RCC_SetLPUARTClockSource>:
{
 8008306:	b480      	push	{r7}
 8008308:	b083      	sub	sp, #12
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800830e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008316:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800831a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4313      	orrs	r3, r2
 8008322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008326:	bf00      	nop
 8008328:	370c      	adds	r7, #12
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr

08008332 <LL_RCC_SetI2CClockSource>:
{
 8008332:	b480      	push	{r7}
 8008334:	b083      	sub	sp, #12
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800833a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800833e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	091b      	lsrs	r3, r3, #4
 8008346:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800834a:	43db      	mvns	r3, r3
 800834c:	401a      	ands	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	011b      	lsls	r3, r3, #4
 8008352:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8008356:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800835a:	4313      	orrs	r3, r2
 800835c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <LL_RCC_SetLPTIMClockSource>:
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8008374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008378:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	0c1b      	lsrs	r3, r3, #16
 8008380:	041b      	lsls	r3, r3, #16
 8008382:	43db      	mvns	r3, r3
 8008384:	401a      	ands	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	041b      	lsls	r3, r3, #16
 800838a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800838e:	4313      	orrs	r3, r2
 8008390:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <LL_RCC_SetSAIClockSource>:
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80083a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083b0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80083b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80083c0:	bf00      	nop
 80083c2:	370c      	adds	r7, #12
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <LL_RCC_SetRNGClockSource>:
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80083d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083dc:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80083e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80083ec:	bf00      	nop
 80083ee:	370c      	adds	r7, #12
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <LL_RCC_SetCLK48ClockSource>:
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8008400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008408:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800840c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4313      	orrs	r3, r2
 8008414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008418:	bf00      	nop
 800841a:	370c      	adds	r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr

08008424 <LL_RCC_SetUSBClockSource>:
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f7ff ffe3 	bl	80083f8 <LL_RCC_SetCLK48ClockSource>
}
 8008432:	bf00      	nop
 8008434:	3708      	adds	r7, #8
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <LL_RCC_SetADCClockSource>:
{
 800843a:	b480      	push	{r7}
 800843c:	b083      	sub	sp, #12
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8008442:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800844a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800844e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4313      	orrs	r3, r2
 8008456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800845a:	bf00      	nop
 800845c:	370c      	adds	r7, #12
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <LL_RCC_GetUSARTClockSource>:
{
 8008466:	b480      	push	{r7}
 8008468:	b083      	sub	sp, #12
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800846e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008472:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4013      	ands	r3, r2
}
 800847a:	4618      	mov	r0, r3
 800847c:	370c      	adds	r7, #12
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr

08008486 <LL_RCC_GetLPUARTClockSource>:
{
 8008486:	b480      	push	{r7}
 8008488:	b083      	sub	sp, #12
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800848e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008492:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4013      	ands	r3, r2
}
 800849a:	4618      	mov	r0, r3
 800849c:	370c      	adds	r7, #12
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr

080084a6 <LL_RCC_GetI2CClockSource>:
{
 80084a6:	b480      	push	{r7}
 80084a8:	b083      	sub	sp, #12
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
 80084ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4013      	ands	r3, r2
 80084ba:	091a      	lsrs	r2, r3, #4
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	011b      	lsls	r3, r3, #4
 80084c0:	4313      	orrs	r3, r2
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr

080084ce <LL_RCC_GetLPTIMClockSource>:
{
 80084ce:	b480      	push	{r7}
 80084d0:	b083      	sub	sp, #12
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 80084d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084da:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4013      	ands	r3, r2
 80084e2:	0c1a      	lsrs	r2, r3, #16
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4313      	orrs	r3, r2
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <LL_RCC_GetSAIClockSource>:
{
 80084f4:	b480      	push	{r7}
 80084f6:	b083      	sub	sp, #12
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
 80084fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008500:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4013      	ands	r3, r2
}
 8008508:	4618      	mov	r0, r3
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <LL_RCC_GetRNGClockSource>:
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
 800851c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008520:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4013      	ands	r3, r2
}
 8008528:	4618      	mov	r0, r3
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <LL_RCC_GetCLK48ClockSource>:
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
 800853c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008540:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	4013      	ands	r3, r2
}
 8008548:	4618      	mov	r0, r3
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <LL_RCC_GetUSBClockSource>:
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b082      	sub	sp, #8
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetCLK48ClockSource(USBx);
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f7ff ffe9 	bl	8008534 <LL_RCC_GetCLK48ClockSource>
 8008562:	4603      	mov	r3, r0
}
 8008564:	4618      	mov	r0, r3
 8008566:	3708      	adds	r7, #8
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <LL_RCC_GetADCClockSource>:
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
 8008574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008578:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4013      	ands	r3, r2
}
 8008580:	4618      	mov	r0, r3
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <LL_RCC_SetRTCClockSource>:
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8008594:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800859c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80085a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <LL_RCC_GetRTCClockSource>:
{
 80085b8:	b480      	push	{r7}
 80085ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80085bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr

080085d2 <LL_RCC_ForceBackupDomainReset>:
{
 80085d2:	b480      	push	{r7}
 80085d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80085d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80085e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80085ea:	bf00      	nop
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <LL_RCC_ReleaseBackupDomainReset>:
{
 80085f4:	b480      	push	{r7}
 80085f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80085f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008600:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008604:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008608:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800860c:	bf00      	nop
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr

08008616 <LL_RCC_PLL_IsReady>:
{
 8008616:	b480      	push	{r7}
 8008618:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800861a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008624:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008628:	d101      	bne.n	800862e <LL_RCC_PLL_IsReady+0x18>
 800862a:	2301      	movs	r3, #1
 800862c:	e000      	b.n	8008630 <LL_RCC_PLL_IsReady+0x1a>
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr

0800863a <LL_RCC_PLL_GetN>:
{
 800863a:	b480      	push	{r7}
 800863c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800863e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	0a1b      	lsrs	r3, r3, #8
 8008646:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800864a:	4618      	mov	r0, r3
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <LL_RCC_PLL_GetP>:
{
 8008654:	b480      	push	{r7}
 8008656:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8008658:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800865c:	68db      	ldr	r3, [r3, #12]
 800865e:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 8008662:	4618      	mov	r0, r3
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <LL_RCC_PLL_GetQ>:
{
 800866c:	b480      	push	{r7}
 800866e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
 8008670:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008674:	68db      	ldr	r3, [r3, #12]
 8008676:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 800867a:	4618      	mov	r0, r3
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <LL_RCC_PLL_GetDivider>:
{
 8008684:	b480      	push	{r7}
 8008686:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8008688:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800868c:	68db      	ldr	r3, [r3, #12]
 800868e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8008692:	4618      	mov	r0, r3
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <LL_RCC_PLLSAI1_Enable>:
{
 800869c:	b480      	push	{r7}
 800869e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80086a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80086aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80086ae:	6013      	str	r3, [r2, #0]
}
 80086b0:	bf00      	nop
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr

080086ba <LL_RCC_PLLSAI1_Disable>:
{
 80086ba:	b480      	push	{r7}
 80086bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80086be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80086c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80086cc:	6013      	str	r3, [r2, #0]
}
 80086ce:	bf00      	nop
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <LL_RCC_PLLSAI1_IsReady>:
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80086dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086ea:	d101      	bne.n	80086f0 <LL_RCC_PLLSAI1_IsReady+0x18>
 80086ec:	2301      	movs	r3, #1
 80086ee:	e000      	b.n	80086f2 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <LL_RCC_PLLSAI1_GetN>:
{
 80086fc:	b480      	push	{r7}
 80086fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
 8008700:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	0a1b      	lsrs	r3, r3, #8
 8008708:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800870c:	4618      	mov	r0, r3
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr

08008716 <LL_RCC_PLLSAI1_GetP>:
{
 8008716:	b480      	push	{r7}
 8008718:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
 800871a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 8008724:	4618      	mov	r0, r3
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr

0800872e <LL_RCC_PLLSAI1_GetQ>:
{
 800872e:	b480      	push	{r7}
 8008730:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
 8008732:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008736:	691b      	ldr	r3, [r3, #16]
 8008738:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 800873c:	4618      	mov	r0, r3
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <LL_RCC_PLLSAI1_GetR>:
{
 8008746:	b480      	push	{r7}
 8008748:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
 800874a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8008754:	4618      	mov	r0, r3
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr

0800875e <LL_RCC_PLL_GetMainSource>:
{
 800875e:	b480      	push	{r7}
 8008760:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008762:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008766:	68db      	ldr	r3, [r3, #12]
 8008768:	f003 0303 	and.w	r3, r3, #3
}
 800876c:	4618      	mov	r0, r3
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b088      	sub	sp, #32
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800877e:	2300      	movs	r3, #0
 8008780:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8008782:	2300      	movs	r3, #0
 8008784:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800878e:	2b00      	cmp	r3, #0
 8008790:	d034      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008796:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800879a:	d021      	beq.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800879c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80087a0:	d81b      	bhi.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x64>
 80087a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80087a6:	d01d      	beq.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80087a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80087ac:	d815      	bhi.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x64>
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00b      	beq.n	80087ca <HAL_RCCEx_PeriphCLKConfig+0x54>
 80087b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80087b6:	d110      	bne.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80087b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087bc:	68db      	ldr	r3, [r3, #12]
 80087be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80087c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087c6:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80087c8:	e00d      	b.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	3304      	adds	r3, #4
 80087ce:	4618      	mov	r0, r3
 80087d0:	f000 fd5d 	bl	800928e <RCCEx_PLLSAI1_ConfigNP>
 80087d4:	4603      	mov	r3, r0
 80087d6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80087d8:	e005      	b.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	77fb      	strb	r3, [r7, #31]
        break;
 80087de:	e002      	b.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80087e0:	bf00      	nop
 80087e2:	e000      	b.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80087e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087e6:	7ffb      	ldrb	r3, [r7, #31]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d105      	bne.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087f0:	4618      	mov	r0, r3
 80087f2:	f7ff fdd5 	bl	80083a0 <LL_RCC_SetSAIClockSource>
 80087f6:	e001      	b.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087f8:	7ffb      	ldrb	r3, [r7, #31]
 80087fa:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008804:	2b00      	cmp	r3, #0
 8008806:	d046      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8008808:	f7ff fed6 	bl	80085b8 <LL_RCC_GetRTCClockSource>
 800880c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008812:	69ba      	ldr	r2, [r7, #24]
 8008814:	429a      	cmp	r2, r3
 8008816:	d03c      	beq.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008818:	f7fe f9a0 	bl	8006b5c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d105      	bne.n	800882e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008826:	4618      	mov	r0, r3
 8008828:	f7ff feb0 	bl	800858c <LL_RCC_SetRTCClockSource>
 800882c:	e02e      	b.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800882e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008836:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8008838:	f7ff fecb 	bl	80085d2 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800883c:	f7ff feda 	bl	80085f4 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800884a:	4313      	orrs	r3, r2
 800884c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800884e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8008858:	f7ff fc4a 	bl	80080f0 <LL_RCC_LSE_IsEnabled>
 800885c:	4603      	mov	r3, r0
 800885e:	2b01      	cmp	r3, #1
 8008860:	d114      	bne.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008862:	f7fa fb69 	bl	8002f38 <HAL_GetTick>
 8008866:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8008868:	e00b      	b.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800886a:	f7fa fb65 	bl	8002f38 <HAL_GetTick>
 800886e:	4602      	mov	r2, r0
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	1ad3      	subs	r3, r2, r3
 8008874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008878:	4293      	cmp	r3, r2
 800887a:	d902      	bls.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800887c:	2303      	movs	r3, #3
 800887e:	77fb      	strb	r3, [r7, #31]
              break;
 8008880:	e004      	b.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8008882:	f7ff fc47 	bl	8008114 <LL_RCC_LSE_IsReady>
 8008886:	4603      	mov	r3, r0
 8008888:	2b01      	cmp	r3, #1
 800888a:	d1ee      	bne.n	800886a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800888c:	7ffb      	ldrb	r3, [r7, #31]
 800888e:	77bb      	strb	r3, [r7, #30]
 8008890:	e001      	b.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008892:	7ffb      	ldrb	r3, [r7, #31]
 8008894:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f003 0301 	and.w	r3, r3, #1
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d004      	beq.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	699b      	ldr	r3, [r3, #24]
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7ff fd17 	bl	80082da <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d004      	beq.n	80088c2 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	69db      	ldr	r3, [r3, #28]
 80088bc:	4618      	mov	r0, r3
 80088be:	f7ff fd22 	bl	8008306 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 0310 	and.w	r3, r3, #16
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d004      	beq.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7ff fd4a 	bl	800836c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0320 	and.w	r3, r3, #32
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d004      	beq.n	80088ee <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e8:	4618      	mov	r0, r3
 80088ea:	f7ff fd3f 	bl	800836c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 0304 	and.w	r3, r3, #4
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d004      	beq.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6a1b      	ldr	r3, [r3, #32]
 80088fe:	4618      	mov	r0, r3
 8008900:	f7ff fd17 	bl	8008332 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 0308 	and.w	r3, r3, #8
 800890c:	2b00      	cmp	r3, #0
 800890e:	d004      	beq.n	800891a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008914:	4618      	mov	r0, r3
 8008916:	f7ff fd0c 	bl	8008332 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008922:	2b00      	cmp	r3, #0
 8008924:	d022      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800892a:	4618      	mov	r0, r3
 800892c:	f7ff fd7a 	bl	8008424 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008934:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008938:	d107      	bne.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800893a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008944:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008948:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800894e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008952:	d10b      	bne.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	3304      	adds	r3, #4
 8008958:	4618      	mov	r0, r3
 800895a:	f000 fcf3 	bl	8009344 <RCCEx_PLLSAI1_ConfigNQ>
 800895e:	4603      	mov	r3, r0
 8008960:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008962:	7ffb      	ldrb	r3, [r7, #31]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d001      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8008968:	7ffb      	ldrb	r3, [r7, #31]
 800896a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008974:	2b00      	cmp	r3, #0
 8008976:	d02b      	beq.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800897c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008980:	d008      	beq.n	8008994 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008986:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800898a:	d003      	beq.n	8008994 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008990:	2b00      	cmp	r3, #0
 8008992:	d105      	bne.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008998:	4618      	mov	r0, r3
 800899a:	f7ff fd17 	bl	80083cc <LL_RCC_SetRNGClockSource>
 800899e:	e00a      	b.n	80089b6 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089a8:	60fb      	str	r3, [r7, #12]
 80089aa:	2000      	movs	r0, #0
 80089ac:	f7ff fd0e 	bl	80083cc <LL_RCC_SetRNGClockSource>
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f7ff fd21 	bl	80083f8 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ba:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80089be:	d107      	bne.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80089c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80089ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80089ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d022      	beq.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7ff fd2a 	bl	800843a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089ee:	d107      	bne.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80089f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80089fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089fe:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a08:	d10b      	bne.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	3304      	adds	r3, #4
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f000 fcf3 	bl	80093fa <RCCEx_PLLSAI1_ConfigNR>
 8008a14:	4603      	mov	r3, r0
 8008a16:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008a18:	7ffb      	ldrb	r3, [r7, #31]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d001      	beq.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8008a1e:	7ffb      	ldrb	r3, [r7, #31]
 8008a20:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d004      	beq.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a32:	4618      	mov	r0, r3
 8008a34:	f7ff fbca 	bl	80081cc <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d009      	beq.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7ff fc26 	bl	800829a <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a52:	4618      	mov	r0, r3
 8008a54:	f7ff fc01 	bl	800825a <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8008a58:	7fbb      	ldrb	r3, [r7, #30]
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3720      	adds	r7, #32
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
	...

08008a64 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_RFWAKEUP  RFWKP peripheral clock
  *            @arg @ref RCC_PERIPHCLK_SMPS  SMPS peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008a64:	b590      	push	{r4, r7, lr}
 8008a66:	b093      	sub	sp, #76	@ 0x4c
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	647b      	str	r3, [r7, #68]	@ 0x44

#if defined(RCC_SMPS_SUPPORT)
  uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos);
 8008a70:	f7ff fc27 	bl	80082c2 <LL_RCC_GetSMPSPrescaler>
 8008a74:	4603      	mov	r3, r0
 8008a76:	091b      	lsrs	r3, r3, #4
 8008a78:	643b      	str	r3, [r7, #64]	@ 0x40
#endif /* RCC_SMPS_SUPPORT */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a80:	d12d      	bne.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
  {
    uint32_t rtcClockSource = LL_RCC_GetRTCClockSource();
 8008a82:	f7ff fd99 	bl	80085b8 <LL_RCC_GetRTCClockSource>
 8008a86:	6138      	str	r0, [r7, #16]

    if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSE) /* LSE clock used as RTC clock source */
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a8e:	d109      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 8008a90:	f7ff fb40 	bl	8008114 <LL_RCC_LSE_IsReady>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	f040 83d2 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 8008a9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008aa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008aa2:	e3cd      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSI) /* LSI clock used as RTC clock source */
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008aaa:	d110      	bne.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 8008aac:	f7ff fb44 	bl	8008138 <LL_RCC_LSI1_IsReady>
 8008ab0:	60f8      	str	r0, [r7, #12]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 8008ab2:	f7ff fb53 	bl	800815c <LL_RCC_LSI2_IsReady>
 8008ab6:	60b8      	str	r0, [r7, #8]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d003      	beq.n	8008ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	f040 83bd 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 8008ac6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008aca:	647b      	str	r3, [r7, #68]	@ 0x44
 8008acc:	e3b8      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_HSE_DIV32) /* HSE clock used as RTC clock source */
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ad4:	f040 83b4 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 32U;
 8008ad8:	4bab      	ldr	r3, [pc, #684]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x324>)
 8008ada:	647b      	str	r3, [r7, #68]	@ 0x44
 8008adc:	e3b0      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(SAI1)
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2b40      	cmp	r3, #64	@ 0x40
 8008ae2:	d130      	bne.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
  {
    switch (LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE))
 8008ae4:	f44f 0040 	mov.w	r0, #12582912	@ 0xc00000
 8008ae8:	f7ff fd04 	bl	80084f4 <LL_RCC_GetSAIClockSource>
 8008aec:	4603      	mov	r3, r0
 8008aee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008af2:	d008      	beq.n	8008b06 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8008af4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008af8:	d822      	bhi.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00c      	beq.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8008afe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b02:	d013      	beq.n	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8008b04:	e01c      	b.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
    {
      case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */
        if (LL_RCC_HSI_IsReady() == 1U)
 8008b06:	f7ff facf 	bl	80080a8 <LL_RCC_HSI_IsReady>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	f040 8378 	bne.w	8009202 <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
        {
          frequency = HSI_VALUE;
 8008b12:	4b9e      	ldr	r3, [pc, #632]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8008b14:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008b16:	e374      	b.n	8009202 <HAL_RCCEx_GetPeriphCLKFreq+0x79e>

      case LL_RCC_SAI1_CLKSOURCE_PLLSAI1:    /* PLLSAI1 clock used as SAI1 clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8008b18:	f7ff fdde 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	f040 8371 	bne.w	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_P();
 8008b24:	f000 fdc6 	bl	80096b4 <RCC_PLLSAI1_GetFreqDomain_P>
 8008b28:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008b2a:	e36c      	b.n	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>

      case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 8008b2c:	f7ff fd73 	bl	8008616 <LL_RCC_PLL_IsReady>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	f040 8369 	bne.w	800920a <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
        {
          frequency = RCC_PLL_GetFreqDomain_P();
 8008b38:	f000 fcba 	bl	80094b0 <RCC_PLL_GetFreqDomain_P>
 8008b3c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008b3e:	e364      	b.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>

      default: /* External input clock used as SAI1 clock source */
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008b40:	4b93      	ldr	r3, [pc, #588]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8008b42:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8008b44:	e37c      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* SAI1 */
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b4c:	d168      	bne.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
  {
    uint32_t rngClockSource = HAL_RCCEx_GetRngCLKSource();
 8008b4e:	f000 fb85 	bl	800925c <HAL_RCCEx_GetRngCLKSource>
 8008b52:	61f8      	str	r0, [r7, #28]

    if (rngClockSource == RCC_RNGCLKSOURCE_LSI)             /* LSI clock used as RNG clock source */
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b5a:	d110      	bne.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 8008b5c:	f7ff faec 	bl	8008138 <LL_RCC_LSI1_IsReady>
 8008b60:	61b8      	str	r0, [r7, #24]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 8008b62:	f7ff fafb 	bl	800815c <LL_RCC_LSI2_IsReady>
 8008b66:	6178      	str	r0, [r7, #20]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8008b68:	69bb      	ldr	r3, [r7, #24]
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d003      	beq.n	8008b76 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	f040 8365 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 8008b76:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008b7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b7c:	e360      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_LSE)        /* LSE clock used as RNG clock source */
 8008b7e:	69fb      	ldr	r3, [r7, #28]
 8008b80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b84:	d109      	bne.n	8008b9a <HAL_RCCEx_GetPeriphCLKFreq+0x136>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 8008b86:	f7ff fac5 	bl	8008114 <LL_RCC_LSE_IsReady>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	f040 8357 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 8008b92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b96:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b98:	e352      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLL)        /* PLL clock divided by 3 used as RNG clock source */
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008ba0:	d10e      	bne.n	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
    {
      if (LL_RCC_PLL_IsReady() == 1U)
 8008ba2:	f7ff fd38 	bl	8008616 <LL_RCC_PLL_IsReady>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	f040 8349 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (RCC_PLL_GetFreqDomain_Q() / 3U);
 8008bae:	f000 fcd5 	bl	800955c <RCC_PLL_GetFreqDomain_Q>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	4a77      	ldr	r2, [pc, #476]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8008bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8008bba:	085b      	lsrs	r3, r3, #1
 8008bbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bbe:	e33f      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_MSI)        /* MSI clock divided by 3 used as RNG clock source */
 8008bc0:	69fb      	ldr	r3, [r7, #28]
 8008bc2:	f1b3 5fe0 	cmp.w	r3, #469762048	@ 0x1c000000
 8008bc6:	d114      	bne.n	8008bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    {
      if (LL_RCC_MSI_IsReady() == 1U)
 8008bc8:	f7ff fada 	bl	8008180 <LL_RCC_MSI_IsReady>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	f040 8336 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()) / 3U);
 8008bd4:	f7ff fae5 	bl	80081a2 <LL_RCC_MSI_GetRange>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	091b      	lsrs	r3, r3, #4
 8008bdc:	f003 030f 	and.w	r3, r3, #15
 8008be0:	4a6d      	ldr	r2, [pc, #436]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8008be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008be6:	4a6b      	ldr	r2, [pc, #428]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8008be8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bec:	085b      	lsrs	r3, r3, #1
 8008bee:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bf0:	e326      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
#if defined(SAI1)
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLLSAI1)    /* PLLSAI1 clock used as SAI1 clock source */
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	f1b3 5fa0 	cmp.w	r3, #335544320	@ 0x14000000
 8008bf8:	d109      	bne.n	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    {
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8008bfa:	f7ff fd6d 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	f040 831d 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 8008c06:	f000 fdab 	bl	8009760 <RCC_PLLSAI1_GetFreqDomain_Q>
 8008c0a:	6478      	str	r0, [r7, #68]	@ 0x44
 8008c0c:	e318      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
#endif /* SAI1 */
    else                                                    /* HSI48 clock divided by 3 used as RNG clock source */
    {
#if defined(RCC_HSI48_SUPPORT)
      if (LL_RCC_HSI48_IsReady() == 1U)
 8008c0e:	f7ff fa5d 	bl	80080cc <LL_RCC_HSI48_IsReady>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	f040 8313 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI48_VALUE / 3U;
 8008c1a:	4b5c      	ldr	r3, [pc, #368]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8008c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c1e:	e30f      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      /* Nothing to do as frequency already initialized to 0U */
#endif /* RCC_HSI48_SUPPORT */
    }
  }
#if defined(USB)
  else if (PeriphClk == RCC_PERIPHCLK_USB)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c26:	d13f      	bne.n	8008ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  {
    switch (LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE))
 8008c28:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 8008c2c:	f7ff fc92 	bl	8008554 <LL_RCC_GetUSBClockSource>
 8008c30:	4603      	mov	r3, r0
 8008c32:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008c36:	d01d      	beq.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8008c38:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008c3c:	d82b      	bhi.n	8008c96 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
 8008c3e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008c42:	d003      	beq.n	8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8008c44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c48:	d00a      	beq.n	8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8008c4a:	e024      	b.n	8008c96 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
    {
#if defined(SAI1)
      case LL_RCC_USB_CLKSOURCE_PLLSAI1:       /* PLLSAI1 clock used as USB clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8008c4c:	f7ff fd44 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 8008c50:	4603      	mov	r3, r0
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	f040 82db 	bne.w	800920e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 8008c58:	f000 fd82 	bl	8009760 <RCC_PLLSAI1_GetFreqDomain_Q>
 8008c5c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008c5e:	e2d6      	b.n	800920e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
#endif /* SAI1 */

      case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 8008c60:	f7ff fcd9 	bl	8008616 <LL_RCC_PLL_IsReady>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	f040 82d3 	bne.w	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
        {
          frequency = RCC_PLL_GetFreqDomain_Q();
 8008c6c:	f000 fc76 	bl	800955c <RCC_PLL_GetFreqDomain_Q>
 8008c70:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008c72:	e2ce      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>

      case LL_RCC_USB_CLKSOURCE_MSI:           /* MSI clock used as USB clock source */
        if (LL_RCC_MSI_IsReady() == 1U)
 8008c74:	f7ff fa84 	bl	8008180 <LL_RCC_MSI_IsReady>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	f040 82cb 	bne.w	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8008c80:	f7ff fa8f 	bl	80081a2 <LL_RCC_MSI_GetRange>
 8008c84:	4603      	mov	r3, r0
 8008c86:	091b      	lsrs	r3, r3, #4
 8008c88:	f003 030f 	and.w	r3, r3, #15
 8008c8c:	4a42      	ldr	r2, [pc, #264]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8008c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c92:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008c94:	e2bf      	b.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>

      default: /* HSI48 clock used as USB clock source */
        if (LL_RCC_HSI48_IsReady() == 1U)
 8008c96:	f7ff fa19 	bl	80080cc <LL_RCC_HSI48_IsReady>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	f040 82bc 	bne.w	800921a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
        {
          frequency = HSI48_VALUE;
 8008ca2:	4b3e      	ldr	r3, [pc, #248]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8008ca4:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008ca6:	e2b8      	b.n	800921a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
    }
  }
#endif /* USB */
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d140      	bne.n	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
  {
    switch (LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE))
 8008cae:	2003      	movs	r0, #3
 8008cb0:	f7ff fbd9 	bl	8008466 <LL_RCC_GetUSARTClockSource>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b03      	cmp	r3, #3
 8008cb8:	d013      	beq.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	d81b      	bhi.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d002      	beq.n	8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8008cc2:	2b02      	cmp	r3, #2
 8008cc4:	d004      	beq.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8008cc6:	e016      	b.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 8008cc8:	f7ff f896 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008ccc:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8008cce:	e2b7      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8008cd0:	f7ff f9ea 	bl	80080a8 <LL_RCC_HSI_IsReady>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	f040 82a1 	bne.w	800921e <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
        {
          frequency = HSI_VALUE;
 8008cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8008cde:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008ce0:	e29d      	b.n	800921e <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8008ce2:	f7ff fa17 	bl	8008114 <LL_RCC_LSE_IsReady>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	f040 829a 	bne.w	8009222 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
        {
          frequency = LSE_VALUE;
 8008cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008cf2:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008cf4:	e295      	b.n	8009222 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>

      default: /* USART1 Clock is PCLK2 */
        frequency = __LL_RCC_CALC_PCLK2_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 8008cf6:	f7ff f87f 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	f7ff fa89 	bl	8008212 <LL_RCC_GetAHBPrescaler>
 8008d00:	4603      	mov	r3, r0
 8008d02:	091b      	lsrs	r3, r3, #4
 8008d04:	f003 030f 	and.w	r3, r3, #15
 8008d08:	4a25      	ldr	r2, [pc, #148]	@ (8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8008d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d0e:	fbb4 f4f3 	udiv	r4, r4, r3
 8008d12:	f7ff fa96 	bl	8008242 <LL_RCC_GetAPB2Prescaler>
 8008d16:	4603      	mov	r3, r0
 8008d18:	0adb      	lsrs	r3, r3, #11
 8008d1a:	f003 0307 	and.w	r3, r3, #7
 8008d1e:	4a21      	ldr	r2, [pc, #132]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8008d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d24:	f003 031f 	and.w	r3, r3, #31
 8008d28:	fa24 f303 	lsr.w	r3, r4, r3
 8008d2c:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB2Prescaler());
        break;
 8008d2e:	e287      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(LPUART1)
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	d155      	bne.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
  {
    switch (LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE))
 8008d36:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008d3a:	f7ff fba4 	bl	8008486 <LL_RCC_GetLPUARTClockSource>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d44:	d016      	beq.n	8008d74 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8008d46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d4a:	d82d      	bhi.n	8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
 8008d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d50:	d003      	beq.n	8008d5a <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8008d52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d56:	d004      	beq.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8008d58:	e026      	b.n	8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
    {
      case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 8008d5a:	f7ff f84d 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008d5e:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8008d60:	e26e      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8008d62:	f7ff f9a1 	bl	80080a8 <LL_RCC_HSI_IsReady>
 8008d66:	4603      	mov	r3, r0
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	f040 825c 	bne.w	8009226 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
        {
          frequency = HSI_VALUE;
 8008d6e:	4b07      	ldr	r3, [pc, #28]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8008d70:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008d72:	e258      	b.n	8009226 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>

      case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8008d74:	f7ff f9ce 	bl	8008114 <LL_RCC_LSE_IsReady>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	f040 8255 	bne.w	800922a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        {
          frequency = LSE_VALUE;
 8008d80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d84:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008d86:	e250      	b.n	800922a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8008d88:	000f4240 	.word	0x000f4240
 8008d8c:	00f42400 	.word	0x00f42400
 8008d90:	001fff68 	.word	0x001fff68
 8008d94:	aaaaaaab 	.word	0xaaaaaaab
 8008d98:	08016370 	.word	0x08016370
 8008d9c:	02dc6c00 	.word	0x02dc6c00
 8008da0:	08016310 	.word	0x08016310
 8008da4:	08016350 	.word	0x08016350

      default: /* LPUART1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 8008da8:	f7ff f826 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008dac:	4604      	mov	r4, r0
 8008dae:	f7ff fa30 	bl	8008212 <LL_RCC_GetAHBPrescaler>
 8008db2:	4603      	mov	r3, r0
 8008db4:	091b      	lsrs	r3, r3, #4
 8008db6:	f003 030f 	and.w	r3, r3, #15
 8008dba:	4aaf      	ldr	r2, [pc, #700]	@ (8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 8008dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dc0:	fbb4 f4f3 	udiv	r4, r4, r3
 8008dc4:	f7ff fa31 	bl	800822a <LL_RCC_GetAPB1Prescaler>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	0a1b      	lsrs	r3, r3, #8
 8008dcc:	f003 0307 	and.w	r3, r3, #7
 8008dd0:	4aaa      	ldr	r2, [pc, #680]	@ (800907c <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 8008dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dd6:	f003 031f 	and.w	r3, r3, #31
 8008dda:	fa24 f303 	lsr.w	r3, r4, r3
 8008dde:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 8008de0:	e22e      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* LPUART1 */
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008de8:	d12a      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
  {
    switch (LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE))
 8008dea:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 8008dee:	f7ff fbbd 	bl	800856c <LL_RCC_GetADCClockSource>
 8008df2:	4603      	mov	r3, r0
 8008df4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008df8:	d014      	beq.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8008dfa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008dfe:	f200 8216 	bhi.w	800922e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 8008e02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e06:	d003      	beq.n	8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8008e08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e0c:	d00e      	beq.n	8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;

      default: /* No clock used as ADC clock source */
        break;
 8008e0e:	e20e      	b.n	800922e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8008e10:	f7ff fc62 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	f040 820b 	bne.w	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
          frequency = RCC_PLLSAI1_GetFreqDomain_R();
 8008e1c:	f000 fbf4 	bl	8009608 <RCC_PLLSAI1_GetFreqDomain_R>
 8008e20:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8008e22:	e206      	b.n	8009232 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
        frequency = HAL_RCC_GetSysClockFreq();
 8008e24:	f7fe ffe8 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008e28:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8008e2a:	e209      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        if (LL_RCC_PLL_IsReady() == 1U)
 8008e2c:	f7ff fbf3 	bl	8008616 <LL_RCC_PLL_IsReady>
 8008e30:	4603      	mov	r3, r0
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	f040 81ff 	bne.w	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
          frequency = RCC_PLL_GetFreqDomain_P();
 8008e38:	f000 fb3a 	bl	80094b0 <RCC_PLL_GetFreqDomain_P>
 8008e3c:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8008e3e:	e1fa      	b.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2b04      	cmp	r3, #4
 8008e44:	d135      	bne.n	8008eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE))
 8008e46:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 8008e4a:	f7ff fb2c 	bl	80084a6 <LL_RCC_GetI2CClockSource>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	4a8b      	ldr	r2, [pc, #556]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d003      	beq.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8008e56:	4a8b      	ldr	r2, [pc, #556]	@ (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x620>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d004      	beq.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 8008e5c:	e00c      	b.n	8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
    {
      case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 8008e5e:	f7fe ffcb 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008e62:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8008e64:	e1ec      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8008e66:	f7ff f91f 	bl	80080a8 <LL_RCC_HSI_IsReady>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	f040 81e4 	bne.w	800923a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        {
          frequency = HSI_VALUE;
 8008e72:	4b85      	ldr	r3, [pc, #532]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 8008e74:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008e76:	e1e0      	b.n	800923a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>

      default: /* I2C1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 8008e78:	f7fe ffbe 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008e7c:	4604      	mov	r4, r0
 8008e7e:	f7ff f9c8 	bl	8008212 <LL_RCC_GetAHBPrescaler>
 8008e82:	4603      	mov	r3, r0
 8008e84:	091b      	lsrs	r3, r3, #4
 8008e86:	f003 030f 	and.w	r3, r3, #15
 8008e8a:	4a7b      	ldr	r2, [pc, #492]	@ (8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 8008e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e90:	fbb4 f4f3 	udiv	r4, r4, r3
 8008e94:	f7ff f9c9 	bl	800822a <LL_RCC_GetAPB1Prescaler>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	0a1b      	lsrs	r3, r3, #8
 8008e9c:	f003 0307 	and.w	r3, r3, #7
 8008ea0:	4a76      	ldr	r2, [pc, #472]	@ (800907c <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 8008ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ea6:	f003 031f 	and.w	r3, r3, #31
 8008eaa:	fa24 f303 	lsr.w	r3, r4, r3
 8008eae:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 8008eb0:	e1c6      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(I2C3)
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2b08      	cmp	r3, #8
 8008eb6:	d135      	bne.n	8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE))
 8008eb8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8008ebc:	f7ff faf3 	bl	80084a6 <LL_RCC_GetI2CClockSource>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	4a72      	ldr	r2, [pc, #456]	@ (800908c <HAL_RCCEx_GetPeriphCLKFreq+0x628>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d003      	beq.n	8008ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 8008ec8:	4a71      	ldr	r2, [pc, #452]	@ (8009090 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d004      	beq.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
 8008ece:	e00c      	b.n	8008eea <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 8008ed0:	f7fe ff92 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008ed4:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8008ed6:	e1b3      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8008ed8:	f7ff f8e6 	bl	80080a8 <LL_RCC_HSI_IsReady>
 8008edc:	4603      	mov	r3, r0
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	f040 81ad 	bne.w	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          frequency = HSI_VALUE;
 8008ee4:	4b68      	ldr	r3, [pc, #416]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 8008ee6:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8008ee8:	e1a9      	b.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>

      default: /* I2C3 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 8008eea:	f7fe ff85 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008eee:	4604      	mov	r4, r0
 8008ef0:	f7ff f98f 	bl	8008212 <LL_RCC_GetAHBPrescaler>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	091b      	lsrs	r3, r3, #4
 8008ef8:	f003 030f 	and.w	r3, r3, #15
 8008efc:	4a5e      	ldr	r2, [pc, #376]	@ (8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 8008efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f02:	fbb4 f4f3 	udiv	r4, r4, r3
 8008f06:	f7ff f990 	bl	800822a <LL_RCC_GetAPB1Prescaler>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	0a1b      	lsrs	r3, r3, #8
 8008f0e:	f003 0307 	and.w	r3, r3, #7
 8008f12:	4a5a      	ldr	r2, [pc, #360]	@ (800907c <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 8008f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f18:	f003 031f 	and.w	r3, r3, #31
 8008f1c:	fa24 f303 	lsr.w	r3, r4, r3
 8008f20:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 8008f22:	e18d      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* I2C3 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2b10      	cmp	r3, #16
 8008f28:	d151      	bne.n	8008fce <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
 8008f2a:	f44f 2040 	mov.w	r0, #786432	@ 0xc0000
 8008f2e:	f7ff face 	bl	80084ce <LL_RCC_GetLPTIMClockSource>
 8008f32:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSI) /* LPTIM1 Clock is LSI Osc. */
 8008f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f36:	4a57      	ldr	r2, [pc, #348]	@ (8009094 <HAL_RCCEx_GetPeriphCLKFreq+0x630>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d110      	bne.n	8008f5e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 8008f3c:	f7ff f8fc 	bl	8008138 <LL_RCC_LSI1_IsReady>
 8008f40:	6278      	str	r0, [r7, #36]	@ 0x24
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 8008f42:	f7ff f90b 	bl	800815c <LL_RCC_LSI2_IsReady>
 8008f46:	6238      	str	r0, [r7, #32]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8008f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4a:	2b01      	cmp	r3, #1
 8008f4c:	d003      	beq.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 8008f4e:	6a3b      	ldr	r3, [r7, #32]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	f040 8175 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 8008f56:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008f5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f5c:	e170      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_HSI) /* LPTIM1 Clock is HSI Osc. */
 8008f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f60:	4a4d      	ldr	r2, [pc, #308]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x634>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d108      	bne.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 8008f66:	f7ff f89f 	bl	80080a8 <LL_RCC_HSI_IsReady>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	f040 8167 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 8008f72:	4b45      	ldr	r3, [pc, #276]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 8008f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f76:	e163      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSE) /* LPTIM1 Clock is LSE Osc. */
 8008f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f7a:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8008f7e:	d109      	bne.n	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 8008f80:	f7ff f8c8 	bl	8008114 <LL_RCC_LSE_IsReady>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	f040 815a 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 8008f8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f90:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f92:	e155      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM1 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 8008f94:	f7fe ff30 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8008f98:	4604      	mov	r4, r0
 8008f9a:	f7ff f93a 	bl	8008212 <LL_RCC_GetAHBPrescaler>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	091b      	lsrs	r3, r3, #4
 8008fa2:	f003 030f 	and.w	r3, r3, #15
 8008fa6:	4a34      	ldr	r2, [pc, #208]	@ (8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 8008fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fac:	fbb4 f4f3 	udiv	r4, r4, r3
 8008fb0:	f7ff f93b 	bl	800822a <LL_RCC_GetAPB1Prescaler>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	0a1b      	lsrs	r3, r3, #8
 8008fb8:	f003 0307 	and.w	r3, r3, #7
 8008fbc:	4a2f      	ldr	r2, [pc, #188]	@ (800907c <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 8008fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fc2:	f003 031f 	and.w	r3, r3, #31
 8008fc6:	fa24 f303 	lsr.w	r3, r4, r3
 8008fca:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fcc:	e138      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2b20      	cmp	r3, #32
 8008fd2:	d167      	bne.n	80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE);
 8008fd4:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8008fd8:	f7ff fa79 	bl	80084ce <LL_RCC_GetLPTIMClockSource>
 8008fdc:	6378      	str	r0, [r7, #52]	@ 0x34

    if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSI) /* LPTIM2 Clock is LSI Osc. */
 8008fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x638>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d110      	bne.n	8009008 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 8008fe6:	f7ff f8a7 	bl	8008138 <LL_RCC_LSI1_IsReady>
 8008fea:	6338      	str	r0, [r7, #48]	@ 0x30
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 8008fec:	f7ff f8b6 	bl	800815c <LL_RCC_LSI2_IsReady>
 8008ff0:	62f8      	str	r0, [r7, #44]	@ 0x2c
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8008ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d003      	beq.n	8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8008ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	f040 8120 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 8009000:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009004:	647b      	str	r3, [r7, #68]	@ 0x44
 8009006:	e11b      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_HSI) /* LPTIM2 Clock is HSI Osc. */
 8009008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800900a:	4a25      	ldr	r2, [pc, #148]	@ (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d108      	bne.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 8009010:	f7ff f84a 	bl	80080a8 <LL_RCC_HSI_IsReady>
 8009014:	4603      	mov	r3, r0
 8009016:	2b01      	cmp	r3, #1
 8009018:	f040 8112 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 800901c:	4b1a      	ldr	r3, [pc, #104]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 800901e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009020:	e10e      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSE) /* LPTIM2 Clock is LSE Osc. */
 8009022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009024:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8009028:	d109      	bne.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800902a:	f7ff f873 	bl	8008114 <LL_RCC_LSE_IsReady>
 800902e:	4603      	mov	r3, r0
 8009030:	2b01      	cmp	r3, #1
 8009032:	f040 8105 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 8009036:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800903a:	647b      	str	r3, [r7, #68]	@ 0x44
 800903c:	e100      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM2 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 800903e:	f7fe fedb 	bl	8007df8 <HAL_RCC_GetSysClockFreq>
 8009042:	4604      	mov	r4, r0
 8009044:	f7ff f8e5 	bl	8008212 <LL_RCC_GetAHBPrescaler>
 8009048:	4603      	mov	r3, r0
 800904a:	091b      	lsrs	r3, r3, #4
 800904c:	f003 030f 	and.w	r3, r3, #15
 8009050:	4a09      	ldr	r2, [pc, #36]	@ (8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 8009052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009056:	fbb4 f4f3 	udiv	r4, r4, r3
 800905a:	f7ff f8e6 	bl	800822a <LL_RCC_GetAPB1Prescaler>
 800905e:	4603      	mov	r3, r0
 8009060:	0a1b      	lsrs	r3, r3, #8
 8009062:	f003 0307 	and.w	r3, r3, #7
 8009066:	4a05      	ldr	r2, [pc, #20]	@ (800907c <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 8009068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800906c:	f003 031f 	and.w	r3, r3, #31
 8009070:	fa24 f303 	lsr.w	r3, r4, r3
 8009074:	647b      	str	r3, [r7, #68]	@ 0x44
 8009076:	e0e3      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8009078:	08016310 	.word	0x08016310
 800907c:	08016350 	.word	0x08016350
 8009080:	00030100 	.word	0x00030100
 8009084:	00030200 	.word	0x00030200
 8009088:	00f42400 	.word	0x00f42400
 800908c:	00301000 	.word	0x00301000
 8009090:	00302000 	.word	0x00302000
 8009094:	000c0004 	.word	0x000c0004
 8009098:	000c0008 	.word	0x000c0008
 800909c:	00300010 	.word	0x00300010
 80090a0:	00300020 	.word	0x00300020
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_RFWAKEUP)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090aa:	d119      	bne.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
  {
    uint32_t rfwkpClockSource = LL_RCC_GetRFWKPClockSource();
 80090ac:	f7ff f8a4 	bl	80081f8 <LL_RCC_GetRFWKPClockSource>
 80090b0:	63b8      	str	r0, [r7, #56]	@ 0x38

    if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSE) /* LSE clock used as RF Wakeup clock source */
 80090b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090b8:	d109      	bne.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80090ba:	f7ff f82b 	bl	8008114 <LL_RCC_LSE_IsReady>
 80090be:	4603      	mov	r3, r0
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	f040 80bd 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 80090c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80090cc:	e0b8      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024) /* HSE clock used as RF Wakeup clock source */
 80090ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80090d4:	f040 80b4 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 1024U;
 80090d8:	f647 2312 	movw	r3, #31250	@ 0x7a12
 80090dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80090de:	e0af      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(RCC_SMPS_SUPPORT)
  else if (PeriphClk == RCC_PERIPHCLK_SMPS)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090e6:	f040 80ab 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
  {
    uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource();
 80090ea:	f7ff f8ca 	bl	8008282 <LL_RCC_GetSMPSClockSource>
 80090ee:	63f8      	str	r0, [r7, #60]	@ 0x3c

    if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */
 80090f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d115      	bne.n	8009122 <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 80090f6:	f7fe ffd7 	bl	80080a8 <LL_RCC_HSI_IsReady>
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	f040 809f 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0];
 8009102:	4952      	ldr	r1, [pc, #328]	@ (800924c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8009104:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009106:	4613      	mov	r3, r2
 8009108:	005b      	lsls	r3, r3, #1
 800910a:	4413      	add	r3, r2
 800910c:	00db      	lsls	r3, r3, #3
 800910e:	440b      	add	r3, r1
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a4f      	ldr	r2, [pc, #316]	@ (8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>)
 8009114:	fbb2 f3f3 	udiv	r3, r2, r3
 8009118:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 800911a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800911c:	085b      	lsrs	r3, r3, #1
 800911e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009120:	e08e      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. */
 8009122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009128:	d116      	bne.n	8009158 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
    {
      if (LL_RCC_HSE_IsReady() == 1U)
 800912a:	f7fe ffab 	bl	8008084 <LL_RCC_HSE_IsReady>
 800912e:	4603      	mov	r3, r0
 8009130:	2b01      	cmp	r3, #1
 8009132:	f040 8085 	bne.w	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5];
 8009136:	4945      	ldr	r1, [pc, #276]	@ (800924c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8009138:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800913a:	4613      	mov	r3, r2
 800913c:	005b      	lsls	r3, r3, #1
 800913e:	4413      	add	r3, r2
 8009140:	00db      	lsls	r3, r3, #3
 8009142:	440b      	add	r3, r1
 8009144:	3314      	adds	r3, #20
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a42      	ldr	r2, [pc, #264]	@ (8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>)
 800914a:	fbb2 f3f3 	udiv	r3, r2, r3
 800914e:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 8009150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009152:	085b      	lsrs	r3, r3, #1
 8009154:	647b      	str	r3, [r7, #68]	@ 0x44
 8009156:	e073      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. */
 8009158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800915a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800915e:	d16f      	bne.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      switch (LL_RCC_MSI_GetRange())
 8009160:	f7ff f81f 	bl	80081a2 <LL_RCC_MSI_GetRange>
 8009164:	4603      	mov	r3, r0
 8009166:	2bb0      	cmp	r3, #176	@ 0xb0
 8009168:	d037      	beq.n	80091da <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 800916a:	2bb0      	cmp	r3, #176	@ 0xb0
 800916c:	d844      	bhi.n	80091f8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800916e:	2ba0      	cmp	r3, #160	@ 0xa0
 8009170:	d024      	beq.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8009172:	2ba0      	cmp	r3, #160	@ 0xa0
 8009174:	d840      	bhi.n	80091f8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8009176:	2b80      	cmp	r3, #128	@ 0x80
 8009178:	d002      	beq.n	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 800917a:	2b90      	cmp	r3, #144	@ 0x90
 800917c:	d00f      	beq.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
          break;
        case LL_RCC_MSIRANGE_11:
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
          break;
        default:
          break;
 800917e:	e03b      	b.n	80091f8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler_index][4];
 8009180:	4b35      	ldr	r3, [pc, #212]	@ (8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8009182:	6a19      	ldr	r1, [r3, #32]
 8009184:	4831      	ldr	r0, [pc, #196]	@ (800924c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8009186:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009188:	4613      	mov	r3, r2
 800918a:	005b      	lsls	r3, r3, #1
 800918c:	4413      	add	r3, r2
 800918e:	00db      	lsls	r3, r3, #3
 8009190:	4403      	add	r3, r0
 8009192:	3310      	adds	r3, #16
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	fbb1 f3f3 	udiv	r3, r1, r3
 800919a:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 800919c:	e02d      	b.n	80091fa <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler_index][3];
 800919e:	4b2e      	ldr	r3, [pc, #184]	@ (8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 80091a0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80091a2:	482a      	ldr	r0, [pc, #168]	@ (800924c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 80091a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80091a6:	4613      	mov	r3, r2
 80091a8:	005b      	lsls	r3, r3, #1
 80091aa:	4413      	add	r3, r2
 80091ac:	00db      	lsls	r3, r3, #3
 80091ae:	4403      	add	r3, r0
 80091b0:	330c      	adds	r3, #12
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80091b8:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 80091ba:	e01e      	b.n	80091fa <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescaler_index][2];
 80091bc:	4b26      	ldr	r3, [pc, #152]	@ (8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 80091be:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80091c0:	4822      	ldr	r0, [pc, #136]	@ (800924c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 80091c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80091c4:	4613      	mov	r3, r2
 80091c6:	005b      	lsls	r3, r3, #1
 80091c8:	4413      	add	r3, r2
 80091ca:	00db      	lsls	r3, r3, #3
 80091cc:	4403      	add	r3, r0
 80091ce:	3308      	adds	r3, #8
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80091d6:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 80091d8:	e00f      	b.n	80091fa <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
 80091da:	4b1f      	ldr	r3, [pc, #124]	@ (8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 80091dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80091de:	481b      	ldr	r0, [pc, #108]	@ (800924c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 80091e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80091e2:	4613      	mov	r3, r2
 80091e4:	005b      	lsls	r3, r3, #1
 80091e6:	4413      	add	r3, r2
 80091e8:	00db      	lsls	r3, r3, #3
 80091ea:	4403      	add	r3, r0
 80091ec:	3304      	adds	r3, #4
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80091f4:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 80091f6:	e000      	b.n	80091fa <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          break;
 80091f8:	bf00      	nop
      }
      frequency = frequency >> 1U; /* Systematic Div by 2 */
 80091fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091fc:	085b      	lsrs	r3, r3, #1
 80091fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009200:	e01e      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009202:	bf00      	nop
 8009204:	e01c      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009206:	bf00      	nop
 8009208:	e01a      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800920a:	bf00      	nop
 800920c:	e018      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800920e:	bf00      	nop
 8009210:	e016      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009212:	bf00      	nop
 8009214:	e014      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009216:	bf00      	nop
 8009218:	e012      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800921a:	bf00      	nop
 800921c:	e010      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800921e:	bf00      	nop
 8009220:	e00e      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009222:	bf00      	nop
 8009224:	e00c      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009226:	bf00      	nop
 8009228:	e00a      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800922a:	bf00      	nop
 800922c:	e008      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800922e:	bf00      	nop
 8009230:	e006      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009232:	bf00      	nop
 8009234:	e004      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8009236:	bf00      	nop
 8009238:	e002      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800923a:	bf00      	nop
 800923c:	e000      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 800923e:	bf00      	nop
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#endif /* RCC_SMPS_SUPPORT */

  return (frequency);
 8009240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009242:	4618      	mov	r0, r3
 8009244:	374c      	adds	r7, #76	@ 0x4c
 8009246:	46bd      	mov	sp, r7
 8009248:	bd90      	pop	{r4, r7, pc}
 800924a:	bf00      	nop
 800924c:	080163b0 	.word	0x080163b0
 8009250:	00f42400 	.word	0x00f42400
 8009254:	01e84800 	.word	0x01e84800
 8009258:	08016370 	.word	0x08016370

0800925c <HAL_RCCEx_GetRngCLKSource>:
  *
  *         (*) Value not defined in all devices.
  *
  */
uint32_t HAL_RCCEx_GetRngCLKSource(void)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
  uint32_t rng_clock_source = LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE);
 8009262:	f04f 4040 	mov.w	r0, #3221225472	@ 0xc0000000
 8009266:	f7ff f955 	bl	8008514 <LL_RCC_GetRNGClockSource>
 800926a:	6078      	str	r0, [r7, #4]
  uint32_t clk48_clock_source;

  /* RNG clock source originates from 48 MHz RC oscillator */
  if (rng_clock_source == RCC_RNGCLKSOURCE_CLK48)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d108      	bne.n	8009284 <HAL_RCCEx_GetRngCLKSource+0x28>
  {
    clk48_clock_source = LL_RCC_GetCLK48ClockSource(LL_RCC_CLK48_CLKSOURCE);
 8009272:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 8009276:	f7ff f95d 	bl	8008534 <LL_RCC_GetCLK48ClockSource>
 800927a:	6038      	str	r0, [r7, #0]
    rng_clock_source = (CLK48_MASK | clk48_clock_source);
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009282:	607b      	str	r3, [r7, #4]
  }

  return rng_clock_source;
 8009284:	687b      	ldr	r3, [r7, #4]
}
 8009286:	4618      	mov	r0, r3
 8009288:	3708      	adds	r7, #8
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009296:	2300      	movs	r3, #0
 8009298:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800929a:	f7ff fa0e 	bl	80086ba <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800929e:	f7f9 fe4b 	bl	8002f38 <HAL_GetTick>
 80092a2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80092a4:	e009      	b.n	80092ba <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80092a6:	f7f9 fe47 	bl	8002f38 <HAL_GetTick>
 80092aa:	4602      	mov	r2, r0
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	2b02      	cmp	r3, #2
 80092b2:	d902      	bls.n	80092ba <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80092b4:	2303      	movs	r3, #3
 80092b6:	73fb      	strb	r3, [r7, #15]
      break;
 80092b8:	e004      	b.n	80092c4 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80092ba:	f7ff fa0d 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d1f0      	bne.n	80092a6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80092c4:	7bfb      	ldrb	r3, [r7, #15]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d137      	bne.n	800933a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80092ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092ce:	691b      	ldr	r3, [r3, #16]
 80092d0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	021b      	lsls	r3, r3, #8
 80092da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80092de:	4313      	orrs	r3, r2
 80092e0:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80092e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80092f4:	4313      	orrs	r3, r2
 80092f6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80092f8:	f7ff f9d0 	bl	800869c <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092fc:	f7f9 fe1c 	bl	8002f38 <HAL_GetTick>
 8009300:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009302:	e009      	b.n	8009318 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009304:	f7f9 fe18 	bl	8002f38 <HAL_GetTick>
 8009308:	4602      	mov	r2, r0
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	2b02      	cmp	r3, #2
 8009310:	d902      	bls.n	8009318 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8009312:	2303      	movs	r3, #3
 8009314:	73fb      	strb	r3, [r7, #15]
        break;
 8009316:	e004      	b.n	8009322 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009318:	f7ff f9de 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 800931c:	4603      	mov	r3, r0
 800931e:	2b01      	cmp	r3, #1
 8009320:	d1f0      	bne.n	8009304 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8009322:	7bfb      	ldrb	r3, [r7, #15]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d108      	bne.n	800933a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800932c:	691a      	ldr	r2, [r3, #16]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	691b      	ldr	r3, [r3, #16]
 8009332:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009336:	4313      	orrs	r3, r2
 8009338:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800933a:	7bfb      	ldrb	r3, [r7, #15]
}
 800933c:	4618      	mov	r0, r3
 800933e:	3710      	adds	r7, #16
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009350:	f7ff f9b3 	bl	80086ba <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009354:	f7f9 fdf0 	bl	8002f38 <HAL_GetTick>
 8009358:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800935a:	e009      	b.n	8009370 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800935c:	f7f9 fdec 	bl	8002f38 <HAL_GetTick>
 8009360:	4602      	mov	r2, r0
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	1ad3      	subs	r3, r2, r3
 8009366:	2b02      	cmp	r3, #2
 8009368:	d902      	bls.n	8009370 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800936a:	2303      	movs	r3, #3
 800936c:	73fb      	strb	r3, [r7, #15]
      break;
 800936e:	e004      	b.n	800937a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009370:	f7ff f9b2 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d1f0      	bne.n	800935c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800937a:	7bfb      	ldrb	r3, [r7, #15]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d137      	bne.n	80093f0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009384:	691b      	ldr	r3, [r3, #16]
 8009386:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	021b      	lsls	r3, r3, #8
 8009390:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009394:	4313      	orrs	r3, r2
 8009396:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8009398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800939c:	691b      	ldr	r3, [r3, #16]
 800939e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093aa:	4313      	orrs	r3, r2
 80093ac:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80093ae:	f7ff f975 	bl	800869c <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093b2:	f7f9 fdc1 	bl	8002f38 <HAL_GetTick>
 80093b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80093b8:	e009      	b.n	80093ce <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80093ba:	f7f9 fdbd 	bl	8002f38 <HAL_GetTick>
 80093be:	4602      	mov	r2, r0
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	1ad3      	subs	r3, r2, r3
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	d902      	bls.n	80093ce <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80093c8:	2303      	movs	r3, #3
 80093ca:	73fb      	strb	r3, [r7, #15]
        break;
 80093cc:	e004      	b.n	80093d8 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80093ce:	f7ff f983 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 80093d2:	4603      	mov	r3, r0
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d1f0      	bne.n	80093ba <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80093d8:	7bfb      	ldrb	r3, [r7, #15]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d108      	bne.n	80093f0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80093de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80093e2:	691a      	ldr	r2, [r3, #16]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80093ec:	4313      	orrs	r3, r2
 80093ee:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80093f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3710      	adds	r7, #16
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}

080093fa <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80093fa:	b580      	push	{r7, lr}
 80093fc:	b084      	sub	sp, #16
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009402:	2300      	movs	r3, #0
 8009404:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009406:	f7ff f958 	bl	80086ba <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800940a:	f7f9 fd95 	bl	8002f38 <HAL_GetTick>
 800940e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009410:	e009      	b.n	8009426 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009412:	f7f9 fd91 	bl	8002f38 <HAL_GetTick>
 8009416:	4602      	mov	r2, r0
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	1ad3      	subs	r3, r2, r3
 800941c:	2b02      	cmp	r3, #2
 800941e:	d902      	bls.n	8009426 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8009420:	2303      	movs	r3, #3
 8009422:	73fb      	strb	r3, [r7, #15]
      break;
 8009424:	e004      	b.n	8009430 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009426:	f7ff f957 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1f0      	bne.n	8009412 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8009430:	7bfb      	ldrb	r3, [r7, #15]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d137      	bne.n	80094a6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009436:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800943a:	691b      	ldr	r3, [r3, #16]
 800943c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	021b      	lsls	r3, r3, #8
 8009446:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800944a:	4313      	orrs	r3, r2
 800944c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800944e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009460:	4313      	orrs	r3, r2
 8009462:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009464:	f7ff f91a 	bl	800869c <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009468:	f7f9 fd66 	bl	8002f38 <HAL_GetTick>
 800946c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800946e:	e009      	b.n	8009484 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009470:	f7f9 fd62 	bl	8002f38 <HAL_GetTick>
 8009474:	4602      	mov	r2, r0
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	1ad3      	subs	r3, r2, r3
 800947a:	2b02      	cmp	r3, #2
 800947c:	d902      	bls.n	8009484 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800947e:	2303      	movs	r3, #3
 8009480:	73fb      	strb	r3, [r7, #15]
        break;
 8009482:	e004      	b.n	800948e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009484:	f7ff f928 	bl	80086d8 <LL_RCC_PLLSAI1_IsReady>
 8009488:	4603      	mov	r3, r0
 800948a:	2b01      	cmp	r3, #1
 800948c:	d1f0      	bne.n	8009470 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800948e:	7bfb      	ldrb	r3, [r7, #15]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d108      	bne.n	80094a6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009494:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009498:	691a      	ldr	r2, [r3, #16]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094a2:	4313      	orrs	r3, r2
 80094a4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80094a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3710      	adds	r7, #16
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <RCC_PLL_GetFreqDomain_P>:
/**
  * @brief  Return PLL clock (PLLPCLK) frequency used for SAI domain
  * @retval PLLPCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_P(void)
{
 80094b0:	b590      	push	{r4, r7, lr}
 80094b2:	b083      	sub	sp, #12
 80094b4:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN
     SAI Domain clock = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80094b6:	f7ff f952 	bl	800875e <LL_RCC_PLL_GetMainSource>
 80094ba:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	2b03      	cmp	r3, #3
 80094c0:	d017      	beq.n	80094f2 <RCC_PLL_GetFreqDomain_P+0x42>
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	2b03      	cmp	r3, #3
 80094c6:	d81f      	bhi.n	8009508 <RCC_PLL_GetFreqDomain_P+0x58>
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d003      	beq.n	80094d6 <RCC_PLL_GetFreqDomain_P+0x26>
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d00b      	beq.n	80094ec <RCC_PLL_GetFreqDomain_P+0x3c>
 80094d4:	e018      	b.n	8009508 <RCC_PLL_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80094d6:	f7fe fe64 	bl	80081a2 <LL_RCC_MSI_GetRange>
 80094da:	4603      	mov	r3, r0
 80094dc:	091b      	lsrs	r3, r3, #4
 80094de:	f003 030f 	and.w	r3, r3, #15
 80094e2:	4a1b      	ldr	r2, [pc, #108]	@ (8009550 <RCC_PLL_GetFreqDomain_P+0xa0>)
 80094e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094e8:	607b      	str	r3, [r7, #4]
      break;
 80094ea:	e018      	b.n	800951e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80094ec:	4b19      	ldr	r3, [pc, #100]	@ (8009554 <RCC_PLL_GetFreqDomain_P+0xa4>)
 80094ee:	607b      	str	r3, [r7, #4]
      break;
 80094f0:	e015      	b.n	800951e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80094f2:	f7fe fdb5 	bl	8008060 <LL_RCC_HSE_IsEnabledDiv2>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d102      	bne.n	8009502 <RCC_PLL_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 80094fc:	4b15      	ldr	r3, [pc, #84]	@ (8009554 <RCC_PLL_GetFreqDomain_P+0xa4>)
 80094fe:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8009500:	e00d      	b.n	800951e <RCC_PLL_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 8009502:	4b15      	ldr	r3, [pc, #84]	@ (8009558 <RCC_PLL_GetFreqDomain_P+0xa8>)
 8009504:	607b      	str	r3, [r7, #4]
      break;
 8009506:	e00a      	b.n	800951e <RCC_PLL_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009508:	f7fe fe4b 	bl	80081a2 <LL_RCC_MSI_GetRange>
 800950c:	4603      	mov	r3, r0
 800950e:	091b      	lsrs	r3, r3, #4
 8009510:	f003 030f 	and.w	r3, r3, #15
 8009514:	4a0e      	ldr	r2, [pc, #56]	@ (8009550 <RCC_PLL_GetFreqDomain_P+0xa0>)
 8009516:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800951a:	607b      	str	r3, [r7, #4]
      break;
 800951c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800951e:	f7ff f88c 	bl	800863a <LL_RCC_PLL_GetN>
 8009522:	4602      	mov	r2, r0
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	fb03 f402 	mul.w	r4, r3, r2
 800952a:	f7ff f8ab 	bl	8008684 <LL_RCC_PLL_GetDivider>
 800952e:	4603      	mov	r3, r0
 8009530:	091b      	lsrs	r3, r3, #4
 8009532:	3301      	adds	r3, #1
 8009534:	fbb4 f4f3 	udiv	r4, r4, r3
 8009538:	f7ff f88c 	bl	8008654 <LL_RCC_PLL_GetP>
 800953c:	4603      	mov	r3, r0
 800953e:	0c5b      	lsrs	r3, r3, #17
 8009540:	3301      	adds	r3, #1
 8009542:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 8009546:	4618      	mov	r0, r3
 8009548:	370c      	adds	r7, #12
 800954a:	46bd      	mov	sp, r7
 800954c:	bd90      	pop	{r4, r7, pc}
 800954e:	bf00      	nop
 8009550:	08016370 	.word	0x08016370
 8009554:	00f42400 	.word	0x00f42400
 8009558:	01e84800 	.word	0x01e84800

0800955c <RCC_PLL_GetFreqDomain_Q>:
/**
  * @brief  Return PLL clock (PLLQCLK) frequency used for 48 MHz domain
  * @retval PLLQCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_Q(void)
{
 800955c:	b590      	push	{r4, r7, lr}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN
     48M Domain clock = PLL_VCO / PLLQ
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8009562:	f7ff f8fc 	bl	800875e <LL_RCC_PLL_GetMainSource>
 8009566:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	2b03      	cmp	r3, #3
 800956c:	d017      	beq.n	800959e <RCC_PLL_GetFreqDomain_Q+0x42>
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	2b03      	cmp	r3, #3
 8009572:	d81f      	bhi.n	80095b4 <RCC_PLL_GetFreqDomain_Q+0x58>
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	2b01      	cmp	r3, #1
 8009578:	d003      	beq.n	8009582 <RCC_PLL_GetFreqDomain_Q+0x26>
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	2b02      	cmp	r3, #2
 800957e:	d00b      	beq.n	8009598 <RCC_PLL_GetFreqDomain_Q+0x3c>
 8009580:	e018      	b.n	80095b4 <RCC_PLL_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009582:	f7fe fe0e 	bl	80081a2 <LL_RCC_MSI_GetRange>
 8009586:	4603      	mov	r3, r0
 8009588:	091b      	lsrs	r3, r3, #4
 800958a:	f003 030f 	and.w	r3, r3, #15
 800958e:	4a1b      	ldr	r2, [pc, #108]	@ (80095fc <RCC_PLL_GetFreqDomain_Q+0xa0>)
 8009590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009594:	607b      	str	r3, [r7, #4]
      break;
 8009596:	e018      	b.n	80095ca <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8009598:	4b19      	ldr	r3, [pc, #100]	@ (8009600 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 800959a:	607b      	str	r3, [r7, #4]
      break;
 800959c:	e015      	b.n	80095ca <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800959e:	f7fe fd5f 	bl	8008060 <LL_RCC_HSE_IsEnabledDiv2>
 80095a2:	4603      	mov	r3, r0
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d102      	bne.n	80095ae <RCC_PLL_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 80095a8:	4b15      	ldr	r3, [pc, #84]	@ (8009600 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 80095aa:	607b      	str	r3, [r7, #4]
      else
      {
        pllinputfreq = HSE_VALUE;
      }

      break;
 80095ac:	e00d      	b.n	80095ca <RCC_PLL_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 80095ae:	4b15      	ldr	r3, [pc, #84]	@ (8009604 <RCC_PLL_GetFreqDomain_Q+0xa8>)
 80095b0:	607b      	str	r3, [r7, #4]
      break;
 80095b2:	e00a      	b.n	80095ca <RCC_PLL_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80095b4:	f7fe fdf5 	bl	80081a2 <LL_RCC_MSI_GetRange>
 80095b8:	4603      	mov	r3, r0
 80095ba:	091b      	lsrs	r3, r3, #4
 80095bc:	f003 030f 	and.w	r3, r3, #15
 80095c0:	4a0e      	ldr	r2, [pc, #56]	@ (80095fc <RCC_PLL_GetFreqDomain_Q+0xa0>)
 80095c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095c6:	607b      	str	r3, [r7, #4]
      break;
 80095c8:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80095ca:	f7ff f836 	bl	800863a <LL_RCC_PLL_GetN>
 80095ce:	4602      	mov	r2, r0
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	fb03 f402 	mul.w	r4, r3, r2
 80095d6:	f7ff f855 	bl	8008684 <LL_RCC_PLL_GetDivider>
 80095da:	4603      	mov	r3, r0
 80095dc:	091b      	lsrs	r3, r3, #4
 80095de:	3301      	adds	r3, #1
 80095e0:	fbb4 f4f3 	udiv	r4, r4, r3
 80095e4:	f7ff f842 	bl	800866c <LL_RCC_PLL_GetQ>
 80095e8:	4603      	mov	r3, r0
 80095ea:	0e5b      	lsrs	r3, r3, #25
 80095ec:	3301      	adds	r3, #1
 80095ee:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	370c      	adds	r7, #12
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd90      	pop	{r4, r7, pc}
 80095fa:	bf00      	nop
 80095fc:	08016370 	.word	0x08016370
 8009600:	00f42400 	.word	0x00f42400
 8009604:	01e84800 	.word	0x01e84800

08009608 <RCC_PLLSAI1_GetFreqDomain_R>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain
  * @retval PLLSAI1RCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void)
{
 8009608:	b590      	push	{r4, r7, lr}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1R */
  pllsource = LL_RCC_PLL_GetMainSource();
 800960e:	f7ff f8a6 	bl	800875e <LL_RCC_PLL_GetMainSource>
 8009612:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	2b03      	cmp	r3, #3
 8009618:	d017      	beq.n	800964a <RCC_PLLSAI1_GetFreqDomain_R+0x42>
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	2b03      	cmp	r3, #3
 800961e:	d81f      	bhi.n	8009660 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	2b01      	cmp	r3, #1
 8009624:	d003      	beq.n	800962e <RCC_PLLSAI1_GetFreqDomain_R+0x26>
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	2b02      	cmp	r3, #2
 800962a:	d00b      	beq.n	8009644 <RCC_PLLSAI1_GetFreqDomain_R+0x3c>
 800962c:	e018      	b.n	8009660 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800962e:	f7fe fdb8 	bl	80081a2 <LL_RCC_MSI_GetRange>
 8009632:	4603      	mov	r3, r0
 8009634:	091b      	lsrs	r3, r3, #4
 8009636:	f003 030f 	and.w	r3, r3, #15
 800963a:	4a1b      	ldr	r2, [pc, #108]	@ (80096a8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 800963c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009640:	607b      	str	r3, [r7, #4]
      break;
 8009642:	e018      	b.n	8009676 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 8009644:	4b19      	ldr	r3, [pc, #100]	@ (80096ac <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 8009646:	607b      	str	r3, [r7, #4]
      break;
 8009648:	e015      	b.n	8009676 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800964a:	f7fe fd09 	bl	8008060 <LL_RCC_HSE_IsEnabledDiv2>
 800964e:	4603      	mov	r3, r0
 8009650:	2b01      	cmp	r3, #1
 8009652:	d102      	bne.n	800965a <RCC_PLLSAI1_GetFreqDomain_R+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8009654:	4b15      	ldr	r3, [pc, #84]	@ (80096ac <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 8009656:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8009658:	e00d      	b.n	8009676 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>
        pllinputfreq = HSE_VALUE;
 800965a:	4b15      	ldr	r3, [pc, #84]	@ (80096b0 <RCC_PLLSAI1_GetFreqDomain_R+0xa8>)
 800965c:	607b      	str	r3, [r7, #4]
      break;
 800965e:	e00a      	b.n	8009676 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009660:	f7fe fd9f 	bl	80081a2 <LL_RCC_MSI_GetRange>
 8009664:	4603      	mov	r3, r0
 8009666:	091b      	lsrs	r3, r3, #4
 8009668:	f003 030f 	and.w	r3, r3, #15
 800966c:	4a0e      	ldr	r2, [pc, #56]	@ (80096a8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 800966e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009672:	607b      	str	r3, [r7, #4]
      break;
 8009674:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8009676:	f7ff f841 	bl	80086fc <LL_RCC_PLLSAI1_GetN>
 800967a:	4602      	mov	r2, r0
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	fb03 f402 	mul.w	r4, r3, r2
 8009682:	f7fe ffff 	bl	8008684 <LL_RCC_PLL_GetDivider>
 8009686:	4603      	mov	r3, r0
 8009688:	091b      	lsrs	r3, r3, #4
 800968a:	3301      	adds	r3, #1
 800968c:	fbb4 f4f3 	udiv	r4, r4, r3
 8009690:	f7ff f859 	bl	8008746 <LL_RCC_PLLSAI1_GetR>
 8009694:	4603      	mov	r3, r0
 8009696:	0f5b      	lsrs	r3, r3, #29
 8009698:	3301      	adds	r3, #1
 800969a:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR());
}
 800969e:	4618      	mov	r0, r3
 80096a0:	370c      	adds	r7, #12
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd90      	pop	{r4, r7, pc}
 80096a6:	bf00      	nop
 80096a8:	08016370 	.word	0x08016370
 80096ac:	00f42400 	.word	0x00f42400
 80096b0:	01e84800 	.word	0x01e84800

080096b4 <RCC_PLLSAI1_GetFreqDomain_P>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain
  * @retval PLLSAI1PCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void)
{
 80096b4:	b590      	push	{r4, r7, lr}
 80096b6:	b083      	sub	sp, #12
 80096b8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* SAI Domain clock  = PLLSAI1_VCO / PLLSAI1P */
  pllsource = LL_RCC_PLL_GetMainSource();
 80096ba:	f7ff f850 	bl	800875e <LL_RCC_PLL_GetMainSource>
 80096be:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	2b03      	cmp	r3, #3
 80096c4:	d017      	beq.n	80096f6 <RCC_PLLSAI1_GetFreqDomain_P+0x42>
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	2b03      	cmp	r3, #3
 80096ca:	d81f      	bhi.n	800970c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d003      	beq.n	80096da <RCC_PLLSAI1_GetFreqDomain_P+0x26>
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	2b02      	cmp	r3, #2
 80096d6:	d00b      	beq.n	80096f0 <RCC_PLLSAI1_GetFreqDomain_P+0x3c>
 80096d8:	e018      	b.n	800970c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80096da:	f7fe fd62 	bl	80081a2 <LL_RCC_MSI_GetRange>
 80096de:	4603      	mov	r3, r0
 80096e0:	091b      	lsrs	r3, r3, #4
 80096e2:	f003 030f 	and.w	r3, r3, #15
 80096e6:	4a1b      	ldr	r2, [pc, #108]	@ (8009754 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 80096e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80096ec:	607b      	str	r3, [r7, #4]
      break;
 80096ee:	e018      	b.n	8009722 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 80096f0:	4b19      	ldr	r3, [pc, #100]	@ (8009758 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 80096f2:	607b      	str	r3, [r7, #4]
      break;
 80096f4:	e015      	b.n	8009722 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80096f6:	f7fe fcb3 	bl	8008060 <LL_RCC_HSE_IsEnabledDiv2>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d102      	bne.n	8009706 <RCC_PLLSAI1_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8009700:	4b15      	ldr	r3, [pc, #84]	@ (8009758 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 8009702:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8009704:	e00d      	b.n	8009722 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 8009706:	4b15      	ldr	r3, [pc, #84]	@ (800975c <RCC_PLLSAI1_GetFreqDomain_P+0xa8>)
 8009708:	607b      	str	r3, [r7, #4]
      break;
 800970a:	e00a      	b.n	8009722 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800970c:	f7fe fd49 	bl	80081a2 <LL_RCC_MSI_GetRange>
 8009710:	4603      	mov	r3, r0
 8009712:	091b      	lsrs	r3, r3, #4
 8009714:	f003 030f 	and.w	r3, r3, #15
 8009718:	4a0e      	ldr	r2, [pc, #56]	@ (8009754 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 800971a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800971e:	607b      	str	r3, [r7, #4]
      break;
 8009720:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8009722:	f7fe ffeb 	bl	80086fc <LL_RCC_PLLSAI1_GetN>
 8009726:	4602      	mov	r2, r0
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	fb03 f402 	mul.w	r4, r3, r2
 800972e:	f7fe ffa9 	bl	8008684 <LL_RCC_PLL_GetDivider>
 8009732:	4603      	mov	r3, r0
 8009734:	091b      	lsrs	r3, r3, #4
 8009736:	3301      	adds	r3, #1
 8009738:	fbb4 f4f3 	udiv	r4, r4, r3
 800973c:	f7fe ffeb 	bl	8008716 <LL_RCC_PLLSAI1_GetP>
 8009740:	4603      	mov	r3, r0
 8009742:	0c5b      	lsrs	r3, r3, #17
 8009744:	3301      	adds	r3, #1
 8009746:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP());
}
 800974a:	4618      	mov	r0, r3
 800974c:	370c      	adds	r7, #12
 800974e:	46bd      	mov	sp, r7
 8009750:	bd90      	pop	{r4, r7, pc}
 8009752:	bf00      	nop
 8009754:	08016370 	.word	0x08016370
 8009758:	00f42400 	.word	0x00f42400
 800975c:	01e84800 	.word	0x01e84800

08009760 <RCC_PLLSAI1_GetFreqDomain_Q>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain
  * @retval PLLSAI1QCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void)
{
 8009760:	b590      	push	{r4, r7, lr}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1Q */
  pllsource = LL_RCC_PLL_GetMainSource();
 8009766:	f7fe fffa 	bl	800875e <LL_RCC_PLL_GetMainSource>
 800976a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	2b03      	cmp	r3, #3
 8009770:	d017      	beq.n	80097a2 <RCC_PLLSAI1_GetFreqDomain_Q+0x42>
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	2b03      	cmp	r3, #3
 8009776:	d81f      	bhi.n	80097b8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	2b01      	cmp	r3, #1
 800977c:	d003      	beq.n	8009786 <RCC_PLLSAI1_GetFreqDomain_Q+0x26>
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	2b02      	cmp	r3, #2
 8009782:	d00b      	beq.n	800979c <RCC_PLLSAI1_GetFreqDomain_Q+0x3c>
 8009784:	e018      	b.n	80097b8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8009786:	f7fe fd0c 	bl	80081a2 <LL_RCC_MSI_GetRange>
 800978a:	4603      	mov	r3, r0
 800978c:	091b      	lsrs	r3, r3, #4
 800978e:	f003 030f 	and.w	r3, r3, #15
 8009792:	4a1b      	ldr	r2, [pc, #108]	@ (8009800 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 8009794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009798:	607b      	str	r3, [r7, #4]
      break;
 800979a:	e018      	b.n	80097ce <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 800979c:	4b19      	ldr	r3, [pc, #100]	@ (8009804 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 800979e:	607b      	str	r3, [r7, #4]
      break;
 80097a0:	e015      	b.n	80097ce <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80097a2:	f7fe fc5d 	bl	8008060 <LL_RCC_HSE_IsEnabledDiv2>
 80097a6:	4603      	mov	r3, r0
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d102      	bne.n	80097b2 <RCC_PLLSAI1_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 80097ac:	4b15      	ldr	r3, [pc, #84]	@ (8009804 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 80097ae:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 80097b0:	e00d      	b.n	80097ce <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 80097b2:	4b15      	ldr	r3, [pc, #84]	@ (8009808 <RCC_PLLSAI1_GetFreqDomain_Q+0xa8>)
 80097b4:	607b      	str	r3, [r7, #4]
      break;
 80097b6:	e00a      	b.n	80097ce <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80097b8:	f7fe fcf3 	bl	80081a2 <LL_RCC_MSI_GetRange>
 80097bc:	4603      	mov	r3, r0
 80097be:	091b      	lsrs	r3, r3, #4
 80097c0:	f003 030f 	and.w	r3, r3, #15
 80097c4:	4a0e      	ldr	r2, [pc, #56]	@ (8009800 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 80097c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097ca:	607b      	str	r3, [r7, #4]
      break;
 80097cc:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80097ce:	f7fe ff95 	bl	80086fc <LL_RCC_PLLSAI1_GetN>
 80097d2:	4602      	mov	r2, r0
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	fb03 f402 	mul.w	r4, r3, r2
 80097da:	f7fe ff53 	bl	8008684 <LL_RCC_PLL_GetDivider>
 80097de:	4603      	mov	r3, r0
 80097e0:	091b      	lsrs	r3, r3, #4
 80097e2:	3301      	adds	r3, #1
 80097e4:	fbb4 f4f3 	udiv	r4, r4, r3
 80097e8:	f7fe ffa1 	bl	800872e <LL_RCC_PLLSAI1_GetQ>
 80097ec:	4603      	mov	r3, r0
 80097ee:	0e5b      	lsrs	r3, r3, #25
 80097f0:	3301      	adds	r3, #1
 80097f2:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ());
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd90      	pop	{r4, r7, pc}
 80097fe:	bf00      	nop
 8009800:	08016370 	.word	0x08016370
 8009804:	00f42400 	.word	0x00f42400
 8009808:	01e84800 	.word	0x01e84800

0800980c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d101      	bne.n	800981e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800981a:	2301      	movs	r3, #1
 800981c:	e07a      	b.n	8009914 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009824:	b2db      	uxtb	r3, r3
 8009826:	2b00      	cmp	r3, #0
 8009828:	d106      	bne.n	8009838 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7f9 f80e 	bl	8002854 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2202      	movs	r2, #2
 800983c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68db      	ldr	r3, [r3, #12]
 8009846:	f003 0310 	and.w	r3, r3, #16
 800984a:	2b10      	cmp	r3, #16
 800984c:	d058      	beq.n	8009900 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	22ca      	movs	r2, #202	@ 0xca
 8009854:	625a      	str	r2, [r3, #36]	@ 0x24
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2253      	movs	r2, #83	@ 0x53
 800985c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 f9aa 	bl	8009bb8 <RTC_EnterInitMode>
 8009864:	4603      	mov	r3, r0
 8009866:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009868:	7bfb      	ldrb	r3, [r7, #15]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d12c      	bne.n	80098c8 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	689b      	ldr	r3, [r3, #8]
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	6812      	ldr	r2, [r2, #0]
 8009878:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800987c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009880:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	6899      	ldr	r1, [r3, #8]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	685a      	ldr	r2, [r3, #4]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	691b      	ldr	r3, [r3, #16]
 8009890:	431a      	orrs	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	699b      	ldr	r3, [r3, #24]
 8009896:	431a      	orrs	r2, r3
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	430a      	orrs	r2, r1
 800989e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	68d2      	ldr	r2, [r2, #12]
 80098a8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	6919      	ldr	r1, [r3, #16]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	041a      	lsls	r2, r3, #16
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	430a      	orrs	r2, r1
 80098bc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 f9b2 	bl	8009c28 <RTC_ExitInitMode>
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d113      	bne.n	80098f6 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f022 0203 	bic.w	r2, r2, #3
 80098dc:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	69da      	ldr	r2, [r3, #28]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	695b      	ldr	r3, [r3, #20]
 80098ec:	431a      	orrs	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	430a      	orrs	r2, r1
 80098f4:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	22ff      	movs	r2, #255	@ 0xff
 80098fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80098fe:	e001      	b.n	8009904 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8009900:	2300      	movs	r3, #0
 8009902:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8009904:	7bfb      	ldrb	r3, [r7, #15]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d103      	bne.n	8009912 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2201      	movs	r2, #1
 800990e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8009912:	7bfb      	ldrb	r3, [r7, #15]
}
 8009914:	4618      	mov	r0, r3
 8009916:	3710      	adds	r7, #16
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800991c:	b590      	push	{r4, r7, lr}
 800991e:	b087      	sub	sp, #28
 8009920:	af00      	add	r7, sp, #0
 8009922:	60f8      	str	r0, [r7, #12]
 8009924:	60b9      	str	r1, [r7, #8]
 8009926:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009928:	2300      	movs	r3, #0
 800992a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009932:	2b01      	cmp	r3, #1
 8009934:	d101      	bne.n	800993a <HAL_RTC_SetTime+0x1e>
 8009936:	2302      	movs	r3, #2
 8009938:	e08b      	b.n	8009a52 <HAL_RTC_SetTime+0x136>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2201      	movs	r2, #1
 800993e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2202      	movs	r2, #2
 8009946:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d126      	bne.n	800999e <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	d102      	bne.n	8009964 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	2200      	movs	r2, #0
 8009962:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	4618      	mov	r0, r3
 800996a:	f000 f983 	bl	8009c74 <RTC_ByteToBcd2>
 800996e:	4603      	mov	r3, r0
 8009970:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	785b      	ldrb	r3, [r3, #1]
 8009976:	4618      	mov	r0, r3
 8009978:	f000 f97c 	bl	8009c74 <RTC_ByteToBcd2>
 800997c:	4603      	mov	r3, r0
 800997e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009980:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	789b      	ldrb	r3, [r3, #2]
 8009986:	4618      	mov	r0, r3
 8009988:	f000 f974 	bl	8009c74 <RTC_ByteToBcd2>
 800998c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800998e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	78db      	ldrb	r3, [r3, #3]
 8009996:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009998:	4313      	orrs	r3, r2
 800999a:	617b      	str	r3, [r7, #20]
 800999c:	e018      	b.n	80099d0 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d102      	bne.n	80099b2 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2200      	movs	r2, #0
 80099b0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	781b      	ldrb	r3, [r3, #0]
 80099b6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	785b      	ldrb	r3, [r3, #1]
 80099bc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80099be:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80099c4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	78db      	ldrb	r3, [r3, #3]
 80099ca:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80099cc:	4313      	orrs	r3, r2
 80099ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	22ca      	movs	r2, #202	@ 0xca
 80099d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	2253      	movs	r2, #83	@ 0x53
 80099de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80099e0:	68f8      	ldr	r0, [r7, #12]
 80099e2:	f000 f8e9 	bl	8009bb8 <RTC_EnterInitMode>
 80099e6:	4603      	mov	r3, r0
 80099e8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80099ea:	7cfb      	ldrb	r3, [r7, #19]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d120      	bne.n	8009a32 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80099fa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80099fe:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	689a      	ldr	r2, [r3, #8]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009a0e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	6899      	ldr	r1, [r3, #8]
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	68da      	ldr	r2, [r3, #12]
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	691b      	ldr	r3, [r3, #16]
 8009a1e:	431a      	orrs	r2, r3
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	430a      	orrs	r2, r1
 8009a26:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009a28:	68f8      	ldr	r0, [r7, #12]
 8009a2a:	f000 f8fd 	bl	8009c28 <RTC_ExitInitMode>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8009a32:	7cfb      	ldrb	r3, [r7, #19]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d103      	bne.n	8009a40 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	22ff      	movs	r2, #255	@ 0xff
 8009a46:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009a50:	7cfb      	ldrb	r3, [r7, #19]
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	371c      	adds	r7, #28
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd90      	pop	{r4, r7, pc}

08009a5a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009a5a:	b590      	push	{r4, r7, lr}
 8009a5c:	b087      	sub	sp, #28
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	60f8      	str	r0, [r7, #12]
 8009a62:	60b9      	str	r1, [r7, #8]
 8009a64:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8009a66:	2300      	movs	r3, #0
 8009a68:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d101      	bne.n	8009a78 <HAL_RTC_SetDate+0x1e>
 8009a74:	2302      	movs	r3, #2
 8009a76:	e075      	b.n	8009b64 <HAL_RTC_SetDate+0x10a>
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2202      	movs	r2, #2
 8009a84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d10e      	bne.n	8009aac <HAL_RTC_SetDate+0x52>
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	785b      	ldrb	r3, [r3, #1]
 8009a92:	f003 0310 	and.w	r3, r3, #16
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d008      	beq.n	8009aac <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	785b      	ldrb	r3, [r3, #1]
 8009a9e:	f023 0310 	bic.w	r3, r3, #16
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	330a      	adds	r3, #10
 8009aa6:	b2da      	uxtb	r2, r3
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d11c      	bne.n	8009aec <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	78db      	ldrb	r3, [r3, #3]
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f000 f8dc 	bl	8009c74 <RTC_ByteToBcd2>
 8009abc:	4603      	mov	r3, r0
 8009abe:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	785b      	ldrb	r3, [r3, #1]
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f000 f8d5 	bl	8009c74 <RTC_ByteToBcd2>
 8009aca:	4603      	mov	r3, r0
 8009acc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009ace:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	789b      	ldrb	r3, [r3, #2]
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f000 f8cd 	bl	8009c74 <RTC_ByteToBcd2>
 8009ada:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009adc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	617b      	str	r3, [r7, #20]
 8009aea:	e00e      	b.n	8009b0a <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	78db      	ldrb	r3, [r3, #3]
 8009af0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	785b      	ldrb	r3, [r3, #1]
 8009af6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009af8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009afe:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009b06:	4313      	orrs	r3, r2
 8009b08:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	22ca      	movs	r2, #202	@ 0xca
 8009b10:	625a      	str	r2, [r3, #36]	@ 0x24
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2253      	movs	r2, #83	@ 0x53
 8009b18:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009b1a:	68f8      	ldr	r0, [r7, #12]
 8009b1c:	f000 f84c 	bl	8009bb8 <RTC_EnterInitMode>
 8009b20:	4603      	mov	r3, r0
 8009b22:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8009b24:	7cfb      	ldrb	r3, [r7, #19]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10c      	bne.n	8009b44 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009b34:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009b38:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f000 f874 	bl	8009c28 <RTC_ExitInitMode>
 8009b40:	4603      	mov	r3, r0
 8009b42:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8009b44:	7cfb      	ldrb	r3, [r7, #19]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d103      	bne.n	8009b52 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	22ff      	movs	r2, #255	@ 0xff
 8009b58:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009b62:	7cfb      	ldrb	r3, [r7, #19]
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	371c      	adds	r7, #28
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd90      	pop	{r4, r7, pc}

08009b6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b084      	sub	sp, #16
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009b74:	2300      	movs	r3, #0
 8009b76:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8009bb4 <HAL_RTC_WaitForSynchro+0x48>)
 8009b7e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009b80:	f7f9 f9da 	bl	8002f38 <HAL_GetTick>
 8009b84:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009b86:	e009      	b.n	8009b9c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009b88:	f7f9 f9d6 	bl	8002f38 <HAL_GetTick>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009b96:	d901      	bls.n	8009b9c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8009b98:	2303      	movs	r3, #3
 8009b9a:	e007      	b.n	8009bac <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	f003 0320 	and.w	r3, r3, #32
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d0ee      	beq.n	8009b88 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8009baa:	2300      	movs	r3, #0
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3710      	adds	r7, #16
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}
 8009bb4:	0001ff5f 	.word	0x0001ff5f

08009bb8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b084      	sub	sp, #16
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d123      	bne.n	8009c1e <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	68da      	ldr	r2, [r3, #12]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009be4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009be6:	f7f9 f9a7 	bl	8002f38 <HAL_GetTick>
 8009bea:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009bec:	e00d      	b.n	8009c0a <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009bee:	f7f9 f9a3 	bl	8002f38 <HAL_GetTick>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	1ad3      	subs	r3, r2, r3
 8009bf8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009bfc:	d905      	bls.n	8009c0a <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2204      	movs	r2, #4
 8009c02:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8009c06:	2301      	movs	r3, #1
 8009c08:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d102      	bne.n	8009c1e <RTC_EnterInitMode+0x66>
 8009c18:	7bfb      	ldrb	r3, [r7, #15]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d1e7      	bne.n	8009bee <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8009c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3710      	adds	r7, #16
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b084      	sub	sp, #16
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c30:	2300      	movs	r3, #0
 8009c32:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	68da      	ldr	r2, [r3, #12]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c42:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	f003 0320 	and.w	r3, r3, #32
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d10b      	bne.n	8009c6a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f7ff ff8a 	bl	8009b6c <HAL_RTC_WaitForSynchro>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d005      	beq.n	8009c6a <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2204      	movs	r2, #4
 8009c62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8009c66:	2301      	movs	r3, #1
 8009c68:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3710      	adds	r7, #16
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b085      	sub	sp, #20
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8009c82:	e005      	b.n	8009c90 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	3301      	adds	r3, #1
 8009c88:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8009c8a:	79fb      	ldrb	r3, [r7, #7]
 8009c8c:	3b0a      	subs	r3, #10
 8009c8e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8009c90:	79fb      	ldrb	r3, [r7, #7]
 8009c92:	2b09      	cmp	r3, #9
 8009c94:	d8f6      	bhi.n	8009c84 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	011b      	lsls	r3, r3, #4
 8009c9c:	b2da      	uxtb	r2, r3
 8009c9e:	79fb      	ldrb	r3, [r7, #7]
 8009ca0:	4313      	orrs	r3, r2
 8009ca2:	b2db      	uxtb	r3, r3
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3714      	adds	r7, #20
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr

08009cb0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b087      	sub	sp, #28
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	60f8      	str	r0, [r7, #12]
 8009cb8:	60b9      	str	r1, [r7, #8]
 8009cba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8009cbc:	4b5f      	ldr	r3, [pc, #380]	@ (8009e3c <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a5f      	ldr	r2, [pc, #380]	@ (8009e40 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8009cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc6:	0adb      	lsrs	r3, r3, #11
 8009cc8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009ccc:	fb02 f303 	mul.w	r3, r2, r3
 8009cd0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d101      	bne.n	8009ce0 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8009cdc:	2302      	movs	r3, #2
 8009cde:	e0a7      	b.n	8009e30 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2202      	movs	r2, #2
 8009cec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	22ca      	movs	r2, #202	@ 0xca
 8009cf6:	625a      	str	r2, [r3, #36]	@ 0x24
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2253      	movs	r2, #83	@ 0x53
 8009cfe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d01a      	beq.n	8009d44 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	3b01      	subs	r3, #1
 8009d12:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d10d      	bne.n	8009d36 <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	22ff      	movs	r2, #255	@ 0xff
 8009d20:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2203      	movs	r2, #3
 8009d26:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8009d32:	2303      	movs	r3, #3
 8009d34:	e07c      	b.n	8009e30 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	f003 0304 	and.w	r3, r3, #4
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d1e4      	bne.n	8009d0e <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	689a      	ldr	r2, [r3, #8]
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009d52:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	68db      	ldr	r3, [r3, #12]
 8009d5a:	b2da      	uxtb	r2, r3
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8009d64:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8009d66:	4b35      	ldr	r3, [pc, #212]	@ (8009e3c <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a35      	ldr	r2, [pc, #212]	@ (8009e40 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8009d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009d70:	0adb      	lsrs	r3, r3, #11
 8009d72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009d76:	fb02 f303 	mul.w	r3, r2, r3
 8009d7a:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10d      	bne.n	8009da4 <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	22ff      	movs	r2, #255	@ 0xff
 8009d8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	2203      	movs	r2, #3
 8009d94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e045      	b.n	8009e30 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	f003 0304 	and.w	r3, r3, #4
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d0e4      	beq.n	8009d7c <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	689a      	ldr	r2, [r3, #8]
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f022 0207 	bic.w	r2, r2, #7
 8009dc0:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	6899      	ldr	r1, [r3, #8]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	430a      	orrs	r2, r1
 8009dd0:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	68ba      	ldr	r2, [r7, #8]
 8009dd8:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8009dda:	4b1a      	ldr	r3, [pc, #104]	@ (8009e44 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009ddc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009de0:	4a18      	ldr	r2, [pc, #96]	@ (8009e44 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009de2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009de6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8009dea:	4b16      	ldr	r3, [pc, #88]	@ (8009e44 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a15      	ldr	r2, [pc, #84]	@ (8009e44 <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009df0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009df4:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	689a      	ldr	r2, [r3, #8]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e04:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	689a      	ldr	r2, [r3, #8]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009e14:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	22ff      	movs	r2, #255	@ 0xff
 8009e1c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2201      	movs	r2, #1
 8009e22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009e2e:	2300      	movs	r3, #0
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	371c      	adds	r7, #28
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr
 8009e3c:	20000008 	.word	0x20000008
 8009e40:	10624dd3 	.word	0x10624dd3
 8009e44:	58000800 	.word	0x58000800

08009e48 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b088      	sub	sp, #32
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d101      	bne.n	8009e5a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8009e56:	2301      	movs	r3, #1
 8009e58:	e17c      	b.n	800a154 <HAL_SAI_Init+0x30c>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d10e      	bne.n	8009e82 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a5c      	ldr	r2, [pc, #368]	@ (8009fdc <HAL_SAI_Init+0x194>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d107      	bne.n	8009e7e <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d103      	bne.n	8009e7e <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d001      	beq.n	8009e82 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e168      	b.n	800a154 <HAL_SAI_Init+0x30c>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d106      	bne.n	8009e9c <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2200      	movs	r2, #0
 8009e92:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f7f8 fd8e 	bl	80029b8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 f965 	bl	800a16c <SAI_Disable>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d001      	beq.n	8009eac <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e153      	b.n	800a154 <HAL_SAI_Init+0x30c>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2202      	movs	r2, #2
 8009eb0:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.Synchro)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d002      	beq.n	8009ec2 <HAL_SAI_Init+0x7a>
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d003      	beq.n	8009ec8 <HAL_SAI_Init+0x80>
 8009ec0:	e006      	b.n	8009ed0 <HAL_SAI_Init+0x88>
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	61bb      	str	r3, [r7, #24]
      break;
 8009ec6:	e006      	b.n	8009ed6 <HAL_SAI_Init+0x8e>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009ec8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ecc:	61bb      	str	r3, [r7, #24]
      break;
 8009ece:	e002      	b.n	8009ed6 <HAL_SAI_Init+0x8e>
    default :
      syncen_bits = 0;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	61bb      	str	r3, [r7, #24]
      break;
 8009ed4:	bf00      	nop
  }

  SAI1->GCR = 0;
 8009ed6:	4b42      	ldr	r3, [pc, #264]	@ (8009fe0 <HAL_SAI_Init+0x198>)
 8009ed8:	2200      	movs	r2, #0
 8009eda:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6a1b      	ldr	r3, [r3, #32]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d062      	beq.n	8009faa <HAL_SAI_Init+0x162>
  {
    uint32_t freq;
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8009ee4:	2040      	movs	r0, #64	@ 0x40
 8009ee6:	f7fe fdbd 	bl	8008a64 <HAL_RCCEx_GetPeriphCLKFreq>
 8009eea:	60f8      	str	r0, [r7, #12]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	699b      	ldr	r3, [r3, #24]
 8009ef0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009ef4:	d120      	bne.n	8009f38 <HAL_SAI_Init+0xf0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009efa:	2b04      	cmp	r3, #4
 8009efc:	d102      	bne.n	8009f04 <HAL_SAI_Init+0xbc>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8009efe:	2340      	movs	r3, #64	@ 0x40
 8009f00:	613b      	str	r3, [r7, #16]
 8009f02:	e00a      	b.n	8009f1a <HAL_SAI_Init+0xd2>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f08:	2b08      	cmp	r3, #8
 8009f0a:	d103      	bne.n	8009f14 <HAL_SAI_Init+0xcc>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8009f0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009f10:	613b      	str	r3, [r7, #16]
 8009f12:	e002      	b.n	8009f1a <HAL_SAI_Init+0xd2>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f18:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8009f1a:	68fa      	ldr	r2, [r7, #12]
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	4413      	add	r3, r2
 8009f22:	005b      	lsls	r3, r3, #1
 8009f24:	4619      	mov	r1, r3
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6a1b      	ldr	r3, [r3, #32]
 8009f2a:	693a      	ldr	r2, [r7, #16]
 8009f2c:	fb02 f303 	mul.w	r3, r2, r3
 8009f30:	fbb1 f3f3 	udiv	r3, r1, r3
 8009f34:	617b      	str	r3, [r7, #20]
 8009f36:	e017      	b.n	8009f68 <HAL_SAI_Init+0x120>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009f40:	d101      	bne.n	8009f46 <HAL_SAI_Init+0xfe>
 8009f42:	2302      	movs	r3, #2
 8009f44:	e000      	b.n	8009f48 <HAL_SAI_Init+0x100>
 8009f46:	2301      	movs	r3, #1
 8009f48:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8009f4a:	68fa      	ldr	r2, [r7, #12]
 8009f4c:	4613      	mov	r3, r2
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	4413      	add	r3, r2
 8009f52:	005b      	lsls	r3, r3, #1
 8009f54:	4619      	mov	r1, r3
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6a1b      	ldr	r3, [r3, #32]
 8009f5a:	68ba      	ldr	r2, [r7, #8]
 8009f5c:	fb02 f303 	mul.w	r3, r2, r3
 8009f60:	021b      	lsls	r3, r3, #8
 8009f62:	fbb1 f3f3 	udiv	r3, r1, r3
 8009f66:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8009fe4 <HAL_SAI_Init+0x19c>)
 8009f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009f70:	08da      	lsrs	r2, r3, #3
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8009f76:	6979      	ldr	r1, [r7, #20]
 8009f78:	4b1a      	ldr	r3, [pc, #104]	@ (8009fe4 <HAL_SAI_Init+0x19c>)
 8009f7a:	fba3 2301 	umull	r2, r3, r3, r1
 8009f7e:	08da      	lsrs	r2, r3, #3
 8009f80:	4613      	mov	r3, r2
 8009f82:	009b      	lsls	r3, r3, #2
 8009f84:	4413      	add	r3, r2
 8009f86:	005b      	lsls	r3, r3, #1
 8009f88:	1aca      	subs	r2, r1, r3
 8009f8a:	2a08      	cmp	r2, #8
 8009f8c:	d904      	bls.n	8009f98 <HAL_SAI_Init+0x150>
    {
      hsai->Init.Mckdiv += 1U;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f92:	1c5a      	adds	r2, r3, #1
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f9c:	2b04      	cmp	r3, #4
 8009f9e:	d104      	bne.n	8009faa <HAL_SAI_Init+0x162>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fa4:	085a      	lsrs	r2, r3, #1
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d003      	beq.n	8009fba <HAL_SAI_Init+0x172>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	d109      	bne.n	8009fce <HAL_SAI_Init+0x186>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d101      	bne.n	8009fc6 <HAL_SAI_Init+0x17e>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	e001      	b.n	8009fca <HAL_SAI_Init+0x182>
 8009fc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009fca:	61fb      	str	r3, [r7, #28]
 8009fcc:	e00e      	b.n	8009fec <HAL_SAI_Init+0x1a4>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d108      	bne.n	8009fe8 <HAL_SAI_Init+0x1a0>
 8009fd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009fda:	e006      	b.n	8009fea <HAL_SAI_Init+0x1a2>
 8009fdc:	40015404 	.word	0x40015404
 8009fe0:	40015400 	.word	0x40015400
 8009fe4:	cccccccd 	.word	0xcccccccd
 8009fe8:	2300      	movs	r3, #0
 8009fea:	61fb      	str	r3, [r7, #28]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	6819      	ldr	r1, [r3, #0]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681a      	ldr	r2, [r3, #0]
 8009ff6:	4b59      	ldr	r3, [pc, #356]	@ (800a15c <HAL_SAI_Init+0x314>)
 8009ff8:	400b      	ands	r3, r1
 8009ffa:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	6819      	ldr	r1, [r3, #0]
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	685a      	ldr	r2, [r3, #4]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a00a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a010:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a016:	431a      	orrs	r2, r3
 800a018:	69fb      	ldr	r3, [r7, #28]
 800a01a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800a01c:	69bb      	ldr	r3, [r7, #24]
 800a01e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 800a024:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	695b      	ldr	r3, [r3, #20]
 800a02a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800a030:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a036:	051b      	lsls	r3, r3, #20
 800a038:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800a03e:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	691b      	ldr	r3, [r3, #16]
 800a044:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	430a      	orrs	r2, r1
 800a04c:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	6812      	ldr	r2, [r2, #0]
 800a058:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800a05c:	f023 030f 	bic.w	r3, r3, #15
 800a060:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	6859      	ldr	r1, [r3, #4]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	69da      	ldr	r2, [r3, #28]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a070:	431a      	orrs	r2, r3
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a076:	431a      	orrs	r2, r3
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	430a      	orrs	r2, r1
 800a07e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	6899      	ldr	r1, [r3, #8]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	4b35      	ldr	r3, [pc, #212]	@ (800a160 <HAL_SAI_Init+0x318>)
 800a08c:	400b      	ands	r3, r1
 800a08e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	6899      	ldr	r1, [r3, #8]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a09a:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800a0a0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800a0a6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800a0ac:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0b2:	3b01      	subs	r3, #1
 800a0b4:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800a0b6:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	430a      	orrs	r2, r1
 800a0be:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	68d9      	ldr	r1, [r3, #12]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681a      	ldr	r2, [r3, #0]
 800a0ca:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800a0ce:	400b      	ands	r3, r1
 800a0d0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	68d9      	ldr	r1, [r3, #12]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0e0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0e6:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800a0e8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	021b      	lsls	r3, r3, #8
 800a0f2:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	430a      	orrs	r2, r1
 800a0fa:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a18      	ldr	r2, [pc, #96]	@ (800a164 <HAL_SAI_Init+0x31c>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d119      	bne.n	800a13a <HAL_SAI_Init+0x2f2>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800a106:	4b18      	ldr	r3, [pc, #96]	@ (800a168 <HAL_SAI_Init+0x320>)
 800a108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a10a:	4a17      	ldr	r2, [pc, #92]	@ (800a168 <HAL_SAI_Init+0x320>)
 800a10c:	f023 0301 	bic.w	r3, r3, #1
 800a110:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d10e      	bne.n	800a13a <HAL_SAI_Init+0x2f2>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a124:	3b01      	subs	r3, #1
 800a126:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800a128:	490f      	ldr	r1, [pc, #60]	@ (800a168 <HAL_SAI_Init+0x320>)
 800a12a:	4313      	orrs	r3, r2
 800a12c:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800a12e:	4b0e      	ldr	r3, [pc, #56]	@ (800a168 <HAL_SAI_Init+0x320>)
 800a130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a132:	4a0d      	ldr	r2, [pc, #52]	@ (800a168 <HAL_SAI_Init+0x320>)
 800a134:	f043 0301 	orr.w	r3, r3, #1
 800a138:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2200      	movs	r2, #0
 800a13e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2201      	movs	r2, #1
 800a146:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2200      	movs	r2, #0
 800a14e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800a152:	2300      	movs	r3, #0
}
 800a154:	4618      	mov	r0, r3
 800a156:	3720      	adds	r7, #32
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	f005c010 	.word	0xf005c010
 800a160:	fff88000 	.word	0xfff88000
 800a164:	40015404 	.word	0x40015404
 800a168:	40015400 	.word	0x40015400

0800a16c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b085      	sub	sp, #20
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800a174:	4b18      	ldr	r3, [pc, #96]	@ (800a1d8 <SAI_Disable+0x6c>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4a18      	ldr	r2, [pc, #96]	@ (800a1dc <SAI_Disable+0x70>)
 800a17a:	fba2 2303 	umull	r2, r3, r2, r3
 800a17e:	0b1b      	lsrs	r3, r3, #12
 800a180:	009b      	lsls	r3, r3, #2
 800a182:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a184:	2300      	movs	r3, #0
 800a186:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681a      	ldr	r2, [r3, #0]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a196:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d10a      	bne.n	800a1b4 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1a4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800a1ae:	2303      	movs	r3, #3
 800a1b0:	72fb      	strb	r3, [r7, #11]
      break;
 800a1b2:	e009      	b.n	800a1c8 <SAI_Disable+0x5c>
    }
    count--;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d1e7      	bne.n	800a198 <SAI_Disable+0x2c>

  return status;
 800a1c8:	7afb      	ldrb	r3, [r7, #11]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3714      	adds	r7, #20
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	20000008 	.word	0x20000008
 800a1dc:	95cbec1b 	.word	0x95cbec1b

0800a1e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b085      	sub	sp, #20
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a1f0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a1f4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	b29a      	uxth	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a200:	2300      	movs	r3, #0
}
 800a202:	4618      	mov	r0, r3
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr

0800a20e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a20e:	b480      	push	{r7}
 800a210:	b085      	sub	sp, #20
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a216:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a21a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a222:	b29a      	uxth	r2, r3
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	b29b      	uxth	r3, r3
 800a228:	43db      	mvns	r3, r3
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	4013      	ands	r3, r2
 800a22e:	b29a      	uxth	r2, r3
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a236:	2300      	movs	r3, #0
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3714      	adds	r7, #20
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a244:	b480      	push	{r7}
 800a246:	b085      	sub	sp, #20
 800a248:	af00      	add	r7, sp, #0
 800a24a:	60f8      	str	r0, [r7, #12]
 800a24c:	1d3b      	adds	r3, r7, #4
 800a24e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2201      	movs	r2, #1
 800a256:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	2200      	movs	r2, #0
 800a266:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a272:	2300      	movs	r3, #0
}
 800a274:	4618      	mov	r0, r3
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	370c      	adds	r7, #12
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr

0800a298 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800a298:	b480      	push	{r7}
 800a29a:	b083      	sub	sp, #12
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a2a0:	2300      	movs	r3, #0
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	370c      	adds	r7, #12
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
	...

0800a2b0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b0a7      	sub	sp, #156	@ 0x9c
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	4413      	add	r3, r2
 800a2ca:	881b      	ldrh	r3, [r3, #0]
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800a2d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2d6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	78db      	ldrb	r3, [r3, #3]
 800a2de:	2b03      	cmp	r3, #3
 800a2e0:	d81f      	bhi.n	800a322 <USB_ActivateEndpoint+0x72>
 800a2e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a2e8 <USB_ActivateEndpoint+0x38>)
 800a2e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e8:	0800a2f9 	.word	0x0800a2f9
 800a2ec:	0800a315 	.word	0x0800a315
 800a2f0:	0800a32b 	.word	0x0800a32b
 800a2f4:	0800a307 	.word	0x0800a307
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a2f8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a2fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a300:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a304:	e012      	b.n	800a32c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a306:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a30a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a30e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a312:	e00b      	b.n	800a32c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a314:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a318:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a31c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a320:	e004      	b.n	800a32c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800a328:	e000      	b.n	800a32c <USB_ActivateEndpoint+0x7c>
      break;
 800a32a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a32c:	687a      	ldr	r2, [r7, #4]
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	781b      	ldrb	r3, [r3, #0]
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	441a      	add	r2, r3
 800a336:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a33a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a33e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a342:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	781b      	ldrb	r3, [r3, #0]
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	4413      	add	r3, r2
 800a358:	881b      	ldrh	r3, [r3, #0]
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	b21b      	sxth	r3, r3
 800a35e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a366:	b21a      	sxth	r2, r3
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	b21b      	sxth	r3, r3
 800a36e:	4313      	orrs	r3, r2
 800a370:	b21b      	sxth	r3, r3
 800a372:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800a376:	687a      	ldr	r2, [r7, #4]
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	009b      	lsls	r3, r3, #2
 800a37e:	441a      	add	r2, r3
 800a380:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a384:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a388:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a38c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a394:	b29b      	uxth	r3, r3
 800a396:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	7b1b      	ldrb	r3, [r3, #12]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	f040 8180 	bne.w	800a6a2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	785b      	ldrb	r3, [r3, #1]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f000 8084 	beq.w	800a4b4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	61bb      	str	r3, [r7, #24]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	4413      	add	r3, r2
 800a3be:	61bb      	str	r3, [r7, #24]
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	00da      	lsls	r2, r3, #3
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a3ce:	617b      	str	r3, [r7, #20]
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	88db      	ldrh	r3, [r3, #6]
 800a3d4:	085b      	lsrs	r3, r3, #1
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	005b      	lsls	r3, r3, #1
 800a3da:	b29a      	uxth	r2, r3
 800a3dc:	697b      	ldr	r3, [r7, #20]
 800a3de:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	781b      	ldrb	r3, [r3, #0]
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	4413      	add	r3, r2
 800a3ea:	881b      	ldrh	r3, [r3, #0]
 800a3ec:	827b      	strh	r3, [r7, #18]
 800a3ee:	8a7b      	ldrh	r3, [r7, #18]
 800a3f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d01b      	beq.n	800a430 <USB_ActivateEndpoint+0x180>
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4413      	add	r3, r2
 800a402:	881b      	ldrh	r3, [r3, #0]
 800a404:	b29b      	uxth	r3, r3
 800a406:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a40a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a40e:	823b      	strh	r3, [r7, #16]
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	781b      	ldrb	r3, [r3, #0]
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	441a      	add	r2, r3
 800a41a:	8a3b      	ldrh	r3, [r7, #16]
 800a41c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a420:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a424:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a428:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	78db      	ldrb	r3, [r3, #3]
 800a434:	2b01      	cmp	r3, #1
 800a436:	d020      	beq.n	800a47a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a438:	687a      	ldr	r2, [r7, #4]
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	4413      	add	r3, r2
 800a442:	881b      	ldrh	r3, [r3, #0]
 800a444:	b29b      	uxth	r3, r3
 800a446:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a44a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a44e:	81bb      	strh	r3, [r7, #12]
 800a450:	89bb      	ldrh	r3, [r7, #12]
 800a452:	f083 0320 	eor.w	r3, r3, #32
 800a456:	81bb      	strh	r3, [r7, #12]
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	781b      	ldrb	r3, [r3, #0]
 800a45e:	009b      	lsls	r3, r3, #2
 800a460:	441a      	add	r2, r3
 800a462:	89bb      	ldrh	r3, [r7, #12]
 800a464:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a468:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a46c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a470:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a474:	b29b      	uxth	r3, r3
 800a476:	8013      	strh	r3, [r2, #0]
 800a478:	e3f9      	b.n	800ac6e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	4413      	add	r3, r2
 800a484:	881b      	ldrh	r3, [r3, #0]
 800a486:	b29b      	uxth	r3, r3
 800a488:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a48c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a490:	81fb      	strh	r3, [r7, #14]
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	009b      	lsls	r3, r3, #2
 800a49a:	441a      	add	r2, r3
 800a49c:	89fb      	ldrh	r3, [r7, #14]
 800a49e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	8013      	strh	r3, [r2, #0]
 800a4b2:	e3dc      	b.n	800ac6e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c4:	4413      	add	r3, r2
 800a4c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	781b      	ldrb	r3, [r3, #0]
 800a4cc:	00da      	lsls	r2, r3, #3
 800a4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d0:	4413      	add	r3, r2
 800a4d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a4d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	88db      	ldrh	r3, [r3, #6]
 800a4dc:	085b      	lsrs	r3, r3, #1
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	005b      	lsls	r3, r3, #1
 800a4e2:	b29a      	uxth	r2, r3
 800a4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a4f2:	b29b      	uxth	r3, r3
 800a4f4:	461a      	mov	r2, r3
 800a4f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4f8:	4413      	add	r3, r2
 800a4fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	781b      	ldrb	r3, [r3, #0]
 800a500:	00da      	lsls	r2, r3, #3
 800a502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a504:	4413      	add	r3, r2
 800a506:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a50a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a50e:	881b      	ldrh	r3, [r3, #0]
 800a510:	b29b      	uxth	r3, r3
 800a512:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a516:	b29a      	uxth	r2, r3
 800a518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a51a:	801a      	strh	r2, [r3, #0]
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	691b      	ldr	r3, [r3, #16]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d10a      	bne.n	800a53a <USB_ActivateEndpoint+0x28a>
 800a524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a526:	881b      	ldrh	r3, [r3, #0]
 800a528:	b29b      	uxth	r3, r3
 800a52a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a52e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a532:	b29a      	uxth	r2, r3
 800a534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a536:	801a      	strh	r2, [r3, #0]
 800a538:	e041      	b.n	800a5be <USB_ActivateEndpoint+0x30e>
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	2b3e      	cmp	r3, #62	@ 0x3e
 800a540:	d81c      	bhi.n	800a57c <USB_ActivateEndpoint+0x2cc>
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	085b      	lsrs	r3, r3, #1
 800a548:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	691b      	ldr	r3, [r3, #16]
 800a550:	f003 0301 	and.w	r3, r3, #1
 800a554:	2b00      	cmp	r3, #0
 800a556:	d004      	beq.n	800a562 <USB_ActivateEndpoint+0x2b2>
 800a558:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a55c:	3301      	adds	r3, #1
 800a55e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a564:	881b      	ldrh	r3, [r3, #0]
 800a566:	b29a      	uxth	r2, r3
 800a568:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	029b      	lsls	r3, r3, #10
 800a570:	b29b      	uxth	r3, r3
 800a572:	4313      	orrs	r3, r2
 800a574:	b29a      	uxth	r2, r3
 800a576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a578:	801a      	strh	r2, [r3, #0]
 800a57a:	e020      	b.n	800a5be <USB_ActivateEndpoint+0x30e>
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	691b      	ldr	r3, [r3, #16]
 800a580:	095b      	lsrs	r3, r3, #5
 800a582:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	691b      	ldr	r3, [r3, #16]
 800a58a:	f003 031f 	and.w	r3, r3, #31
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d104      	bne.n	800a59c <USB_ActivateEndpoint+0x2ec>
 800a592:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a596:	3b01      	subs	r3, #1
 800a598:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59e:	881b      	ldrh	r3, [r3, #0]
 800a5a0:	b29a      	uxth	r2, r3
 800a5a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	029b      	lsls	r3, r3, #10
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	4313      	orrs	r3, r2
 800a5ae:	b29b      	uxth	r3, r3
 800a5b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5b8:	b29a      	uxth	r2, r3
 800a5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5bc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	4413      	add	r3, r2
 800a5c8:	881b      	ldrh	r3, [r3, #0]
 800a5ca:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a5cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a5ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d01b      	beq.n	800a60e <USB_ActivateEndpoint+0x35e>
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	4413      	add	r3, r2
 800a5e0:	881b      	ldrh	r3, [r3, #0]
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5ec:	843b      	strh	r3, [r7, #32]
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	441a      	add	r2, r3
 800a5f8:	8c3b      	ldrh	r3, [r7, #32]
 800a5fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a602:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d124      	bne.n	800a660 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	781b      	ldrb	r3, [r3, #0]
 800a61c:	009b      	lsls	r3, r3, #2
 800a61e:	4413      	add	r3, r2
 800a620:	881b      	ldrh	r3, [r3, #0]
 800a622:	b29b      	uxth	r3, r3
 800a624:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a628:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a62c:	83bb      	strh	r3, [r7, #28]
 800a62e:	8bbb      	ldrh	r3, [r7, #28]
 800a630:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a634:	83bb      	strh	r3, [r7, #28]
 800a636:	8bbb      	ldrh	r3, [r7, #28]
 800a638:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a63c:	83bb      	strh	r3, [r7, #28]
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	009b      	lsls	r3, r3, #2
 800a646:	441a      	add	r2, r3
 800a648:	8bbb      	ldrh	r3, [r7, #28]
 800a64a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a64e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a656:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a65a:	b29b      	uxth	r3, r3
 800a65c:	8013      	strh	r3, [r2, #0]
 800a65e:	e306      	b.n	800ac6e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4413      	add	r3, r2
 800a66a:	881b      	ldrh	r3, [r3, #0]
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a676:	83fb      	strh	r3, [r7, #30]
 800a678:	8bfb      	ldrh	r3, [r7, #30]
 800a67a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a67e:	83fb      	strh	r3, [r7, #30]
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	441a      	add	r2, r3
 800a68a:	8bfb      	ldrh	r3, [r7, #30]
 800a68c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a690:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a694:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a69c:	b29b      	uxth	r3, r3
 800a69e:	8013      	strh	r3, [r2, #0]
 800a6a0:	e2e5      	b.n	800ac6e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	78db      	ldrb	r3, [r3, #3]
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d11e      	bne.n	800a6e8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	781b      	ldrb	r3, [r3, #0]
 800a6b0:	009b      	lsls	r3, r3, #2
 800a6b2:	4413      	add	r3, r2
 800a6b4:	881b      	ldrh	r3, [r3, #0]
 800a6b6:	b29b      	uxth	r3, r3
 800a6b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6c0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800a6c4:	687a      	ldr	r2, [r7, #4]
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	009b      	lsls	r3, r3, #2
 800a6cc:	441a      	add	r2, r3
 800a6ce:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a6d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6da:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a6de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	8013      	strh	r3, [r2, #0]
 800a6e6:	e01d      	b.n	800a724 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	009b      	lsls	r3, r3, #2
 800a6f0:	4413      	add	r3, r2
 800a6f2:	881b      	ldrh	r3, [r3, #0]
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a6fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6fe:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	781b      	ldrb	r3, [r3, #0]
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	441a      	add	r2, r3
 800a70c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a710:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a714:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a718:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a71c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a720:	b29b      	uxth	r3, r3
 800a722:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a72e:	b29b      	uxth	r3, r3
 800a730:	461a      	mov	r2, r3
 800a732:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a734:	4413      	add	r3, r2
 800a736:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	781b      	ldrb	r3, [r3, #0]
 800a73c:	00da      	lsls	r2, r3, #3
 800a73e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a740:	4413      	add	r3, r2
 800a742:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a746:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	891b      	ldrh	r3, [r3, #8]
 800a74c:	085b      	lsrs	r3, r3, #1
 800a74e:	b29b      	uxth	r3, r3
 800a750:	005b      	lsls	r3, r3, #1
 800a752:	b29a      	uxth	r2, r3
 800a754:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a756:	801a      	strh	r2, [r3, #0]
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	677b      	str	r3, [r7, #116]	@ 0x74
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a762:	b29b      	uxth	r3, r3
 800a764:	461a      	mov	r2, r3
 800a766:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a768:	4413      	add	r3, r2
 800a76a:	677b      	str	r3, [r7, #116]	@ 0x74
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	781b      	ldrb	r3, [r3, #0]
 800a770:	00da      	lsls	r2, r3, #3
 800a772:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a774:	4413      	add	r3, r2
 800a776:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a77a:	673b      	str	r3, [r7, #112]	@ 0x70
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	895b      	ldrh	r3, [r3, #10]
 800a780:	085b      	lsrs	r3, r3, #1
 800a782:	b29b      	uxth	r3, r3
 800a784:	005b      	lsls	r3, r3, #1
 800a786:	b29a      	uxth	r2, r3
 800a788:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a78a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	785b      	ldrb	r3, [r3, #1]
 800a790:	2b00      	cmp	r3, #0
 800a792:	f040 81af 	bne.w	800aaf4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a796:	687a      	ldr	r2, [r7, #4]
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	781b      	ldrb	r3, [r3, #0]
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	4413      	add	r3, r2
 800a7a0:	881b      	ldrh	r3, [r3, #0]
 800a7a2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800a7a6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a7aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d01d      	beq.n	800a7ee <USB_ActivateEndpoint+0x53e>
 800a7b2:	687a      	ldr	r2, [r7, #4]
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	009b      	lsls	r3, r3, #2
 800a7ba:	4413      	add	r3, r2
 800a7bc:	881b      	ldrh	r3, [r3, #0]
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7c8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800a7cc:	687a      	ldr	r2, [r7, #4]
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	781b      	ldrb	r3, [r3, #0]
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	441a      	add	r2, r3
 800a7d6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800a7da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a7e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ea:	b29b      	uxth	r3, r3
 800a7ec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	4413      	add	r3, r2
 800a7f8:	881b      	ldrh	r3, [r3, #0]
 800a7fa:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800a7fe:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800a802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a806:	2b00      	cmp	r3, #0
 800a808:	d01d      	beq.n	800a846 <USB_ActivateEndpoint+0x596>
 800a80a:	687a      	ldr	r2, [r7, #4]
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	009b      	lsls	r3, r3, #2
 800a812:	4413      	add	r3, r2
 800a814:	881b      	ldrh	r3, [r3, #0]
 800a816:	b29b      	uxth	r3, r3
 800a818:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a81c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a820:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	781b      	ldrb	r3, [r3, #0]
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	441a      	add	r2, r3
 800a82e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a832:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a836:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a83a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a83e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a842:	b29b      	uxth	r3, r3
 800a844:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	785b      	ldrb	r3, [r3, #1]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d16b      	bne.n	800a926 <USB_ActivateEndpoint+0x676>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a858:	b29b      	uxth	r3, r3
 800a85a:	461a      	mov	r2, r3
 800a85c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a85e:	4413      	add	r3, r2
 800a860:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	781b      	ldrb	r3, [r3, #0]
 800a866:	00da      	lsls	r2, r3, #3
 800a868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a86a:	4413      	add	r3, r2
 800a86c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a870:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a872:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a874:	881b      	ldrh	r3, [r3, #0]
 800a876:	b29b      	uxth	r3, r3
 800a878:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a880:	801a      	strh	r2, [r3, #0]
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	691b      	ldr	r3, [r3, #16]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d10a      	bne.n	800a8a0 <USB_ActivateEndpoint+0x5f0>
 800a88a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a88c:	881b      	ldrh	r3, [r3, #0]
 800a88e:	b29b      	uxth	r3, r3
 800a890:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a894:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a898:	b29a      	uxth	r2, r3
 800a89a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a89c:	801a      	strh	r2, [r3, #0]
 800a89e:	e05d      	b.n	800a95c <USB_ActivateEndpoint+0x6ac>
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	2b3e      	cmp	r3, #62	@ 0x3e
 800a8a6:	d81c      	bhi.n	800a8e2 <USB_ActivateEndpoint+0x632>
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	691b      	ldr	r3, [r3, #16]
 800a8ac:	085b      	lsrs	r3, r3, #1
 800a8ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	691b      	ldr	r3, [r3, #16]
 800a8b6:	f003 0301 	and.w	r3, r3, #1
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d004      	beq.n	800a8c8 <USB_ActivateEndpoint+0x618>
 800a8be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a8c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8ca:	881b      	ldrh	r3, [r3, #0]
 800a8cc:	b29a      	uxth	r2, r3
 800a8ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	029b      	lsls	r3, r3, #10
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	b29a      	uxth	r2, r3
 800a8dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8de:	801a      	strh	r2, [r3, #0]
 800a8e0:	e03c      	b.n	800a95c <USB_ActivateEndpoint+0x6ac>
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	691b      	ldr	r3, [r3, #16]
 800a8e6:	095b      	lsrs	r3, r3, #5
 800a8e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	f003 031f 	and.w	r3, r3, #31
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d104      	bne.n	800a902 <USB_ActivateEndpoint+0x652>
 800a8f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a904:	881b      	ldrh	r3, [r3, #0]
 800a906:	b29a      	uxth	r2, r3
 800a908:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a90c:	b29b      	uxth	r3, r3
 800a90e:	029b      	lsls	r3, r3, #10
 800a910:	b29b      	uxth	r3, r3
 800a912:	4313      	orrs	r3, r2
 800a914:	b29b      	uxth	r3, r3
 800a916:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a91a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a91e:	b29a      	uxth	r2, r3
 800a920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a922:	801a      	strh	r2, [r3, #0]
 800a924:	e01a      	b.n	800a95c <USB_ActivateEndpoint+0x6ac>
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	785b      	ldrb	r3, [r3, #1]
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d116      	bne.n	800a95c <USB_ActivateEndpoint+0x6ac>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	657b      	str	r3, [r7, #84]	@ 0x54
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a938:	b29b      	uxth	r3, r3
 800a93a:	461a      	mov	r2, r3
 800a93c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a93e:	4413      	add	r3, r2
 800a940:	657b      	str	r3, [r7, #84]	@ 0x54
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	00da      	lsls	r2, r3, #3
 800a948:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a94a:	4413      	add	r3, r2
 800a94c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a950:	653b      	str	r3, [r7, #80]	@ 0x50
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	691b      	ldr	r3, [r3, #16]
 800a956:	b29a      	uxth	r2, r3
 800a958:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a95a:	801a      	strh	r2, [r3, #0]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	785b      	ldrb	r3, [r3, #1]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d16b      	bne.n	800aa40 <USB_ActivateEndpoint+0x790>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a972:	b29b      	uxth	r3, r3
 800a974:	461a      	mov	r2, r3
 800a976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a978:	4413      	add	r3, r2
 800a97a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	00da      	lsls	r2, r3, #3
 800a982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a984:	4413      	add	r3, r2
 800a986:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a98a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a98c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a98e:	881b      	ldrh	r3, [r3, #0]
 800a990:	b29b      	uxth	r3, r3
 800a992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a996:	b29a      	uxth	r2, r3
 800a998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99a:	801a      	strh	r2, [r3, #0]
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	691b      	ldr	r3, [r3, #16]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d10a      	bne.n	800a9ba <USB_ActivateEndpoint+0x70a>
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a6:	881b      	ldrh	r3, [r3, #0]
 800a9a8:	b29b      	uxth	r3, r3
 800a9aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a9ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a9b2:	b29a      	uxth	r2, r3
 800a9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b6:	801a      	strh	r2, [r3, #0]
 800a9b8:	e05b      	b.n	800aa72 <USB_ActivateEndpoint+0x7c2>
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	691b      	ldr	r3, [r3, #16]
 800a9be:	2b3e      	cmp	r3, #62	@ 0x3e
 800a9c0:	d81c      	bhi.n	800a9fc <USB_ActivateEndpoint+0x74c>
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	691b      	ldr	r3, [r3, #16]
 800a9c6:	085b      	lsrs	r3, r3, #1
 800a9c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	691b      	ldr	r3, [r3, #16]
 800a9d0:	f003 0301 	and.w	r3, r3, #1
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d004      	beq.n	800a9e2 <USB_ActivateEndpoint+0x732>
 800a9d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a9dc:	3301      	adds	r3, #1
 800a9de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e4:	881b      	ldrh	r3, [r3, #0]
 800a9e6:	b29a      	uxth	r2, r3
 800a9e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	029b      	lsls	r3, r3, #10
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	b29a      	uxth	r2, r3
 800a9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f8:	801a      	strh	r2, [r3, #0]
 800a9fa:	e03a      	b.n	800aa72 <USB_ActivateEndpoint+0x7c2>
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	691b      	ldr	r3, [r3, #16]
 800aa00:	095b      	lsrs	r3, r3, #5
 800aa02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	691b      	ldr	r3, [r3, #16]
 800aa0a:	f003 031f 	and.w	r3, r3, #31
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d104      	bne.n	800aa1c <USB_ActivateEndpoint+0x76c>
 800aa12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aa16:	3b01      	subs	r3, #1
 800aa18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aa1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1e:	881b      	ldrh	r3, [r3, #0]
 800aa20:	b29a      	uxth	r2, r3
 800aa22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	029b      	lsls	r3, r3, #10
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	b29b      	uxth	r3, r3
 800aa30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa38:	b29a      	uxth	r2, r3
 800aa3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa3c:	801a      	strh	r2, [r3, #0]
 800aa3e:	e018      	b.n	800aa72 <USB_ActivateEndpoint+0x7c2>
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	785b      	ldrb	r3, [r3, #1]
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d114      	bne.n	800aa72 <USB_ActivateEndpoint+0x7c2>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	461a      	mov	r2, r3
 800aa52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa54:	4413      	add	r3, r2
 800aa56:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	00da      	lsls	r2, r3, #3
 800aa5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa60:	4413      	add	r3, r2
 800aa62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa66:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	691b      	ldr	r3, [r3, #16]
 800aa6c:	b29a      	uxth	r2, r3
 800aa6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa70:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aa72:	687a      	ldr	r2, [r7, #4]
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	009b      	lsls	r3, r3, #2
 800aa7a:	4413      	add	r3, r2
 800aa7c:	881b      	ldrh	r3, [r3, #0]
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa88:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aa8a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800aa90:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aa92:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aa94:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aa98:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aa9a:	687a      	ldr	r2, [r7, #4]
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	781b      	ldrb	r3, [r3, #0]
 800aaa0:	009b      	lsls	r3, r3, #2
 800aaa2:	441a      	add	r2, r3
 800aaa4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aaa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aaaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aaae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aab6:	b29b      	uxth	r3, r3
 800aab8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aaba:	687a      	ldr	r2, [r7, #4]
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	781b      	ldrb	r3, [r3, #0]
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	4413      	add	r3, r2
 800aac4:	881b      	ldrh	r3, [r3, #0]
 800aac6:	b29b      	uxth	r3, r3
 800aac8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aacc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aad0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	009b      	lsls	r3, r3, #2
 800aada:	441a      	add	r2, r3
 800aadc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800aade:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aae2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aae6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aaea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	8013      	strh	r3, [r2, #0]
 800aaf2:	e0bc      	b.n	800ac6e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aaf4:	687a      	ldr	r2, [r7, #4]
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	4413      	add	r3, r2
 800aafe:	881b      	ldrh	r3, [r3, #0]
 800ab00:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800ab04:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ab08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d01d      	beq.n	800ab4c <USB_ActivateEndpoint+0x89c>
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	009b      	lsls	r3, r3, #2
 800ab18:	4413      	add	r3, r2
 800ab1a:	881b      	ldrh	r3, [r3, #0]
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab26:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	441a      	add	r2, r3
 800ab34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ab38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ab44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	781b      	ldrb	r3, [r3, #0]
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	4413      	add	r3, r2
 800ab56:	881b      	ldrh	r3, [r3, #0]
 800ab58:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800ab5c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ab60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d01d      	beq.n	800aba4 <USB_ActivateEndpoint+0x8f4>
 800ab68:	687a      	ldr	r2, [r7, #4]
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	781b      	ldrb	r3, [r3, #0]
 800ab6e:	009b      	lsls	r3, r3, #2
 800ab70:	4413      	add	r3, r2
 800ab72:	881b      	ldrh	r3, [r3, #0]
 800ab74:	b29b      	uxth	r3, r3
 800ab76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab7e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800ab82:	687a      	ldr	r2, [r7, #4]
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	009b      	lsls	r3, r3, #2
 800ab8a:	441a      	add	r2, r3
 800ab8c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800ab90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aba0:	b29b      	uxth	r3, r3
 800aba2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	78db      	ldrb	r3, [r3, #3]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d024      	beq.n	800abf6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	4413      	add	r3, r2
 800abb6:	881b      	ldrh	r3, [r3, #0]
 800abb8:	b29b      	uxth	r3, r3
 800abba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abc2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800abc6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800abca:	f083 0320 	eor.w	r3, r3, #32
 800abce:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	441a      	add	r2, r3
 800abdc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800abe0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abe4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abe8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	8013      	strh	r3, [r2, #0]
 800abf4:	e01d      	b.n	800ac32 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800abf6:	687a      	ldr	r2, [r7, #4]
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	781b      	ldrb	r3, [r3, #0]
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	4413      	add	r3, r2
 800ac00:	881b      	ldrh	r3, [r3, #0]
 800ac02:	b29b      	uxth	r3, r3
 800ac04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac0c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	781b      	ldrb	r3, [r3, #0]
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	441a      	add	r2, r3
 800ac1a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800ac1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	009b      	lsls	r3, r3, #2
 800ac3a:	4413      	add	r3, r2
 800ac3c:	881b      	ldrh	r3, [r3, #0]
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ac44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac48:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	781b      	ldrb	r3, [r3, #0]
 800ac52:	009b      	lsls	r3, r3, #2
 800ac54:	441a      	add	r2, r3
 800ac56:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ac5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac6a:	b29b      	uxth	r3, r3
 800ac6c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ac6e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	379c      	adds	r7, #156	@ 0x9c
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop

0800ac80 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b08d      	sub	sp, #52	@ 0x34
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	7b1b      	ldrb	r3, [r3, #12]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	f040 808e 	bne.w	800adb0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	785b      	ldrb	r3, [r3, #1]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d044      	beq.n	800ad26 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	009b      	lsls	r3, r3, #2
 800aca4:	4413      	add	r3, r2
 800aca6:	881b      	ldrh	r3, [r3, #0]
 800aca8:	81bb      	strh	r3, [r7, #12]
 800acaa:	89bb      	ldrh	r3, [r7, #12]
 800acac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d01b      	beq.n	800acec <USB_DeactivateEndpoint+0x6c>
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	781b      	ldrb	r3, [r3, #0]
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	4413      	add	r3, r2
 800acbe:	881b      	ldrh	r3, [r3, #0]
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800acc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acca:	817b      	strh	r3, [r7, #10]
 800accc:	687a      	ldr	r2, [r7, #4]
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	009b      	lsls	r3, r3, #2
 800acd4:	441a      	add	r2, r3
 800acd6:	897b      	ldrh	r3, [r7, #10]
 800acd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800acdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ace0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ace4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ace8:	b29b      	uxth	r3, r3
 800acea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800acec:	687a      	ldr	r2, [r7, #4]
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	4413      	add	r3, r2
 800acf6:	881b      	ldrh	r3, [r3, #0]
 800acf8:	b29b      	uxth	r3, r3
 800acfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800acfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad02:	813b      	strh	r3, [r7, #8]
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	009b      	lsls	r3, r3, #2
 800ad0c:	441a      	add	r2, r3
 800ad0e:	893b      	ldrh	r3, [r7, #8]
 800ad10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	8013      	strh	r3, [r2, #0]
 800ad24:	e192      	b.n	800b04c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ad26:	687a      	ldr	r2, [r7, #4]
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	009b      	lsls	r3, r3, #2
 800ad2e:	4413      	add	r3, r2
 800ad30:	881b      	ldrh	r3, [r3, #0]
 800ad32:	827b      	strh	r3, [r7, #18]
 800ad34:	8a7b      	ldrh	r3, [r7, #18]
 800ad36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d01b      	beq.n	800ad76 <USB_DeactivateEndpoint+0xf6>
 800ad3e:	687a      	ldr	r2, [r7, #4]
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	009b      	lsls	r3, r3, #2
 800ad46:	4413      	add	r3, r2
 800ad48:	881b      	ldrh	r3, [r3, #0]
 800ad4a:	b29b      	uxth	r3, r3
 800ad4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad54:	823b      	strh	r3, [r7, #16]
 800ad56:	687a      	ldr	r2, [r7, #4]
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	781b      	ldrb	r3, [r3, #0]
 800ad5c:	009b      	lsls	r3, r3, #2
 800ad5e:	441a      	add	r2, r3
 800ad60:	8a3b      	ldrh	r3, [r7, #16]
 800ad62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ad6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad72:	b29b      	uxth	r3, r3
 800ad74:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	009b      	lsls	r3, r3, #2
 800ad7e:	4413      	add	r3, r2
 800ad80:	881b      	ldrh	r3, [r3, #0]
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ad88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad8c:	81fb      	strh	r3, [r7, #14]
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	009b      	lsls	r3, r3, #2
 800ad96:	441a      	add	r2, r3
 800ad98:	89fb      	ldrh	r3, [r7, #14]
 800ad9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ada2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ada6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adaa:	b29b      	uxth	r3, r3
 800adac:	8013      	strh	r3, [r2, #0]
 800adae:	e14d      	b.n	800b04c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	785b      	ldrb	r3, [r3, #1]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	f040 80a5 	bne.w	800af04 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800adba:	687a      	ldr	r2, [r7, #4]
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	4413      	add	r3, r2
 800adc4:	881b      	ldrh	r3, [r3, #0]
 800adc6:	843b      	strh	r3, [r7, #32]
 800adc8:	8c3b      	ldrh	r3, [r7, #32]
 800adca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adce:	2b00      	cmp	r3, #0
 800add0:	d01b      	beq.n	800ae0a <USB_DeactivateEndpoint+0x18a>
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	4413      	add	r3, r2
 800addc:	881b      	ldrh	r3, [r3, #0]
 800adde:	b29b      	uxth	r3, r3
 800ade0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ade4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ade8:	83fb      	strh	r3, [r7, #30]
 800adea:	687a      	ldr	r2, [r7, #4]
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	441a      	add	r2, r3
 800adf4:	8bfb      	ldrh	r3, [r7, #30]
 800adf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800adfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800adfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ae02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	4413      	add	r3, r2
 800ae14:	881b      	ldrh	r3, [r3, #0]
 800ae16:	83bb      	strh	r3, [r7, #28]
 800ae18:	8bbb      	ldrh	r3, [r7, #28]
 800ae1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d01b      	beq.n	800ae5a <USB_DeactivateEndpoint+0x1da>
 800ae22:	687a      	ldr	r2, [r7, #4]
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	781b      	ldrb	r3, [r3, #0]
 800ae28:	009b      	lsls	r3, r3, #2
 800ae2a:	4413      	add	r3, r2
 800ae2c:	881b      	ldrh	r3, [r3, #0]
 800ae2e:	b29b      	uxth	r3, r3
 800ae30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae38:	837b      	strh	r3, [r7, #26]
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	781b      	ldrb	r3, [r3, #0]
 800ae40:	009b      	lsls	r3, r3, #2
 800ae42:	441a      	add	r2, r3
 800ae44:	8b7b      	ldrh	r3, [r7, #26]
 800ae46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae52:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ae56:	b29b      	uxth	r3, r3
 800ae58:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ae5a:	687a      	ldr	r2, [r7, #4]
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	781b      	ldrb	r3, [r3, #0]
 800ae60:	009b      	lsls	r3, r3, #2
 800ae62:	4413      	add	r3, r2
 800ae64:	881b      	ldrh	r3, [r3, #0]
 800ae66:	b29b      	uxth	r3, r3
 800ae68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae70:	833b      	strh	r3, [r7, #24]
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	781b      	ldrb	r3, [r3, #0]
 800ae78:	009b      	lsls	r3, r3, #2
 800ae7a:	441a      	add	r2, r3
 800ae7c:	8b3b      	ldrh	r3, [r7, #24]
 800ae7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae8a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ae92:	687a      	ldr	r2, [r7, #4]
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	009b      	lsls	r3, r3, #2
 800ae9a:	4413      	add	r3, r2
 800ae9c:	881b      	ldrh	r3, [r3, #0]
 800ae9e:	b29b      	uxth	r3, r3
 800aea0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aea8:	82fb      	strh	r3, [r7, #22]
 800aeaa:	687a      	ldr	r2, [r7, #4]
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	009b      	lsls	r3, r3, #2
 800aeb2:	441a      	add	r2, r3
 800aeb4:	8afb      	ldrh	r3, [r7, #22]
 800aeb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aeba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aebe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	881b      	ldrh	r3, [r3, #0]
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aedc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aee0:	82bb      	strh	r3, [r7, #20]
 800aee2:	687a      	ldr	r2, [r7, #4]
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	781b      	ldrb	r3, [r3, #0]
 800aee8:	009b      	lsls	r3, r3, #2
 800aeea:	441a      	add	r2, r3
 800aeec:	8abb      	ldrh	r3, [r7, #20]
 800aeee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aef2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aef6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aefa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aefe:	b29b      	uxth	r3, r3
 800af00:	8013      	strh	r3, [r2, #0]
 800af02:	e0a3      	b.n	800b04c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	881b      	ldrh	r3, [r3, #0]
 800af10:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800af12:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800af14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d01b      	beq.n	800af54 <USB_DeactivateEndpoint+0x2d4>
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	4413      	add	r3, r2
 800af26:	881b      	ldrh	r3, [r3, #0]
 800af28:	b29b      	uxth	r3, r3
 800af2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af32:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800af34:	687a      	ldr	r2, [r7, #4]
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	009b      	lsls	r3, r3, #2
 800af3c:	441a      	add	r2, r3
 800af3e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800af40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800af4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af50:	b29b      	uxth	r3, r3
 800af52:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af54:	687a      	ldr	r2, [r7, #4]
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	781b      	ldrb	r3, [r3, #0]
 800af5a:	009b      	lsls	r3, r3, #2
 800af5c:	4413      	add	r3, r2
 800af5e:	881b      	ldrh	r3, [r3, #0]
 800af60:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800af62:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800af64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d01b      	beq.n	800afa4 <USB_DeactivateEndpoint+0x324>
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	009b      	lsls	r3, r3, #2
 800af74:	4413      	add	r3, r2
 800af76:	881b      	ldrh	r3, [r3, #0]
 800af78:	b29b      	uxth	r3, r3
 800af7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af82:	853b      	strh	r3, [r7, #40]	@ 0x28
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	009b      	lsls	r3, r3, #2
 800af8c:	441a      	add	r2, r3
 800af8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800af90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800afa0:	b29b      	uxth	r3, r3
 800afa2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800afa4:	687a      	ldr	r2, [r7, #4]
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	4413      	add	r3, r2
 800afae:	881b      	ldrh	r3, [r3, #0]
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800afbc:	687a      	ldr	r2, [r7, #4]
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	441a      	add	r2, r3
 800afc6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800afc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800afd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afd8:	b29b      	uxth	r3, r3
 800afda:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	781b      	ldrb	r3, [r3, #0]
 800afe2:	009b      	lsls	r3, r3, #2
 800afe4:	4413      	add	r3, r2
 800afe6:	881b      	ldrh	r3, [r3, #0]
 800afe8:	b29b      	uxth	r3, r3
 800afea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aff2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800aff4:	687a      	ldr	r2, [r7, #4]
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	009b      	lsls	r3, r3, #2
 800affc:	441a      	add	r2, r3
 800affe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b004:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b00c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b010:	b29b      	uxth	r3, r3
 800b012:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b014:	687a      	ldr	r2, [r7, #4]
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	781b      	ldrb	r3, [r3, #0]
 800b01a:	009b      	lsls	r3, r3, #2
 800b01c:	4413      	add	r3, r2
 800b01e:	881b      	ldrh	r3, [r3, #0]
 800b020:	b29b      	uxth	r3, r3
 800b022:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b02a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	009b      	lsls	r3, r3, #2
 800b034:	441a      	add	r2, r3
 800b036:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b038:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b03c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b040:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b044:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b048:	b29b      	uxth	r3, r3
 800b04a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b04c:	2300      	movs	r3, #0
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3734      	adds	r7, #52	@ 0x34
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr

0800b05a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b05a:	b580      	push	{r7, lr}
 800b05c:	b0ac      	sub	sp, #176	@ 0xb0
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
 800b062:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	785b      	ldrb	r3, [r3, #1]
 800b068:	2b01      	cmp	r3, #1
 800b06a:	f040 84ca 	bne.w	800ba02 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	699a      	ldr	r2, [r3, #24]
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	691b      	ldr	r3, [r3, #16]
 800b076:	429a      	cmp	r2, r3
 800b078:	d904      	bls.n	800b084 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	691b      	ldr	r3, [r3, #16]
 800b07e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b082:	e003      	b.n	800b08c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	699b      	ldr	r3, [r3, #24]
 800b088:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	7b1b      	ldrb	r3, [r3, #12]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d122      	bne.n	800b0da <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	6959      	ldr	r1, [r3, #20]
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	88da      	ldrh	r2, [r3, #6]
 800b09c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f000 febd 	bl	800be22 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	613b      	str	r3, [r7, #16]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	4413      	add	r3, r2
 800b0ba:	613b      	str	r3, [r7, #16]
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	00da      	lsls	r2, r3, #3
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	4413      	add	r3, r2
 800b0c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b0ca:	60fb      	str	r3, [r7, #12]
 800b0cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0d0:	b29a      	uxth	r2, r3
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	801a      	strh	r2, [r3, #0]
 800b0d6:	f000 bc6f 	b.w	800b9b8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	78db      	ldrb	r3, [r3, #3]
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	f040 831e 	bne.w	800b720 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	6a1a      	ldr	r2, [r3, #32]
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	f240 82cf 	bls.w	800b690 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	009b      	lsls	r3, r3, #2
 800b0fa:	4413      	add	r3, r2
 800b0fc:	881b      	ldrh	r3, [r3, #0]
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b104:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b108:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	781b      	ldrb	r3, [r3, #0]
 800b112:	009b      	lsls	r3, r3, #2
 800b114:	441a      	add	r2, r3
 800b116:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b11a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b11e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b122:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	6a1a      	ldr	r2, [r3, #32]
 800b132:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b136:	1ad2      	subs	r2, r2, r3
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b13c:	687a      	ldr	r2, [r7, #4]
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	009b      	lsls	r3, r3, #2
 800b144:	4413      	add	r3, r2
 800b146:	881b      	ldrh	r3, [r3, #0]
 800b148:	b29b      	uxth	r3, r3
 800b14a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b14e:	2b00      	cmp	r3, #0
 800b150:	f000 814f 	beq.w	800b3f2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	633b      	str	r3, [r7, #48]	@ 0x30
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	785b      	ldrb	r3, [r3, #1]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d16b      	bne.n	800b238 <USB_EPStartXfer+0x1de>
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b16a:	b29b      	uxth	r3, r3
 800b16c:	461a      	mov	r2, r3
 800b16e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b170:	4413      	add	r3, r2
 800b172:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	00da      	lsls	r2, r3, #3
 800b17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b17c:	4413      	add	r3, r2
 800b17e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b182:	627b      	str	r3, [r7, #36]	@ 0x24
 800b184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b186:	881b      	ldrh	r3, [r3, #0]
 800b188:	b29b      	uxth	r3, r3
 800b18a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b18e:	b29a      	uxth	r2, r3
 800b190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b192:	801a      	strh	r2, [r3, #0]
 800b194:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d10a      	bne.n	800b1b2 <USB_EPStartXfer+0x158>
 800b19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b19e:	881b      	ldrh	r3, [r3, #0]
 800b1a0:	b29b      	uxth	r3, r3
 800b1a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1aa:	b29a      	uxth	r2, r3
 800b1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ae:	801a      	strh	r2, [r3, #0]
 800b1b0:	e05b      	b.n	800b26a <USB_EPStartXfer+0x210>
 800b1b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1b6:	2b3e      	cmp	r3, #62	@ 0x3e
 800b1b8:	d81c      	bhi.n	800b1f4 <USB_EPStartXfer+0x19a>
 800b1ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1be:	085b      	lsrs	r3, r3, #1
 800b1c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b1c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1c8:	f003 0301 	and.w	r3, r3, #1
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d004      	beq.n	800b1da <USB_EPStartXfer+0x180>
 800b1d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b1d4:	3301      	adds	r3, #1
 800b1d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1dc:	881b      	ldrh	r3, [r3, #0]
 800b1de:	b29a      	uxth	r2, r3
 800b1e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	029b      	lsls	r3, r3, #10
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	b29a      	uxth	r2, r3
 800b1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1f0:	801a      	strh	r2, [r3, #0]
 800b1f2:	e03a      	b.n	800b26a <USB_EPStartXfer+0x210>
 800b1f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1f8:	095b      	lsrs	r3, r3, #5
 800b1fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b1fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b202:	f003 031f 	and.w	r3, r3, #31
 800b206:	2b00      	cmp	r3, #0
 800b208:	d104      	bne.n	800b214 <USB_EPStartXfer+0x1ba>
 800b20a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b20e:	3b01      	subs	r3, #1
 800b210:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b216:	881b      	ldrh	r3, [r3, #0]
 800b218:	b29a      	uxth	r2, r3
 800b21a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b21e:	b29b      	uxth	r3, r3
 800b220:	029b      	lsls	r3, r3, #10
 800b222:	b29b      	uxth	r3, r3
 800b224:	4313      	orrs	r3, r2
 800b226:	b29b      	uxth	r3, r3
 800b228:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b22c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b230:	b29a      	uxth	r2, r3
 800b232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b234:	801a      	strh	r2, [r3, #0]
 800b236:	e018      	b.n	800b26a <USB_EPStartXfer+0x210>
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	785b      	ldrb	r3, [r3, #1]
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d114      	bne.n	800b26a <USB_EPStartXfer+0x210>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b246:	b29b      	uxth	r3, r3
 800b248:	461a      	mov	r2, r3
 800b24a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b24c:	4413      	add	r3, r2
 800b24e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	781b      	ldrb	r3, [r3, #0]
 800b254:	00da      	lsls	r2, r3, #3
 800b256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b258:	4413      	add	r3, r2
 800b25a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b25e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b260:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b264:	b29a      	uxth	r2, r3
 800b266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b268:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	895b      	ldrh	r3, [r3, #10]
 800b26e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	6959      	ldr	r1, [r3, #20]
 800b276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b27a:	b29b      	uxth	r3, r3
 800b27c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 fdce 	bl	800be22 <USB_WritePMA>
            ep->xfer_buff += len;
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	695a      	ldr	r2, [r3, #20]
 800b28a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b28e:	441a      	add	r2, r3
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	6a1a      	ldr	r2, [r3, #32]
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	691b      	ldr	r3, [r3, #16]
 800b29c:	429a      	cmp	r2, r3
 800b29e:	d907      	bls.n	800b2b0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	6a1a      	ldr	r2, [r3, #32]
 800b2a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2a8:	1ad2      	subs	r2, r2, r3
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	621a      	str	r2, [r3, #32]
 800b2ae:	e006      	b.n	800b2be <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	6a1b      	ldr	r3, [r3, #32]
 800b2b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	785b      	ldrb	r3, [r3, #1]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d16b      	bne.n	800b39e <USB_EPStartXfer+0x344>
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	61bb      	str	r3, [r7, #24]
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	61bb      	str	r3, [r7, #24]
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	781b      	ldrb	r3, [r3, #0]
 800b2de:	00da      	lsls	r2, r3, #3
 800b2e0:	69bb      	ldr	r3, [r7, #24]
 800b2e2:	4413      	add	r3, r2
 800b2e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b2e8:	617b      	str	r3, [r7, #20]
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	881b      	ldrh	r3, [r3, #0]
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2f4:	b29a      	uxth	r2, r3
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	801a      	strh	r2, [r3, #0]
 800b2fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d10a      	bne.n	800b318 <USB_EPStartXfer+0x2be>
 800b302:	697b      	ldr	r3, [r7, #20]
 800b304:	881b      	ldrh	r3, [r3, #0]
 800b306:	b29b      	uxth	r3, r3
 800b308:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b30c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b310:	b29a      	uxth	r2, r3
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	801a      	strh	r2, [r3, #0]
 800b316:	e05d      	b.n	800b3d4 <USB_EPStartXfer+0x37a>
 800b318:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b31c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b31e:	d81c      	bhi.n	800b35a <USB_EPStartXfer+0x300>
 800b320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b324:	085b      	lsrs	r3, r3, #1
 800b326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b32a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b32e:	f003 0301 	and.w	r3, r3, #1
 800b332:	2b00      	cmp	r3, #0
 800b334:	d004      	beq.n	800b340 <USB_EPStartXfer+0x2e6>
 800b336:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b33a:	3301      	adds	r3, #1
 800b33c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	881b      	ldrh	r3, [r3, #0]
 800b344:	b29a      	uxth	r2, r3
 800b346:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b34a:	b29b      	uxth	r3, r3
 800b34c:	029b      	lsls	r3, r3, #10
 800b34e:	b29b      	uxth	r3, r3
 800b350:	4313      	orrs	r3, r2
 800b352:	b29a      	uxth	r2, r3
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	801a      	strh	r2, [r3, #0]
 800b358:	e03c      	b.n	800b3d4 <USB_EPStartXfer+0x37a>
 800b35a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b35e:	095b      	lsrs	r3, r3, #5
 800b360:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b364:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b368:	f003 031f 	and.w	r3, r3, #31
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d104      	bne.n	800b37a <USB_EPStartXfer+0x320>
 800b370:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b374:	3b01      	subs	r3, #1
 800b376:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	881b      	ldrh	r3, [r3, #0]
 800b37e:	b29a      	uxth	r2, r3
 800b380:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b384:	b29b      	uxth	r3, r3
 800b386:	029b      	lsls	r3, r3, #10
 800b388:	b29b      	uxth	r3, r3
 800b38a:	4313      	orrs	r3, r2
 800b38c:	b29b      	uxth	r3, r3
 800b38e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b392:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b396:	b29a      	uxth	r2, r3
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	801a      	strh	r2, [r3, #0]
 800b39c:	e01a      	b.n	800b3d4 <USB_EPStartXfer+0x37a>
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	785b      	ldrb	r3, [r3, #1]
 800b3a2:	2b01      	cmp	r3, #1
 800b3a4:	d116      	bne.n	800b3d4 <USB_EPStartXfer+0x37a>
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	623b      	str	r3, [r7, #32]
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3b0:	b29b      	uxth	r3, r3
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	6a3b      	ldr	r3, [r7, #32]
 800b3b6:	4413      	add	r3, r2
 800b3b8:	623b      	str	r3, [r7, #32]
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	00da      	lsls	r2, r3, #3
 800b3c0:	6a3b      	ldr	r3, [r7, #32]
 800b3c2:	4413      	add	r3, r2
 800b3c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b3c8:	61fb      	str	r3, [r7, #28]
 800b3ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3ce:	b29a      	uxth	r2, r3
 800b3d0:	69fb      	ldr	r3, [r7, #28]
 800b3d2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	891b      	ldrh	r3, [r3, #8]
 800b3d8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	6959      	ldr	r1, [r3, #20]
 800b3e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 fd19 	bl	800be22 <USB_WritePMA>
 800b3f0:	e2e2      	b.n	800b9b8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	785b      	ldrb	r3, [r3, #1]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d16b      	bne.n	800b4d2 <USB_EPStartXfer+0x478>
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b404:	b29b      	uxth	r3, r3
 800b406:	461a      	mov	r2, r3
 800b408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b40a:	4413      	add	r3, r2
 800b40c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	00da      	lsls	r2, r3, #3
 800b414:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b416:	4413      	add	r3, r2
 800b418:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b41c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b41e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b420:	881b      	ldrh	r3, [r3, #0]
 800b422:	b29b      	uxth	r3, r3
 800b424:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b428:	b29a      	uxth	r2, r3
 800b42a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b42c:	801a      	strh	r2, [r3, #0]
 800b42e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b432:	2b00      	cmp	r3, #0
 800b434:	d10a      	bne.n	800b44c <USB_EPStartXfer+0x3f2>
 800b436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b438:	881b      	ldrh	r3, [r3, #0]
 800b43a:	b29b      	uxth	r3, r3
 800b43c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b444:	b29a      	uxth	r2, r3
 800b446:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b448:	801a      	strh	r2, [r3, #0]
 800b44a:	e05d      	b.n	800b508 <USB_EPStartXfer+0x4ae>
 800b44c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b450:	2b3e      	cmp	r3, #62	@ 0x3e
 800b452:	d81c      	bhi.n	800b48e <USB_EPStartXfer+0x434>
 800b454:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b458:	085b      	lsrs	r3, r3, #1
 800b45a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b45e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b462:	f003 0301 	and.w	r3, r3, #1
 800b466:	2b00      	cmp	r3, #0
 800b468:	d004      	beq.n	800b474 <USB_EPStartXfer+0x41a>
 800b46a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b46e:	3301      	adds	r3, #1
 800b470:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b476:	881b      	ldrh	r3, [r3, #0]
 800b478:	b29a      	uxth	r2, r3
 800b47a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b47e:	b29b      	uxth	r3, r3
 800b480:	029b      	lsls	r3, r3, #10
 800b482:	b29b      	uxth	r3, r3
 800b484:	4313      	orrs	r3, r2
 800b486:	b29a      	uxth	r2, r3
 800b488:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b48a:	801a      	strh	r2, [r3, #0]
 800b48c:	e03c      	b.n	800b508 <USB_EPStartXfer+0x4ae>
 800b48e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b492:	095b      	lsrs	r3, r3, #5
 800b494:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b498:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b49c:	f003 031f 	and.w	r3, r3, #31
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d104      	bne.n	800b4ae <USB_EPStartXfer+0x454>
 800b4a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b4a8:	3b01      	subs	r3, #1
 800b4aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b4ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4b0:	881b      	ldrh	r3, [r3, #0]
 800b4b2:	b29a      	uxth	r2, r3
 800b4b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b4b8:	b29b      	uxth	r3, r3
 800b4ba:	029b      	lsls	r3, r3, #10
 800b4bc:	b29b      	uxth	r3, r3
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	b29b      	uxth	r3, r3
 800b4c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b4c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b4ca:	b29a      	uxth	r2, r3
 800b4cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4ce:	801a      	strh	r2, [r3, #0]
 800b4d0:	e01a      	b.n	800b508 <USB_EPStartXfer+0x4ae>
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	785b      	ldrb	r3, [r3, #1]
 800b4d6:	2b01      	cmp	r3, #1
 800b4d8:	d116      	bne.n	800b508 <USB_EPStartXfer+0x4ae>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	653b      	str	r3, [r7, #80]	@ 0x50
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4ea:	4413      	add	r3, r2
 800b4ec:	653b      	str	r3, [r7, #80]	@ 0x50
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	781b      	ldrb	r3, [r3, #0]
 800b4f2:	00da      	lsls	r2, r3, #3
 800b4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4f6:	4413      	add	r3, r2
 800b4f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b4fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b502:	b29a      	uxth	r2, r3
 800b504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b506:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	891b      	ldrh	r3, [r3, #8]
 800b50c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	6959      	ldr	r1, [r3, #20]
 800b514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b518:	b29b      	uxth	r3, r3
 800b51a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 fc7f 	bl	800be22 <USB_WritePMA>
            ep->xfer_buff += len;
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	695a      	ldr	r2, [r3, #20]
 800b528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b52c:	441a      	add	r2, r3
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	6a1a      	ldr	r2, [r3, #32]
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	691b      	ldr	r3, [r3, #16]
 800b53a:	429a      	cmp	r2, r3
 800b53c:	d907      	bls.n	800b54e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	6a1a      	ldr	r2, [r3, #32]
 800b542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b546:	1ad2      	subs	r2, r2, r3
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	621a      	str	r2, [r3, #32]
 800b54c:	e006      	b.n	800b55c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	6a1b      	ldr	r3, [r3, #32]
 800b552:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	2200      	movs	r2, #0
 800b55a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	785b      	ldrb	r3, [r3, #1]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d16b      	bne.n	800b640 <USB_EPStartXfer+0x5e6>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b572:	b29b      	uxth	r3, r3
 800b574:	461a      	mov	r2, r3
 800b576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b578:	4413      	add	r3, r2
 800b57a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	781b      	ldrb	r3, [r3, #0]
 800b580:	00da      	lsls	r2, r3, #3
 800b582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b584:	4413      	add	r3, r2
 800b586:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b58a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b58c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b58e:	881b      	ldrh	r3, [r3, #0]
 800b590:	b29b      	uxth	r3, r3
 800b592:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b596:	b29a      	uxth	r2, r3
 800b598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b59a:	801a      	strh	r2, [r3, #0]
 800b59c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d10a      	bne.n	800b5ba <USB_EPStartXfer+0x560>
 800b5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5a6:	881b      	ldrh	r3, [r3, #0]
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b5ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b5b2:	b29a      	uxth	r2, r3
 800b5b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5b6:	801a      	strh	r2, [r3, #0]
 800b5b8:	e05b      	b.n	800b672 <USB_EPStartXfer+0x618>
 800b5ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5be:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5c0:	d81c      	bhi.n	800b5fc <USB_EPStartXfer+0x5a2>
 800b5c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5c6:	085b      	lsrs	r3, r3, #1
 800b5c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b5cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5d0:	f003 0301 	and.w	r3, r3, #1
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d004      	beq.n	800b5e2 <USB_EPStartXfer+0x588>
 800b5d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b5dc:	3301      	adds	r3, #1
 800b5de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b5e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5e4:	881b      	ldrh	r3, [r3, #0]
 800b5e6:	b29a      	uxth	r2, r3
 800b5e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	029b      	lsls	r3, r3, #10
 800b5f0:	b29b      	uxth	r3, r3
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	b29a      	uxth	r2, r3
 800b5f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5f8:	801a      	strh	r2, [r3, #0]
 800b5fa:	e03a      	b.n	800b672 <USB_EPStartXfer+0x618>
 800b5fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b600:	095b      	lsrs	r3, r3, #5
 800b602:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b60a:	f003 031f 	and.w	r3, r3, #31
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d104      	bne.n	800b61c <USB_EPStartXfer+0x5c2>
 800b612:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b616:	3b01      	subs	r3, #1
 800b618:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b61c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b61e:	881b      	ldrh	r3, [r3, #0]
 800b620:	b29a      	uxth	r2, r3
 800b622:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b626:	b29b      	uxth	r3, r3
 800b628:	029b      	lsls	r3, r3, #10
 800b62a:	b29b      	uxth	r3, r3
 800b62c:	4313      	orrs	r3, r2
 800b62e:	b29b      	uxth	r3, r3
 800b630:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b634:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b638:	b29a      	uxth	r2, r3
 800b63a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b63c:	801a      	strh	r2, [r3, #0]
 800b63e:	e018      	b.n	800b672 <USB_EPStartXfer+0x618>
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	785b      	ldrb	r3, [r3, #1]
 800b644:	2b01      	cmp	r3, #1
 800b646:	d114      	bne.n	800b672 <USB_EPStartXfer+0x618>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b64e:	b29b      	uxth	r3, r3
 800b650:	461a      	mov	r2, r3
 800b652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b654:	4413      	add	r3, r2
 800b656:	643b      	str	r3, [r7, #64]	@ 0x40
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	00da      	lsls	r2, r3, #3
 800b65e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b660:	4413      	add	r3, r2
 800b662:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b668:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b66c:	b29a      	uxth	r2, r3
 800b66e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b670:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	895b      	ldrh	r3, [r3, #10]
 800b676:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	6959      	ldr	r1, [r3, #20]
 800b67e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b682:	b29b      	uxth	r3, r3
 800b684:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f000 fbca 	bl	800be22 <USB_WritePMA>
 800b68e:	e193      	b.n	800b9b8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	6a1b      	ldr	r3, [r3, #32]
 800b694:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	781b      	ldrb	r3, [r3, #0]
 800b69e:	009b      	lsls	r3, r3, #2
 800b6a0:	4413      	add	r3, r2
 800b6a2:	881b      	ldrh	r3, [r3, #0]
 800b6a4:	b29b      	uxth	r3, r3
 800b6a6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b6aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6ae:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b6b2:	687a      	ldr	r2, [r7, #4]
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	781b      	ldrb	r3, [r3, #0]
 800b6b8:	009b      	lsls	r3, r3, #2
 800b6ba:	441a      	add	r2, r3
 800b6bc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b6c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b6c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6d0:	b29b      	uxth	r3, r3
 800b6d2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6e4:	4413      	add	r3, r2
 800b6e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	781b      	ldrb	r3, [r3, #0]
 800b6ec:	00da      	lsls	r2, r3, #3
 800b6ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6f0:	4413      	add	r3, r2
 800b6f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b6f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b6f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6fc:	b29a      	uxth	r2, r3
 800b6fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b700:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	891b      	ldrh	r3, [r3, #8]
 800b706:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	6959      	ldr	r1, [r3, #20]
 800b70e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b712:	b29b      	uxth	r3, r3
 800b714:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 fb82 	bl	800be22 <USB_WritePMA>
 800b71e:	e14b      	b.n	800b9b8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	6a1a      	ldr	r2, [r3, #32]
 800b724:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b728:	1ad2      	subs	r2, r2, r3
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b72e:	687a      	ldr	r2, [r7, #4]
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	781b      	ldrb	r3, [r3, #0]
 800b734:	009b      	lsls	r3, r3, #2
 800b736:	4413      	add	r3, r2
 800b738:	881b      	ldrh	r3, [r3, #0]
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b740:	2b00      	cmp	r3, #0
 800b742:	f000 809a 	beq.w	800b87a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	673b      	str	r3, [r7, #112]	@ 0x70
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	785b      	ldrb	r3, [r3, #1]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d16b      	bne.n	800b82a <USB_EPStartXfer+0x7d0>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	461a      	mov	r2, r3
 800b760:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b762:	4413      	add	r3, r2
 800b764:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	00da      	lsls	r2, r3, #3
 800b76c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b76e:	4413      	add	r3, r2
 800b770:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b774:	667b      	str	r3, [r7, #100]	@ 0x64
 800b776:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b778:	881b      	ldrh	r3, [r3, #0]
 800b77a:	b29b      	uxth	r3, r3
 800b77c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b780:	b29a      	uxth	r2, r3
 800b782:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b784:	801a      	strh	r2, [r3, #0]
 800b786:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d10a      	bne.n	800b7a4 <USB_EPStartXfer+0x74a>
 800b78e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b790:	881b      	ldrh	r3, [r3, #0]
 800b792:	b29b      	uxth	r3, r3
 800b794:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b798:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b79c:	b29a      	uxth	r2, r3
 800b79e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7a0:	801a      	strh	r2, [r3, #0]
 800b7a2:	e05b      	b.n	800b85c <USB_EPStartXfer+0x802>
 800b7a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7a8:	2b3e      	cmp	r3, #62	@ 0x3e
 800b7aa:	d81c      	bhi.n	800b7e6 <USB_EPStartXfer+0x78c>
 800b7ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7b0:	085b      	lsrs	r3, r3, #1
 800b7b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b7b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7ba:	f003 0301 	and.w	r3, r3, #1
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d004      	beq.n	800b7cc <USB_EPStartXfer+0x772>
 800b7c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b7c6:	3301      	adds	r3, #1
 800b7c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b7cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7ce:	881b      	ldrh	r3, [r3, #0]
 800b7d0:	b29a      	uxth	r2, r3
 800b7d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	029b      	lsls	r3, r3, #10
 800b7da:	b29b      	uxth	r3, r3
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	b29a      	uxth	r2, r3
 800b7e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7e2:	801a      	strh	r2, [r3, #0]
 800b7e4:	e03a      	b.n	800b85c <USB_EPStartXfer+0x802>
 800b7e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7ea:	095b      	lsrs	r3, r3, #5
 800b7ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b7f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7f4:	f003 031f 	and.w	r3, r3, #31
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d104      	bne.n	800b806 <USB_EPStartXfer+0x7ac>
 800b7fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b800:	3b01      	subs	r3, #1
 800b802:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b806:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b808:	881b      	ldrh	r3, [r3, #0]
 800b80a:	b29a      	uxth	r2, r3
 800b80c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b810:	b29b      	uxth	r3, r3
 800b812:	029b      	lsls	r3, r3, #10
 800b814:	b29b      	uxth	r3, r3
 800b816:	4313      	orrs	r3, r2
 800b818:	b29b      	uxth	r3, r3
 800b81a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b81e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b822:	b29a      	uxth	r2, r3
 800b824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b826:	801a      	strh	r2, [r3, #0]
 800b828:	e018      	b.n	800b85c <USB_EPStartXfer+0x802>
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	785b      	ldrb	r3, [r3, #1]
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d114      	bne.n	800b85c <USB_EPStartXfer+0x802>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b838:	b29b      	uxth	r3, r3
 800b83a:	461a      	mov	r2, r3
 800b83c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b83e:	4413      	add	r3, r2
 800b840:	673b      	str	r3, [r7, #112]	@ 0x70
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	00da      	lsls	r2, r3, #3
 800b848:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b84a:	4413      	add	r3, r2
 800b84c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b850:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b856:	b29a      	uxth	r2, r3
 800b858:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b85a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	895b      	ldrh	r3, [r3, #10]
 800b860:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	6959      	ldr	r1, [r3, #20]
 800b868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b86c:	b29b      	uxth	r3, r3
 800b86e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f000 fad5 	bl	800be22 <USB_WritePMA>
 800b878:	e09e      	b.n	800b9b8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	785b      	ldrb	r3, [r3, #1]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d16b      	bne.n	800b95a <USB_EPStartXfer+0x900>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b88c:	b29b      	uxth	r3, r3
 800b88e:	461a      	mov	r2, r3
 800b890:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b892:	4413      	add	r3, r2
 800b894:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	781b      	ldrb	r3, [r3, #0]
 800b89a:	00da      	lsls	r2, r3, #3
 800b89c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b89e:	4413      	add	r3, r2
 800b8a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b8a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b8a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8a8:	881b      	ldrh	r3, [r3, #0]
 800b8aa:	b29b      	uxth	r3, r3
 800b8ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b8b0:	b29a      	uxth	r2, r3
 800b8b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8b4:	801a      	strh	r2, [r3, #0]
 800b8b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d10a      	bne.n	800b8d4 <USB_EPStartXfer+0x87a>
 800b8be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8c0:	881b      	ldrh	r3, [r3, #0]
 800b8c2:	b29b      	uxth	r3, r3
 800b8c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8cc:	b29a      	uxth	r2, r3
 800b8ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8d0:	801a      	strh	r2, [r3, #0]
 800b8d2:	e063      	b.n	800b99c <USB_EPStartXfer+0x942>
 800b8d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8d8:	2b3e      	cmp	r3, #62	@ 0x3e
 800b8da:	d81c      	bhi.n	800b916 <USB_EPStartXfer+0x8bc>
 800b8dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8e0:	085b      	lsrs	r3, r3, #1
 800b8e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b8e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8ea:	f003 0301 	and.w	r3, r3, #1
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d004      	beq.n	800b8fc <USB_EPStartXfer+0x8a2>
 800b8f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b8f6:	3301      	adds	r3, #1
 800b8f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b8fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8fe:	881b      	ldrh	r3, [r3, #0]
 800b900:	b29a      	uxth	r2, r3
 800b902:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b906:	b29b      	uxth	r3, r3
 800b908:	029b      	lsls	r3, r3, #10
 800b90a:	b29b      	uxth	r3, r3
 800b90c:	4313      	orrs	r3, r2
 800b90e:	b29a      	uxth	r2, r3
 800b910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b912:	801a      	strh	r2, [r3, #0]
 800b914:	e042      	b.n	800b99c <USB_EPStartXfer+0x942>
 800b916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b91a:	095b      	lsrs	r3, r3, #5
 800b91c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b924:	f003 031f 	and.w	r3, r3, #31
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d104      	bne.n	800b936 <USB_EPStartXfer+0x8dc>
 800b92c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b930:	3b01      	subs	r3, #1
 800b932:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b936:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b938:	881b      	ldrh	r3, [r3, #0]
 800b93a:	b29a      	uxth	r2, r3
 800b93c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b940:	b29b      	uxth	r3, r3
 800b942:	029b      	lsls	r3, r3, #10
 800b944:	b29b      	uxth	r3, r3
 800b946:	4313      	orrs	r3, r2
 800b948:	b29b      	uxth	r3, r3
 800b94a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b94e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b952:	b29a      	uxth	r2, r3
 800b954:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b956:	801a      	strh	r2, [r3, #0]
 800b958:	e020      	b.n	800b99c <USB_EPStartXfer+0x942>
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	785b      	ldrb	r3, [r3, #1]
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d11c      	bne.n	800b99c <USB_EPStartXfer+0x942>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b96e:	b29b      	uxth	r3, r3
 800b970:	461a      	mov	r2, r3
 800b972:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b976:	4413      	add	r3, r2
 800b978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	781b      	ldrb	r3, [r3, #0]
 800b980:	00da      	lsls	r2, r3, #3
 800b982:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b986:	4413      	add	r3, r2
 800b988:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b98c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b990:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b994:	b29a      	uxth	r2, r3
 800b996:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b99a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	891b      	ldrh	r3, [r3, #8]
 800b9a0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	6959      	ldr	r1, [r3, #20]
 800b9a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 fa35 	bl	800be22 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	4413      	add	r3, r2
 800b9c2:	881b      	ldrh	r3, [r3, #0]
 800b9c4:	b29b      	uxth	r3, r3
 800b9c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9ce:	817b      	strh	r3, [r7, #10]
 800b9d0:	897b      	ldrh	r3, [r7, #10]
 800b9d2:	f083 0310 	eor.w	r3, r3, #16
 800b9d6:	817b      	strh	r3, [r7, #10]
 800b9d8:	897b      	ldrh	r3, [r7, #10]
 800b9da:	f083 0320 	eor.w	r3, r3, #32
 800b9de:	817b      	strh	r3, [r7, #10]
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	009b      	lsls	r3, r3, #2
 800b9e8:	441a      	add	r2, r3
 800b9ea:	897b      	ldrh	r3, [r7, #10]
 800b9ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b9f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9fc:	b29b      	uxth	r3, r3
 800b9fe:	8013      	strh	r3, [r2, #0]
 800ba00:	e0d5      	b.n	800bbae <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	7b1b      	ldrb	r3, [r3, #12]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d156      	bne.n	800bab8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	699b      	ldr	r3, [r3, #24]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d122      	bne.n	800ba58 <USB_EPStartXfer+0x9fe>
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	78db      	ldrb	r3, [r3, #3]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d11e      	bne.n	800ba58 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800ba1a:	687a      	ldr	r2, [r7, #4]
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	009b      	lsls	r3, r3, #2
 800ba22:	4413      	add	r3, r2
 800ba24:	881b      	ldrh	r3, [r3, #0]
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba30:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800ba34:	687a      	ldr	r2, [r7, #4]
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	781b      	ldrb	r3, [r3, #0]
 800ba3a:	009b      	lsls	r3, r3, #2
 800ba3c:	441a      	add	r2, r3
 800ba3e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ba42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba4a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ba4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	8013      	strh	r3, [r2, #0]
 800ba56:	e01d      	b.n	800ba94 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800ba58:	687a      	ldr	r2, [r7, #4]
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	781b      	ldrb	r3, [r3, #0]
 800ba5e:	009b      	lsls	r3, r3, #2
 800ba60:	4413      	add	r3, r2
 800ba62:	881b      	ldrh	r3, [r3, #0]
 800ba64:	b29b      	uxth	r3, r3
 800ba66:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ba6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba6e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	781b      	ldrb	r3, [r3, #0]
 800ba78:	009b      	lsls	r3, r3, #2
 800ba7a:	441a      	add	r2, r3
 800ba7c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800ba80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	699a      	ldr	r2, [r3, #24]
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	691b      	ldr	r3, [r3, #16]
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d907      	bls.n	800bab0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	699a      	ldr	r2, [r3, #24]
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	691b      	ldr	r3, [r3, #16]
 800baa8:	1ad2      	subs	r2, r2, r3
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	619a      	str	r2, [r3, #24]
 800baae:	e054      	b.n	800bb5a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	2200      	movs	r2, #0
 800bab4:	619a      	str	r2, [r3, #24]
 800bab6:	e050      	b.n	800bb5a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	78db      	ldrb	r3, [r3, #3]
 800babc:	2b02      	cmp	r3, #2
 800babe:	d142      	bne.n	800bb46 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	69db      	ldr	r3, [r3, #28]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d048      	beq.n	800bb5a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800bac8:	687a      	ldr	r2, [r7, #4]
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	781b      	ldrb	r3, [r3, #0]
 800bace:	009b      	lsls	r3, r3, #2
 800bad0:	4413      	add	r3, r2
 800bad2:	881b      	ldrh	r3, [r3, #0]
 800bad4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bad8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800badc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d005      	beq.n	800baf0 <USB_EPStartXfer+0xa96>
 800bae4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baec:	2b00      	cmp	r3, #0
 800baee:	d10b      	bne.n	800bb08 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800baf0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800baf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d12e      	bne.n	800bb5a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bafc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bb00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d128      	bne.n	800bb5a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800bb08:	687a      	ldr	r2, [r7, #4]
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	4413      	add	r3, r2
 800bb12:	881b      	ldrh	r3, [r3, #0]
 800bb14:	b29b      	uxth	r3, r3
 800bb16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb1e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	441a      	add	r2, r3
 800bb2c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800bb30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bb40:	b29b      	uxth	r3, r3
 800bb42:	8013      	strh	r3, [r2, #0]
 800bb44:	e009      	b.n	800bb5a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	78db      	ldrb	r3, [r3, #3]
 800bb4a:	2b01      	cmp	r3, #1
 800bb4c:	d103      	bne.n	800bb56 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	2200      	movs	r2, #0
 800bb52:	619a      	str	r2, [r3, #24]
 800bb54:	e001      	b.n	800bb5a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800bb56:	2301      	movs	r3, #1
 800bb58:	e02a      	b.n	800bbb0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	781b      	ldrb	r3, [r3, #0]
 800bb60:	009b      	lsls	r3, r3, #2
 800bb62:	4413      	add	r3, r2
 800bb64:	881b      	ldrh	r3, [r3, #0]
 800bb66:	b29b      	uxth	r3, r3
 800bb68:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bb6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb70:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bb74:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bb78:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bb7c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bb80:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bb84:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bb88:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bb8c:	687a      	ldr	r2, [r7, #4]
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	009b      	lsls	r3, r3, #2
 800bb94:	441a      	add	r2, r3
 800bb96:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bb9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bba2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bbae:	2300      	movs	r3, #0
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	37b0      	adds	r7, #176	@ 0xb0
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	785b      	ldrb	r3, [r3, #1]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d020      	beq.n	800bc0c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800bbca:	687a      	ldr	r2, [r7, #4]
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	781b      	ldrb	r3, [r3, #0]
 800bbd0:	009b      	lsls	r3, r3, #2
 800bbd2:	4413      	add	r3, r2
 800bbd4:	881b      	ldrh	r3, [r3, #0]
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bbe0:	81bb      	strh	r3, [r7, #12]
 800bbe2:	89bb      	ldrh	r3, [r7, #12]
 800bbe4:	f083 0310 	eor.w	r3, r3, #16
 800bbe8:	81bb      	strh	r3, [r7, #12]
 800bbea:	687a      	ldr	r2, [r7, #4]
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	781b      	ldrb	r3, [r3, #0]
 800bbf0:	009b      	lsls	r3, r3, #2
 800bbf2:	441a      	add	r2, r3
 800bbf4:	89bb      	ldrh	r3, [r7, #12]
 800bbf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bbfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bbfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc06:	b29b      	uxth	r3, r3
 800bc08:	8013      	strh	r3, [r2, #0]
 800bc0a:	e01f      	b.n	800bc4c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800bc0c:	687a      	ldr	r2, [r7, #4]
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	009b      	lsls	r3, r3, #2
 800bc14:	4413      	add	r3, r2
 800bc16:	881b      	ldrh	r3, [r3, #0]
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bc1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc22:	81fb      	strh	r3, [r7, #14]
 800bc24:	89fb      	ldrh	r3, [r7, #14]
 800bc26:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bc2a:	81fb      	strh	r3, [r7, #14]
 800bc2c:	687a      	ldr	r2, [r7, #4]
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	781b      	ldrb	r3, [r3, #0]
 800bc32:	009b      	lsls	r3, r3, #2
 800bc34:	441a      	add	r2, r3
 800bc36:	89fb      	ldrh	r3, [r7, #14]
 800bc38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bc4c:	2300      	movs	r3, #0
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3714      	adds	r7, #20
 800bc52:	46bd      	mov	sp, r7
 800bc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc58:	4770      	bx	lr

0800bc5a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bc5a:	b480      	push	{r7}
 800bc5c:	b087      	sub	sp, #28
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	6078      	str	r0, [r7, #4]
 800bc62:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	785b      	ldrb	r3, [r3, #1]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d04c      	beq.n	800bd06 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	009b      	lsls	r3, r3, #2
 800bc74:	4413      	add	r3, r2
 800bc76:	881b      	ldrh	r3, [r3, #0]
 800bc78:	823b      	strh	r3, [r7, #16]
 800bc7a:	8a3b      	ldrh	r3, [r7, #16]
 800bc7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d01b      	beq.n	800bcbc <USB_EPClearStall+0x62>
 800bc84:	687a      	ldr	r2, [r7, #4]
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	781b      	ldrb	r3, [r3, #0]
 800bc8a:	009b      	lsls	r3, r3, #2
 800bc8c:	4413      	add	r3, r2
 800bc8e:	881b      	ldrh	r3, [r3, #0]
 800bc90:	b29b      	uxth	r3, r3
 800bc92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc9a:	81fb      	strh	r3, [r7, #14]
 800bc9c:	687a      	ldr	r2, [r7, #4]
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	441a      	add	r2, r3
 800bca6:	89fb      	ldrh	r3, [r7, #14]
 800bca8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bcac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bcb4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	78db      	ldrb	r3, [r3, #3]
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	d06c      	beq.n	800bd9e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bcc4:	687a      	ldr	r2, [r7, #4]
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	781b      	ldrb	r3, [r3, #0]
 800bcca:	009b      	lsls	r3, r3, #2
 800bccc:	4413      	add	r3, r2
 800bcce:	881b      	ldrh	r3, [r3, #0]
 800bcd0:	b29b      	uxth	r3, r3
 800bcd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bcd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcda:	81bb      	strh	r3, [r7, #12]
 800bcdc:	89bb      	ldrh	r3, [r7, #12]
 800bcde:	f083 0320 	eor.w	r3, r3, #32
 800bce2:	81bb      	strh	r3, [r7, #12]
 800bce4:	687a      	ldr	r2, [r7, #4]
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	781b      	ldrb	r3, [r3, #0]
 800bcea:	009b      	lsls	r3, r3, #2
 800bcec:	441a      	add	r2, r3
 800bcee:	89bb      	ldrh	r3, [r7, #12]
 800bcf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bcf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bcfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	8013      	strh	r3, [r2, #0]
 800bd04:	e04b      	b.n	800bd9e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bd06:	687a      	ldr	r2, [r7, #4]
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	781b      	ldrb	r3, [r3, #0]
 800bd0c:	009b      	lsls	r3, r3, #2
 800bd0e:	4413      	add	r3, r2
 800bd10:	881b      	ldrh	r3, [r3, #0]
 800bd12:	82fb      	strh	r3, [r7, #22]
 800bd14:	8afb      	ldrh	r3, [r7, #22]
 800bd16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d01b      	beq.n	800bd56 <USB_EPClearStall+0xfc>
 800bd1e:	687a      	ldr	r2, [r7, #4]
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	009b      	lsls	r3, r3, #2
 800bd26:	4413      	add	r3, r2
 800bd28:	881b      	ldrh	r3, [r3, #0]
 800bd2a:	b29b      	uxth	r3, r3
 800bd2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd34:	82bb      	strh	r3, [r7, #20]
 800bd36:	687a      	ldr	r2, [r7, #4]
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	781b      	ldrb	r3, [r3, #0]
 800bd3c:	009b      	lsls	r3, r3, #2
 800bd3e:	441a      	add	r2, r3
 800bd40:	8abb      	ldrh	r3, [r7, #20]
 800bd42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bd4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bd56:	687a      	ldr	r2, [r7, #4]
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	009b      	lsls	r3, r3, #2
 800bd5e:	4413      	add	r3, r2
 800bd60:	881b      	ldrh	r3, [r3, #0]
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bd68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd6c:	827b      	strh	r3, [r7, #18]
 800bd6e:	8a7b      	ldrh	r3, [r7, #18]
 800bd70:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bd74:	827b      	strh	r3, [r7, #18]
 800bd76:	8a7b      	ldrh	r3, [r7, #18]
 800bd78:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bd7c:	827b      	strh	r3, [r7, #18]
 800bd7e:	687a      	ldr	r2, [r7, #4]
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	009b      	lsls	r3, r3, #2
 800bd86:	441a      	add	r2, r3
 800bd88:	8a7b      	ldrh	r3, [r7, #18]
 800bd8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bd9e:	2300      	movs	r3, #0
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	371c      	adds	r7, #28
 800bda4:	46bd      	mov	sp, r7
 800bda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdaa:	4770      	bx	lr

0800bdac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800bdac:	b480      	push	{r7}
 800bdae:	b083      	sub	sp, #12
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800bdb8:	78fb      	ldrb	r3, [r7, #3]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d103      	bne.n	800bdc6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2280      	movs	r2, #128	@ 0x80
 800bdc2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800bdc6:	2300      	movs	r3, #0
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	370c      	adds	r7, #12
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd2:	4770      	bx	lr

0800bdd4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b083      	sub	sp, #12
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bde2:	b29b      	uxth	r3, r3
 800bde4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bde8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdec:	b29a      	uxth	r2, r3
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800bdf4:	2300      	movs	r3, #0
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	370c      	adds	r7, #12
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr

0800be02 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800be02:	b480      	push	{r7}
 800be04:	b085      	sub	sp, #20
 800be06:	af00      	add	r7, sp, #0
 800be08:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800be10:	b29b      	uxth	r3, r3
 800be12:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800be14:	68fb      	ldr	r3, [r7, #12]
}
 800be16:	4618      	mov	r0, r3
 800be18:	3714      	adds	r7, #20
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr

0800be22 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800be22:	b480      	push	{r7}
 800be24:	b08b      	sub	sp, #44	@ 0x2c
 800be26:	af00      	add	r7, sp, #0
 800be28:	60f8      	str	r0, [r7, #12]
 800be2a:	60b9      	str	r1, [r7, #8]
 800be2c:	4611      	mov	r1, r2
 800be2e:	461a      	mov	r2, r3
 800be30:	460b      	mov	r3, r1
 800be32:	80fb      	strh	r3, [r7, #6]
 800be34:	4613      	mov	r3, r2
 800be36:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800be38:	88bb      	ldrh	r3, [r7, #4]
 800be3a:	3301      	adds	r3, #1
 800be3c:	085b      	lsrs	r3, r3, #1
 800be3e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800be48:	88fa      	ldrh	r2, [r7, #6]
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	4413      	add	r3, r2
 800be4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800be52:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800be54:	69bb      	ldr	r3, [r7, #24]
 800be56:	627b      	str	r3, [r7, #36]	@ 0x24
 800be58:	e01c      	b.n	800be94 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800be5a:	69fb      	ldr	r3, [r7, #28]
 800be5c:	781b      	ldrb	r3, [r3, #0]
 800be5e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800be60:	69fb      	ldr	r3, [r7, #28]
 800be62:	3301      	adds	r3, #1
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	b21b      	sxth	r3, r3
 800be68:	021b      	lsls	r3, r3, #8
 800be6a:	b21a      	sxth	r2, r3
 800be6c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800be70:	4313      	orrs	r3, r2
 800be72:	b21b      	sxth	r3, r3
 800be74:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800be76:	6a3b      	ldr	r3, [r7, #32]
 800be78:	8a7a      	ldrh	r2, [r7, #18]
 800be7a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800be7c:	6a3b      	ldr	r3, [r7, #32]
 800be7e:	3302      	adds	r3, #2
 800be80:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	3301      	adds	r3, #1
 800be86:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800be88:	69fb      	ldr	r3, [r7, #28]
 800be8a:	3301      	adds	r3, #1
 800be8c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800be8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be90:	3b01      	subs	r3, #1
 800be92:	627b      	str	r3, [r7, #36]	@ 0x24
 800be94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be96:	2b00      	cmp	r3, #0
 800be98:	d1df      	bne.n	800be5a <USB_WritePMA+0x38>
  }
}
 800be9a:	bf00      	nop
 800be9c:	bf00      	nop
 800be9e:	372c      	adds	r7, #44	@ 0x2c
 800bea0:	46bd      	mov	sp, r7
 800bea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea6:	4770      	bx	lr

0800bea8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b08b      	sub	sp, #44	@ 0x2c
 800beac:	af00      	add	r7, sp, #0
 800beae:	60f8      	str	r0, [r7, #12]
 800beb0:	60b9      	str	r1, [r7, #8]
 800beb2:	4611      	mov	r1, r2
 800beb4:	461a      	mov	r2, r3
 800beb6:	460b      	mov	r3, r1
 800beb8:	80fb      	strh	r3, [r7, #6]
 800beba:	4613      	mov	r3, r2
 800bebc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800bebe:	88bb      	ldrh	r3, [r7, #4]
 800bec0:	085b      	lsrs	r3, r3, #1
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bece:	88fa      	ldrh	r2, [r7, #6]
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	4413      	add	r3, r2
 800bed4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bed8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800beda:	69bb      	ldr	r3, [r7, #24]
 800bedc:	627b      	str	r3, [r7, #36]	@ 0x24
 800bede:	e018      	b.n	800bf12 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800bee0:	6a3b      	ldr	r3, [r7, #32]
 800bee2:	881b      	ldrh	r3, [r3, #0]
 800bee4:	b29b      	uxth	r3, r3
 800bee6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800bee8:	6a3b      	ldr	r3, [r7, #32]
 800beea:	3302      	adds	r3, #2
 800beec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800beee:	693b      	ldr	r3, [r7, #16]
 800bef0:	b2da      	uxtb	r2, r3
 800bef2:	69fb      	ldr	r3, [r7, #28]
 800bef4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bef6:	69fb      	ldr	r3, [r7, #28]
 800bef8:	3301      	adds	r3, #1
 800befa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	0a1b      	lsrs	r3, r3, #8
 800bf00:	b2da      	uxtb	r2, r3
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800bf06:	69fb      	ldr	r3, [r7, #28]
 800bf08:	3301      	adds	r3, #1
 800bf0a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bf0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0e:	3b01      	subs	r3, #1
 800bf10:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d1e3      	bne.n	800bee0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800bf18:	88bb      	ldrh	r3, [r7, #4]
 800bf1a:	f003 0301 	and.w	r3, r3, #1
 800bf1e:	b29b      	uxth	r3, r3
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d007      	beq.n	800bf34 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800bf24:	6a3b      	ldr	r3, [r7, #32]
 800bf26:	881b      	ldrh	r3, [r3, #0]
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	b2da      	uxtb	r2, r3
 800bf30:	69fb      	ldr	r3, [r7, #28]
 800bf32:	701a      	strb	r2, [r3, #0]
  }
}
 800bf34:	bf00      	nop
 800bf36:	372c      	adds	r7, #44	@ 0x2c
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr

0800bf40 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
  if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800bf44:	4907      	ldr	r1, [pc, #28]	@ (800bf64 <MX_FATFS_Init+0x24>)
 800bf46:	4808      	ldr	r0, [pc, #32]	@ (800bf68 <MX_FATFS_Init+0x28>)
 800bf48:	f005 fd58 	bl	80119fc <FATFS_LinkDriver>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d002      	beq.n	800bf58 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800bf52:	f04f 33ff 	mov.w	r3, #4294967295
 800bf56:	e003      	b.n	800bf60 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800bf58:	4b04      	ldr	r3, [pc, #16]	@ (800bf6c <MX_FATFS_Init+0x2c>)
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800bf5e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	bd80      	pop	{r7, pc}
 800bf64:	20000628 	.word	0x20000628
 800bf68:	20000014 	.word	0x20000014
 800bf6c:	2000062c 	.word	0x2000062c

0800bf70 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b083      	sub	sp, #12
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	4603      	mov	r3, r0
 800bf78:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800bf7a:	4b06      	ldr	r3, [pc, #24]	@ (800bf94 <USER_initialize+0x24>)
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800bf80:	4b04      	ldr	r3, [pc, #16]	@ (800bf94 <USER_initialize+0x24>)
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800bf86:	4618      	mov	r0, r3
 800bf88:	370c      	adds	r7, #12
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf90:	4770      	bx	lr
 800bf92:	bf00      	nop
 800bf94:	20000011 	.word	0x20000011

0800bf98 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b083      	sub	sp, #12
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800bfa2:	4b06      	ldr	r3, [pc, #24]	@ (800bfbc <USER_status+0x24>)
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800bfa8:	4b04      	ldr	r3, [pc, #16]	@ (800bfbc <USER_status+0x24>)
 800bfaa:	781b      	ldrb	r3, [r3, #0]
 800bfac:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800bfae:	4618      	mov	r0, r3
 800bfb0:	370c      	adds	r7, #12
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb8:	4770      	bx	lr
 800bfba:	bf00      	nop
 800bfbc:	20000011 	.word	0x20000011

0800bfc0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800bfc0:	b480      	push	{r7}
 800bfc2:	b085      	sub	sp, #20
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	60b9      	str	r1, [r7, #8]
 800bfc8:	607a      	str	r2, [r7, #4]
 800bfca:	603b      	str	r3, [r7, #0]
 800bfcc:	4603      	mov	r3, r0
 800bfce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800bfd0:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3714      	adds	r7, #20
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr

0800bfde <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800bfde:	b480      	push	{r7}
 800bfe0:	b085      	sub	sp, #20
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	60b9      	str	r1, [r7, #8]
 800bfe6:	607a      	str	r2, [r7, #4]
 800bfe8:	603b      	str	r3, [r7, #0]
 800bfea:	4603      	mov	r3, r0
 800bfec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800bfee:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800bff0:	4618      	mov	r0, r3
 800bff2:	3714      	adds	r7, #20
 800bff4:	46bd      	mov	sp, r7
 800bff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffa:	4770      	bx	lr

0800bffc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800bffc:	b480      	push	{r7}
 800bffe:	b085      	sub	sp, #20
 800c000:	af00      	add	r7, sp, #0
 800c002:	4603      	mov	r3, r0
 800c004:	603a      	str	r2, [r7, #0]
 800c006:	71fb      	strb	r3, [r7, #7]
 800c008:	460b      	mov	r3, r1
 800c00a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c00c:	2301      	movs	r3, #1
 800c00e:	73fb      	strb	r3, [r7, #15]
    return res;
 800c010:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c012:	4618      	mov	r0, r3
 800c014:	3714      	adds	r7, #20
 800c016:	46bd      	mov	sp, r7
 800c018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01c:	4770      	bx	lr
	...

0800c020 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	460b      	mov	r3, r1
 800c02a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800c02c:	f44f 7021 	mov.w	r0, #644	@ 0x284
 800c030:	f007 f888 	bl	8013144 <USBD_static_malloc>
 800c034:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d109      	bne.n	800c050 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	32b0      	adds	r2, #176	@ 0xb0
 800c046:	2100      	movs	r1, #0
 800c048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c04c:	2302      	movs	r3, #2
 800c04e:	e06e      	b.n	800c12e <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	32b0      	adds	r2, #176	@ 0xb0
 800c05a:	68f9      	ldr	r1, [r7, #12]
 800c05c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	32b0      	adds	r2, #176	@ 0xb0
 800c06a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	7c1b      	ldrb	r3, [r3, #16]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d12b      	bne.n	800c0d4 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800c07c:	4b2e      	ldr	r3, [pc, #184]	@ (800c138 <USBD_MSC_Init+0x118>)
 800c07e:	7819      	ldrb	r1, [r3, #0]
 800c080:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c084:	2202      	movs	r2, #2
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f006 fee3 	bl	8012e52 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800c08c:	4b2a      	ldr	r3, [pc, #168]	@ (800c138 <USBD_MSC_Init+0x118>)
 800c08e:	781b      	ldrb	r3, [r3, #0]
 800c090:	f003 020f 	and.w	r2, r3, #15
 800c094:	6879      	ldr	r1, [r7, #4]
 800c096:	4613      	mov	r3, r2
 800c098:	009b      	lsls	r3, r3, #2
 800c09a:	4413      	add	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	440b      	add	r3, r1
 800c0a0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800c0a8:	4b24      	ldr	r3, [pc, #144]	@ (800c13c <USBD_MSC_Init+0x11c>)
 800c0aa:	7819      	ldrb	r1, [r3, #0]
 800c0ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c0b0:	2202      	movs	r2, #2
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f006 fecd 	bl	8012e52 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800c0b8:	4b20      	ldr	r3, [pc, #128]	@ (800c13c <USBD_MSC_Init+0x11c>)
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	f003 020f 	and.w	r2, r3, #15
 800c0c0:	6879      	ldr	r1, [r7, #4]
 800c0c2:	4613      	mov	r3, r2
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	4413      	add	r3, r2
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	440b      	add	r3, r1
 800c0cc:	3323      	adds	r3, #35	@ 0x23
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	701a      	strb	r2, [r3, #0]
 800c0d2:	e028      	b.n	800c126 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800c0d4:	4b18      	ldr	r3, [pc, #96]	@ (800c138 <USBD_MSC_Init+0x118>)
 800c0d6:	7819      	ldrb	r1, [r3, #0]
 800c0d8:	2340      	movs	r3, #64	@ 0x40
 800c0da:	2202      	movs	r2, #2
 800c0dc:	6878      	ldr	r0, [r7, #4]
 800c0de:	f006 feb8 	bl	8012e52 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800c0e2:	4b15      	ldr	r3, [pc, #84]	@ (800c138 <USBD_MSC_Init+0x118>)
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	f003 020f 	and.w	r2, r3, #15
 800c0ea:	6879      	ldr	r1, [r7, #4]
 800c0ec:	4613      	mov	r3, r2
 800c0ee:	009b      	lsls	r3, r3, #2
 800c0f0:	4413      	add	r3, r2
 800c0f2:	009b      	lsls	r3, r3, #2
 800c0f4:	440b      	add	r3, r1
 800c0f6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c0fa:	2201      	movs	r2, #1
 800c0fc:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800c0fe:	4b0f      	ldr	r3, [pc, #60]	@ (800c13c <USBD_MSC_Init+0x11c>)
 800c100:	7819      	ldrb	r1, [r3, #0]
 800c102:	2340      	movs	r3, #64	@ 0x40
 800c104:	2202      	movs	r2, #2
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	f006 fea3 	bl	8012e52 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800c10c:	4b0b      	ldr	r3, [pc, #44]	@ (800c13c <USBD_MSC_Init+0x11c>)
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	f003 020f 	and.w	r2, r3, #15
 800c114:	6879      	ldr	r1, [r7, #4]
 800c116:	4613      	mov	r3, r2
 800c118:	009b      	lsls	r3, r3, #2
 800c11a:	4413      	add	r3, r2
 800c11c:	009b      	lsls	r3, r3, #2
 800c11e:	440b      	add	r3, r1
 800c120:	3323      	adds	r3, #35	@ 0x23
 800c122:	2201      	movs	r2, #1
 800c124:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f000 fa30 	bl	800c58c <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800c12c:	2300      	movs	r3, #0
}
 800c12e:	4618      	mov	r0, r3
 800c130:	3710      	adds	r7, #16
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}
 800c136:	bf00      	nop
 800c138:	2000008b 	.word	0x2000008b
 800c13c:	2000008a 	.word	0x2000008a

0800c140 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b082      	sub	sp, #8
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
 800c148:	460b      	mov	r3, r1
 800c14a:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800c14c:	4b26      	ldr	r3, [pc, #152]	@ (800c1e8 <USBD_MSC_DeInit+0xa8>)
 800c14e:	781b      	ldrb	r3, [r3, #0]
 800c150:	4619      	mov	r1, r3
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f006 fea3 	bl	8012e9e <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800c158:	4b23      	ldr	r3, [pc, #140]	@ (800c1e8 <USBD_MSC_DeInit+0xa8>)
 800c15a:	781b      	ldrb	r3, [r3, #0]
 800c15c:	f003 020f 	and.w	r2, r3, #15
 800c160:	6879      	ldr	r1, [r7, #4]
 800c162:	4613      	mov	r3, r2
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	4413      	add	r3, r2
 800c168:	009b      	lsls	r3, r3, #2
 800c16a:	440b      	add	r3, r1
 800c16c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c170:	2200      	movs	r2, #0
 800c172:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800c174:	4b1d      	ldr	r3, [pc, #116]	@ (800c1ec <USBD_MSC_DeInit+0xac>)
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	4619      	mov	r1, r3
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	f006 fe8f 	bl	8012e9e <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800c180:	4b1a      	ldr	r3, [pc, #104]	@ (800c1ec <USBD_MSC_DeInit+0xac>)
 800c182:	781b      	ldrb	r3, [r3, #0]
 800c184:	f003 020f 	and.w	r2, r3, #15
 800c188:	6879      	ldr	r1, [r7, #4]
 800c18a:	4613      	mov	r3, r2
 800c18c:	009b      	lsls	r3, r3, #2
 800c18e:	4413      	add	r3, r2
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	440b      	add	r3, r1
 800c194:	3323      	adds	r3, #35	@ 0x23
 800c196:	2200      	movs	r2, #0
 800c198:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	32b0      	adds	r2, #176	@ 0xb0
 800c1a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d018      	beq.n	800c1de <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800c1ac:	6878      	ldr	r0, [r7, #4]
 800c1ae:	f000 fa6b 	bl	800c688 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	32b0      	adds	r2, #176	@ 0xb0
 800c1bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f006 ffcd 	bl	8013160 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	32b0      	adds	r2, #176	@ 0xb0
 800c1d0:	2100      	movs	r1, #0
 800c1d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2200      	movs	r2, #0
 800c1da:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c1de:	2300      	movs	r3, #0
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3708      	adds	r7, #8
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}
 800c1e8:	2000008b 	.word	0x2000008b
 800c1ec:	2000008a 	.word	0x2000008a

0800c1f0 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b086      	sub	sp, #24
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	32b0      	adds	r2, #176	@ 0xb0
 800c204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c208:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800c20a:	2300      	movs	r3, #0
 800c20c:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 800c20e:	2300      	movs	r3, #0
 800c210:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d101      	bne.n	800c21c <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800c218:	2303      	movs	r3, #3
 800c21a:	e0e5      	b.n	800c3e8 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	781b      	ldrb	r3, [r3, #0]
 800c220:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c224:	2b00      	cmp	r3, #0
 800c226:	d058      	beq.n	800c2da <USBD_MSC_Setup+0xea>
 800c228:	2b20      	cmp	r3, #32
 800c22a:	f040 80d5 	bne.w	800c3d8 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	785b      	ldrb	r3, [r3, #1]
 800c232:	2bfe      	cmp	r3, #254	@ 0xfe
 800c234:	d002      	beq.n	800c23c <USBD_MSC_Setup+0x4c>
 800c236:	2bff      	cmp	r3, #255	@ 0xff
 800c238:	d02f      	beq.n	800c29a <USBD_MSC_Setup+0xaa>
 800c23a:	e046      	b.n	800c2ca <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	885b      	ldrh	r3, [r3, #2]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d123      	bne.n	800c28c <USBD_MSC_Setup+0x9c>
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	88db      	ldrh	r3, [r3, #6]
 800c248:	2b01      	cmp	r3, #1
 800c24a:	d11f      	bne.n	800c28c <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800c252:	2b00      	cmp	r3, #0
 800c254:	da1a      	bge.n	800c28c <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	33b0      	adds	r3, #176	@ 0xb0
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	4413      	add	r3, r2
 800c264:	685b      	ldr	r3, [r3, #4]
 800c266:	699b      	ldr	r3, [r3, #24]
 800c268:	4798      	blx	r3
 800c26a:	4603      	mov	r3, r0
 800c26c:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	2b02      	cmp	r3, #2
 800c272:	bf28      	it	cs
 800c274:	2302      	movcs	r3, #2
 800c276:	461a      	mov	r2, r3
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	2201      	movs	r2, #1
 800c280:	4619      	mov	r1, r3
 800c282:	6878      	ldr	r0, [r7, #4]
 800c284:	f003 f9a2 	bl	800f5cc <USBD_CtlSendData>
 800c288:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c28a:	e025      	b.n	800c2d8 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800c28c:	6839      	ldr	r1, [r7, #0]
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f003 f91f 	bl	800f4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800c294:	2303      	movs	r3, #3
 800c296:	75fb      	strb	r3, [r7, #23]
          break;
 800c298:	e01e      	b.n	800c2d8 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	885b      	ldrh	r3, [r3, #2]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d10c      	bne.n	800c2bc <USBD_MSC_Setup+0xcc>
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	88db      	ldrh	r3, [r3, #6]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d108      	bne.n	800c2bc <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	db03      	blt.n	800c2bc <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	f000 f9b3 	bl	800c620 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c2ba:	e00d      	b.n	800c2d8 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800c2bc:	6839      	ldr	r1, [r7, #0]
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f003 f907 	bl	800f4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800c2c4:	2303      	movs	r3, #3
 800c2c6:	75fb      	strb	r3, [r7, #23]
          break;
 800c2c8:	e006      	b.n	800c2d8 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 800c2ca:	6839      	ldr	r1, [r7, #0]
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f003 f900 	bl	800f4d2 <USBD_CtlError>
          ret = USBD_FAIL;
 800c2d2:	2303      	movs	r3, #3
 800c2d4:	75fb      	strb	r3, [r7, #23]
          break;
 800c2d6:	bf00      	nop
      }
      break;
 800c2d8:	e085      	b.n	800c3e6 <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	785b      	ldrb	r3, [r3, #1]
 800c2de:	2b0b      	cmp	r3, #11
 800c2e0:	d871      	bhi.n	800c3c6 <USBD_MSC_Setup+0x1d6>
 800c2e2:	a201      	add	r2, pc, #4	@ (adr r2, 800c2e8 <USBD_MSC_Setup+0xf8>)
 800c2e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2e8:	0800c319 	.word	0x0800c319
 800c2ec:	0800c395 	.word	0x0800c395
 800c2f0:	0800c3c7 	.word	0x0800c3c7
 800c2f4:	0800c3c7 	.word	0x0800c3c7
 800c2f8:	0800c3c7 	.word	0x0800c3c7
 800c2fc:	0800c3c7 	.word	0x0800c3c7
 800c300:	0800c3c7 	.word	0x0800c3c7
 800c304:	0800c3c7 	.word	0x0800c3c7
 800c308:	0800c3c7 	.word	0x0800c3c7
 800c30c:	0800c3c7 	.word	0x0800c3c7
 800c310:	0800c343 	.word	0x0800c343
 800c314:	0800c36d 	.word	0x0800c36d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c31e:	b2db      	uxtb	r3, r3
 800c320:	2b03      	cmp	r3, #3
 800c322:	d107      	bne.n	800c334 <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c324:	f107 030a 	add.w	r3, r7, #10
 800c328:	2202      	movs	r2, #2
 800c32a:	4619      	mov	r1, r3
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	f003 f94d 	bl	800f5cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c332:	e050      	b.n	800c3d6 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800c334:	6839      	ldr	r1, [r7, #0]
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f003 f8cb 	bl	800f4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800c33c:	2303      	movs	r3, #3
 800c33e:	75fb      	strb	r3, [r7, #23]
          break;
 800c340:	e049      	b.n	800c3d6 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c348:	b2db      	uxtb	r3, r3
 800c34a:	2b03      	cmp	r3, #3
 800c34c:	d107      	bne.n	800c35e <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	3304      	adds	r3, #4
 800c352:	2201      	movs	r2, #1
 800c354:	4619      	mov	r1, r3
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f003 f938 	bl	800f5cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c35c:	e03b      	b.n	800c3d6 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800c35e:	6839      	ldr	r1, [r7, #0]
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f003 f8b6 	bl	800f4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800c366:	2303      	movs	r3, #3
 800c368:	75fb      	strb	r3, [r7, #23]
          break;
 800c36a:	e034      	b.n	800c3d6 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c372:	b2db      	uxtb	r3, r3
 800c374:	2b03      	cmp	r3, #3
 800c376:	d106      	bne.n	800c386 <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	885b      	ldrh	r3, [r3, #2]
 800c37c:	b2db      	uxtb	r3, r3
 800c37e:	461a      	mov	r2, r3
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c384:	e027      	b.n	800c3d6 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800c386:	6839      	ldr	r1, [r7, #0]
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f003 f8a2 	bl	800f4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800c38e:	2303      	movs	r3, #3
 800c390:	75fb      	strb	r3, [r7, #23]
          break;
 800c392:	e020      	b.n	800c3d6 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c39a:	b2db      	uxtb	r3, r3
 800c39c:	2b03      	cmp	r3, #3
 800c39e:	d119      	bne.n	800c3d4 <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	885b      	ldrh	r3, [r3, #2]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d115      	bne.n	800c3d4 <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	889b      	ldrh	r3, [r3, #4]
 800c3ac:	b2db      	uxtb	r3, r3
 800c3ae:	4619      	mov	r1, r3
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f006 fd93 	bl	8012edc <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	889b      	ldrh	r3, [r3, #4]
 800c3ba:	b2db      	uxtb	r3, r3
 800c3bc:	4619      	mov	r1, r3
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f000 fb30 	bl	800ca24 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800c3c4:	e006      	b.n	800c3d4 <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 800c3c6:	6839      	ldr	r1, [r7, #0]
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	f003 f882 	bl	800f4d2 <USBD_CtlError>
          ret = USBD_FAIL;
 800c3ce:	2303      	movs	r3, #3
 800c3d0:	75fb      	strb	r3, [r7, #23]
          break;
 800c3d2:	e000      	b.n	800c3d6 <USBD_MSC_Setup+0x1e6>
          break;
 800c3d4:	bf00      	nop
      }
      break;
 800c3d6:	e006      	b.n	800c3e6 <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 800c3d8:	6839      	ldr	r1, [r7, #0]
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	f003 f879 	bl	800f4d2 <USBD_CtlError>
      ret = USBD_FAIL;
 800c3e0:	2303      	movs	r3, #3
 800c3e2:	75fb      	strb	r3, [r7, #23]
      break;
 800c3e4:	bf00      	nop
  }

  return (uint8_t)ret;
 800c3e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3718      	adds	r7, #24
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}

0800c3f0 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b082      	sub	sp, #8
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
 800c3f8:	460b      	mov	r3, r1
 800c3fa:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800c3fc:	78fb      	ldrb	r3, [r7, #3]
 800c3fe:	4619      	mov	r1, r3
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f000 f959 	bl	800c6b8 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800c406:	2300      	movs	r3, #0
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3708      	adds	r7, #8
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b082      	sub	sp, #8
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	460b      	mov	r3, r1
 800c41a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800c41c:	78fb      	ldrb	r3, [r7, #3]
 800c41e:	4619      	mov	r1, r3
 800c420:	6878      	ldr	r0, [r7, #4]
 800c422:	f000 f983 	bl	800c72c <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800c426:	2300      	movs	r3, #0
}
 800c428:	4618      	mov	r0, r3
 800c42a:	3708      	adds	r7, #8
 800c42c:	46bd      	mov	sp, r7
 800c42e:	bd80      	pop	{r7, pc}

0800c430 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b084      	sub	sp, #16
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800c438:	2181      	movs	r1, #129	@ 0x81
 800c43a:	4812      	ldr	r0, [pc, #72]	@ (800c484 <USBD_MSC_GetHSCfgDesc+0x54>)
 800c43c:	f002 f9e7 	bl	800e80e <USBD_GetEpDesc>
 800c440:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800c442:	2101      	movs	r1, #1
 800c444:	480f      	ldr	r0, [pc, #60]	@ (800c484 <USBD_MSC_GetHSCfgDesc+0x54>)
 800c446:	f002 f9e2 	bl	800e80e <USBD_GetEpDesc>
 800c44a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d006      	beq.n	800c460 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	2200      	movs	r2, #0
 800c456:	711a      	strb	r2, [r3, #4]
 800c458:	2200      	movs	r2, #0
 800c45a:	f042 0202 	orr.w	r2, r2, #2
 800c45e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d006      	beq.n	800c474 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800c466:	68bb      	ldr	r3, [r7, #8]
 800c468:	2200      	movs	r2, #0
 800c46a:	711a      	strb	r2, [r3, #4]
 800c46c:	2200      	movs	r2, #0
 800c46e:	f042 0202 	orr.w	r2, r2, #2
 800c472:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2220      	movs	r2, #32
 800c478:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800c47a:	4b02      	ldr	r3, [pc, #8]	@ (800c484 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3710      	adds	r7, #16
 800c480:	46bd      	mov	sp, r7
 800c482:	bd80      	pop	{r7, pc}
 800c484:	20000060 	.word	0x20000060

0800c488 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b084      	sub	sp, #16
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800c490:	2181      	movs	r1, #129	@ 0x81
 800c492:	4812      	ldr	r0, [pc, #72]	@ (800c4dc <USBD_MSC_GetFSCfgDesc+0x54>)
 800c494:	f002 f9bb 	bl	800e80e <USBD_GetEpDesc>
 800c498:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800c49a:	2101      	movs	r1, #1
 800c49c:	480f      	ldr	r0, [pc, #60]	@ (800c4dc <USBD_MSC_GetFSCfgDesc+0x54>)
 800c49e:	f002 f9b6 	bl	800e80e <USBD_GetEpDesc>
 800c4a2:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d006      	beq.n	800c4b8 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c4b2:	711a      	strb	r2, [r3, #4]
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d006      	beq.n	800c4cc <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c4c6:	711a      	strb	r2, [r3, #4]
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2220      	movs	r2, #32
 800c4d0:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800c4d2:	4b02      	ldr	r3, [pc, #8]	@ (800c4dc <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3710      	adds	r7, #16
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}
 800c4dc:	20000060 	.word	0x20000060

0800c4e0 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800c4e8:	2181      	movs	r1, #129	@ 0x81
 800c4ea:	4812      	ldr	r0, [pc, #72]	@ (800c534 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800c4ec:	f002 f98f 	bl	800e80e <USBD_GetEpDesc>
 800c4f0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800c4f2:	2101      	movs	r1, #1
 800c4f4:	480f      	ldr	r0, [pc, #60]	@ (800c534 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800c4f6:	f002 f98a 	bl	800e80e <USBD_GetEpDesc>
 800c4fa:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d006      	beq.n	800c510 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	2200      	movs	r2, #0
 800c506:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c50a:	711a      	strb	r2, [r3, #4]
 800c50c:	2200      	movs	r2, #0
 800c50e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d006      	beq.n	800c524 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	2200      	movs	r2, #0
 800c51a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c51e:	711a      	strb	r2, [r3, #4]
 800c520:	2200      	movs	r2, #0
 800c522:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2220      	movs	r2, #32
 800c528:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800c52a:	4b02      	ldr	r3, [pc, #8]	@ (800c534 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3710      	adds	r7, #16
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	20000060 	.word	0x20000060

0800c538 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c538:	b480      	push	{r7}
 800c53a:	b083      	sub	sp, #12
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	220a      	movs	r2, #10
 800c544:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800c546:	4b03      	ldr	r3, [pc, #12]	@ (800c554 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c548:	4618      	mov	r0, r3
 800c54a:	370c      	adds	r7, #12
 800c54c:	46bd      	mov	sp, r7
 800c54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c552:	4770      	bx	lr
 800c554:	20000080 	.word	0x20000080

0800c558 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800c558:	b480      	push	{r7}
 800c55a:	b083      	sub	sp, #12
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
 800c560:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d101      	bne.n	800c56c <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c568:	2303      	movs	r3, #3
 800c56a:	e009      	b.n	800c580 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c572:	687a      	ldr	r2, [r7, #4]
 800c574:	33b0      	adds	r3, #176	@ 0xb0
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	4413      	add	r3, r2
 800c57a:	683a      	ldr	r2, [r7, #0]
 800c57c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c57e:	2300      	movs	r3, #0
}
 800c580:	4618      	mov	r0, r3
 800c582:	370c      	adds	r7, #12
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr

0800c58c <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b084      	sub	sp, #16
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	32b0      	adds	r2, #176	@ 0xb0
 800c59e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5a2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d032      	beq.n	800c610 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c5d4:	687a      	ldr	r2, [r7, #4]
 800c5d6:	33b0      	adds	r3, #176	@ 0xb0
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4413      	add	r3, r2
 800c5dc:	685b      	ldr	r3, [r3, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	2000      	movs	r0, #0
 800c5e2:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800c5e4:	4b0c      	ldr	r3, [pc, #48]	@ (800c618 <MSC_BOT_Init+0x8c>)
 800c5e6:	781b      	ldrb	r3, [r3, #0]
 800c5e8:	4619      	mov	r1, r3
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f006 fc76 	bl	8012edc <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800c5f0:	4b0a      	ldr	r3, [pc, #40]	@ (800c61c <MSC_BOT_Init+0x90>)
 800c5f2:	781b      	ldrb	r3, [r3, #0]
 800c5f4:	4619      	mov	r1, r3
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	f006 fc70 	bl	8012edc <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800c5fc:	4b06      	ldr	r3, [pc, #24]	@ (800c618 <MSC_BOT_Init+0x8c>)
 800c5fe:	7819      	ldrb	r1, [r3, #0]
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800c606:	231f      	movs	r3, #31
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f006 fd30 	bl	801306e <USBD_LL_PrepareReceive>
 800c60e:	e000      	b.n	800c612 <MSC_BOT_Init+0x86>
    return;
 800c610:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800c612:	3710      	adds	r7, #16
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}
 800c618:	2000008b 	.word	0x2000008b
 800c61c:	2000008a 	.word	0x2000008a

0800c620 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b084      	sub	sp, #16
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	32b0      	adds	r2, #176	@ 0xb0
 800c632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c636:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d01b      	beq.n	800c676 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2200      	movs	r2, #0
 800c642:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	2201      	movs	r2, #1
 800c648:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800c64a:	4b0d      	ldr	r3, [pc, #52]	@ (800c680 <MSC_BOT_Reset+0x60>)
 800c64c:	781b      	ldrb	r3, [r3, #0]
 800c64e:	4619      	mov	r1, r3
 800c650:	6878      	ldr	r0, [r7, #4]
 800c652:	f006 fc81 	bl	8012f58 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800c656:	4b0b      	ldr	r3, [pc, #44]	@ (800c684 <MSC_BOT_Reset+0x64>)
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	4619      	mov	r1, r3
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f006 fc7b 	bl	8012f58 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800c662:	4b08      	ldr	r3, [pc, #32]	@ (800c684 <MSC_BOT_Reset+0x64>)
 800c664:	7819      	ldrb	r1, [r3, #0]
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800c66c:	231f      	movs	r3, #31
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f006 fcfd 	bl	801306e <USBD_LL_PrepareReceive>
 800c674:	e000      	b.n	800c678 <MSC_BOT_Reset+0x58>
    return;
 800c676:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800c678:	3710      	adds	r7, #16
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
 800c67e:	bf00      	nop
 800c680:	2000008a 	.word	0x2000008a
 800c684:	2000008b 	.word	0x2000008b

0800c688 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	32b0      	adds	r2, #176	@ 0xb0
 800c69a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c69e:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d002      	beq.n	800c6ac <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	721a      	strb	r2, [r3, #8]
  }
}
 800c6ac:	bf00      	nop
 800c6ae:	3714      	adds	r7, #20
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b6:	4770      	bx	lr

0800c6b8 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	32b0      	adds	r2, #176	@ 0xb0
 800c6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6d2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d020      	beq.n	800c71c <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	7a1b      	ldrb	r3, [r3, #8]
 800c6de:	2b02      	cmp	r3, #2
 800c6e0:	d005      	beq.n	800c6ee <MSC_BOT_DataIn+0x36>
 800c6e2:	2b02      	cmp	r3, #2
 800c6e4:	db1c      	blt.n	800c720 <MSC_BOT_DataIn+0x68>
 800c6e6:	3b03      	subs	r3, #3
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d819      	bhi.n	800c720 <MSC_BOT_DataIn+0x68>
 800c6ec:	e011      	b.n	800c712 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800c6fa:	461a      	mov	r2, r3
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f000 f9cb 	bl	800ca98 <SCSI_ProcessCmd>
 800c702:	4603      	mov	r3, r0
 800c704:	2b00      	cmp	r3, #0
 800c706:	da0d      	bge.n	800c724 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c708:	2101      	movs	r1, #1
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f000 f90e 	bl	800c92c <MSC_BOT_SendCSW>
      }
      break;
 800c710:	e008      	b.n	800c724 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800c712:	2100      	movs	r1, #0
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f000 f909 	bl	800c92c <MSC_BOT_SendCSW>
      break;
 800c71a:	e004      	b.n	800c726 <MSC_BOT_DataIn+0x6e>
    return;
 800c71c:	bf00      	nop
 800c71e:	e002      	b.n	800c726 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800c720:	bf00      	nop
 800c722:	e000      	b.n	800c726 <MSC_BOT_DataIn+0x6e>
      break;
 800c724:	bf00      	nop
  }
}
 800c726:	3710      	adds	r7, #16
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}

0800c72c <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b084      	sub	sp, #16
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
 800c734:	460b      	mov	r3, r1
 800c736:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	32b0      	adds	r2, #176	@ 0xb0
 800c742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c746:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d01c      	beq.n	800c788 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	7a1b      	ldrb	r3, [r3, #8]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d002      	beq.n	800c75c <MSC_BOT_DataOut+0x30>
 800c756:	2b01      	cmp	r3, #1
 800c758:	d004      	beq.n	800c764 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800c75a:	e018      	b.n	800c78e <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f000 f819 	bl	800c794 <MSC_BOT_CBW_Decode>
      break;
 800c762:	e014      	b.n	800c78e <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800c770:	461a      	mov	r2, r3
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f000 f990 	bl	800ca98 <SCSI_ProcessCmd>
 800c778:	4603      	mov	r3, r0
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	da06      	bge.n	800c78c <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c77e:	2101      	movs	r1, #1
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f000 f8d3 	bl	800c92c <MSC_BOT_SendCSW>
      break;
 800c786:	e001      	b.n	800c78c <MSC_BOT_DataOut+0x60>
    return;
 800c788:	bf00      	nop
 800c78a:	e000      	b.n	800c78e <MSC_BOT_DataOut+0x62>
      break;
 800c78c:	bf00      	nop
  }
}
 800c78e:	3710      	adds	r7, #16
 800c790:	46bd      	mov	sp, r7
 800c792:	bd80      	pop	{r7, pc}

0800c794 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b084      	sub	sp, #16
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	32b0      	adds	r2, #176	@ 0xb0
 800c7a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7aa:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d07c      	beq.n	800c8ac <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800c7ca:	4b3b      	ldr	r3, [pc, #236]	@ (800c8b8 <MSC_BOT_CBW_Decode+0x124>)
 800c7cc:	781b      	ldrb	r3, [r3, #0]
 800c7ce:	4619      	mov	r1, r3
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f006 fc6d 	bl	80130b0 <USBD_LL_GetRxDataSize>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	2b1f      	cmp	r3, #31
 800c7da:	d117      	bne.n	800c80c <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800c7e2:	4a36      	ldr	r2, [pc, #216]	@ (800c8bc <MSC_BOT_CBW_Decode+0x128>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d111      	bne.n	800c80c <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 800c7ee:	461a      	mov	r2, r3
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d809      	bhi.n	800c80c <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d004      	beq.n	800c80c <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800c808:	2b10      	cmp	r3, #16
 800c80a:	d90e      	bls.n	800c82a <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c812:	2320      	movs	r3, #32
 800c814:	2205      	movs	r2, #5
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f000 fe85 	bl	800d526 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	2202      	movs	r2, #2
 800c820:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	f000 f8bc 	bl	800c9a0 <MSC_BOT_Abort>
 800c828:	e043      	b.n	800c8b2 <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800c836:	461a      	mov	r2, r3
 800c838:	6878      	ldr	r0, [r7, #4]
 800c83a:	f000 f92d 	bl	800ca98 <SCSI_ProcessCmd>
 800c83e:	4603      	mov	r3, r0
 800c840:	2b00      	cmp	r3, #0
 800c842:	da0c      	bge.n	800c85e <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	7a1b      	ldrb	r3, [r3, #8]
 800c848:	2b05      	cmp	r3, #5
 800c84a:	d104      	bne.n	800c856 <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c84c:	2101      	movs	r1, #1
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f000 f86c 	bl	800c92c <MSC_BOT_SendCSW>
 800c854:	e02d      	b.n	800c8b2 <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f000 f8a2 	bl	800c9a0 <MSC_BOT_Abort>
 800c85c:	e029      	b.n	800c8b2 <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	7a1b      	ldrb	r3, [r3, #8]
 800c862:	2b02      	cmp	r3, #2
 800c864:	d024      	beq.n	800c8b0 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c86a:	2b01      	cmp	r3, #1
 800c86c:	d020      	beq.n	800c8b0 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c872:	2b03      	cmp	r3, #3
 800c874:	d01c      	beq.n	800c8b0 <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	68db      	ldr	r3, [r3, #12]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d009      	beq.n	800c892 <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	f103 0110 	add.w	r1, r3, #16
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	68db      	ldr	r3, [r3, #12]
 800c888:	461a      	mov	r2, r3
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f000 f818 	bl	800c8c0 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800c890:	e00f      	b.n	800c8b2 <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	68db      	ldr	r3, [r3, #12]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d104      	bne.n	800c8a4 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800c89a:	2100      	movs	r1, #0
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f000 f845 	bl	800c92c <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800c8a2:	e006      	b.n	800c8b2 <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	f000 f87b 	bl	800c9a0 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800c8aa:	e002      	b.n	800c8b2 <MSC_BOT_CBW_Decode+0x11e>
    return;
 800c8ac:	bf00      	nop
 800c8ae:	e000      	b.n	800c8b2 <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 800c8b0:	bf00      	nop
    }
  }
}
 800c8b2:	3710      	adds	r7, #16
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	bd80      	pop	{r7, pc}
 800c8b8:	2000008b 	.word	0x2000008b
 800c8bc:	43425355 	.word	0x43425355

0800c8c0 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b086      	sub	sp, #24
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	60f8      	str	r0, [r7, #12]
 800c8c8:	60b9      	str	r1, [r7, #8]
 800c8ca:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	32b0      	adds	r2, #176	@ 0xb0
 800c8d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8da:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d01e      	beq.n	800c920 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800c8e2:	697b      	ldr	r3, [r7, #20]
 800c8e4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	bf28      	it	cs
 800c8ee:	4613      	movcs	r3, r2
 800c8f0:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	1ad2      	subs	r2, r2, r3
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800c902:	697b      	ldr	r3, [r7, #20]
 800c904:	2200      	movs	r2, #0
 800c906:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	2204      	movs	r2, #4
 800c90e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800c910:	4b05      	ldr	r3, [pc, #20]	@ (800c928 <MSC_BOT_SendData+0x68>)
 800c912:	7819      	ldrb	r1, [r3, #0]
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	68ba      	ldr	r2, [r7, #8]
 800c918:	68f8      	ldr	r0, [r7, #12]
 800c91a:	f006 fb87 	bl	801302c <USBD_LL_Transmit>
 800c91e:	e000      	b.n	800c922 <MSC_BOT_SendData+0x62>
    return;
 800c920:	bf00      	nop
}
 800c922:	3718      	adds	r7, #24
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}
 800c928:	2000008a 	.word	0x2000008a

0800c92c <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b084      	sub	sp, #16
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
 800c934:	460b      	mov	r3, r1
 800c936:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	32b0      	adds	r2, #176	@ 0xb0
 800c942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c946:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d01d      	beq.n	800c98a <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	4a10      	ldr	r2, [pc, #64]	@ (800c994 <MSC_BOT_SendCSW+0x68>)
 800c952:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	78fa      	ldrb	r2, [r7, #3]
 800c95a:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	2200      	movs	r2, #0
 800c962:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800c964:	4b0c      	ldr	r3, [pc, #48]	@ (800c998 <MSC_BOT_SendCSW+0x6c>)
 800c966:	7819      	ldrb	r1, [r3, #0]
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800c96e:	230d      	movs	r3, #13
 800c970:	6878      	ldr	r0, [r7, #4]
 800c972:	f006 fb5b 	bl	801302c <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800c976:	4b09      	ldr	r3, [pc, #36]	@ (800c99c <MSC_BOT_SendCSW+0x70>)
 800c978:	7819      	ldrb	r1, [r3, #0]
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800c980:	231f      	movs	r3, #31
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f006 fb73 	bl	801306e <USBD_LL_PrepareReceive>
 800c988:	e000      	b.n	800c98c <MSC_BOT_SendCSW+0x60>
    return;
 800c98a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800c98c:	3710      	adds	r7, #16
 800c98e:	46bd      	mov	sp, r7
 800c990:	bd80      	pop	{r7, pc}
 800c992:	bf00      	nop
 800c994:	53425355 	.word	0x53425355
 800c998:	2000008a 	.word	0x2000008a
 800c99c:	2000008b 	.word	0x2000008b

0800c9a0 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b084      	sub	sp, #16
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	32b0      	adds	r2, #176	@ 0xb0
 800c9b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9b6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d02a      	beq.n	800ca14 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d10e      	bne.n	800c9e6 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d009      	beq.n	800c9e6 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d105      	bne.n	800c9e6 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800c9da:	4b10      	ldr	r3, [pc, #64]	@ (800ca1c <MSC_BOT_Abort+0x7c>)
 800c9dc:	781b      	ldrb	r3, [r3, #0]
 800c9de:	4619      	mov	r1, r3
 800c9e0:	6878      	ldr	r0, [r7, #4]
 800c9e2:	f006 fa9a 	bl	8012f1a <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c9e6:	4b0e      	ldr	r3, [pc, #56]	@ (800ca20 <MSC_BOT_Abort+0x80>)
 800c9e8:	781b      	ldrb	r3, [r3, #0]
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f006 fa94 	bl	8012f1a <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	7a5b      	ldrb	r3, [r3, #9]
 800c9f6:	2b02      	cmp	r3, #2
 800c9f8:	d10d      	bne.n	800ca16 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c9fa:	4b09      	ldr	r3, [pc, #36]	@ (800ca20 <MSC_BOT_Abort+0x80>)
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	4619      	mov	r1, r3
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f006 fa8a 	bl	8012f1a <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800ca06:	4b05      	ldr	r3, [pc, #20]	@ (800ca1c <MSC_BOT_Abort+0x7c>)
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f006 fa84 	bl	8012f1a <USBD_LL_StallEP>
 800ca12:	e000      	b.n	800ca16 <MSC_BOT_Abort+0x76>
    return;
 800ca14:	bf00      	nop
  }
}
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}
 800ca1c:	2000008b 	.word	0x2000008b
 800ca20:	2000008a 	.word	0x2000008a

0800ca24 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b084      	sub	sp, #16
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
 800ca2c:	460b      	mov	r3, r1
 800ca2e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	32b0      	adds	r2, #176	@ 0xb0
 800ca3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca3e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d01d      	beq.n	800ca82 <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	7a5b      	ldrb	r3, [r3, #9]
 800ca4a:	2b02      	cmp	r3, #2
 800ca4c:	d10c      	bne.n	800ca68 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800ca4e:	4b10      	ldr	r3, [pc, #64]	@ (800ca90 <MSC_BOT_CplClrFeature+0x6c>)
 800ca50:	781b      	ldrb	r3, [r3, #0]
 800ca52:	4619      	mov	r1, r3
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f006 fa60 	bl	8012f1a <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800ca5a:	4b0e      	ldr	r3, [pc, #56]	@ (800ca94 <MSC_BOT_CplClrFeature+0x70>)
 800ca5c:	781b      	ldrb	r3, [r3, #0]
 800ca5e:	4619      	mov	r1, r3
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f006 fa5a 	bl	8012f1a <USBD_LL_StallEP>
 800ca66:	e00f      	b.n	800ca88 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800ca68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	da0a      	bge.n	800ca86 <MSC_BOT_CplClrFeature+0x62>
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	7a5b      	ldrb	r3, [r3, #9]
 800ca74:	2b01      	cmp	r3, #1
 800ca76:	d006      	beq.n	800ca86 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800ca78:	2101      	movs	r1, #1
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f7ff ff56 	bl	800c92c <MSC_BOT_SendCSW>
 800ca80:	e002      	b.n	800ca88 <MSC_BOT_CplClrFeature+0x64>
    return;
 800ca82:	bf00      	nop
 800ca84:	e000      	b.n	800ca88 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800ca86:	bf00      	nop
  }
}
 800ca88:	3710      	adds	r7, #16
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
 800ca8e:	bf00      	nop
 800ca90:	2000008a 	.word	0x2000008a
 800ca94:	2000008b 	.word	0x2000008b

0800ca98 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b086      	sub	sp, #24
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	60f8      	str	r0, [r7, #12]
 800caa0:	460b      	mov	r3, r1
 800caa2:	607a      	str	r2, [r7, #4]
 800caa4:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	32b0      	adds	r2, #176	@ 0xb0
 800cab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cab4:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d102      	bne.n	800cac2 <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800cabc:	f04f 33ff 	mov.w	r3, #4294967295
 800cac0:	e18f      	b.n	800cde2 <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	781b      	ldrb	r3, [r3, #0]
 800cac6:	2b5a      	cmp	r3, #90	@ 0x5a
 800cac8:	f300 80e0 	bgt.w	800cc8c <SCSI_ProcessCmd+0x1f4>
 800cacc:	2b00      	cmp	r3, #0
 800cace:	da21      	bge.n	800cb14 <SCSI_ProcessCmd+0x7c>
 800cad0:	e17c      	b.n	800cdcc <SCSI_ProcessCmd+0x334>
 800cad2:	3b9e      	subs	r3, #158	@ 0x9e
 800cad4:	2b0c      	cmp	r3, #12
 800cad6:	f200 8179 	bhi.w	800cdcc <SCSI_ProcessCmd+0x334>
 800cada:	a201      	add	r2, pc, #4	@ (adr r2, 800cae0 <SCSI_ProcessCmd+0x48>)
 800cadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cae0:	0800cd3d 	.word	0x0800cd3d
 800cae4:	0800cdcd 	.word	0x0800cdcd
 800cae8:	0800cda9 	.word	0x0800cda9
 800caec:	0800cdcd 	.word	0x0800cdcd
 800caf0:	0800cdcd 	.word	0x0800cdcd
 800caf4:	0800cdcd 	.word	0x0800cdcd
 800caf8:	0800cdcd 	.word	0x0800cdcd
 800cafc:	0800cdcd 	.word	0x0800cdcd
 800cb00:	0800cdcd 	.word	0x0800cdcd
 800cb04:	0800cdcd 	.word	0x0800cdcd
 800cb08:	0800cd61 	.word	0x0800cd61
 800cb0c:	0800cdcd 	.word	0x0800cdcd
 800cb10:	0800cd85 	.word	0x0800cd85
 800cb14:	2b5a      	cmp	r3, #90	@ 0x5a
 800cb16:	f200 8159 	bhi.w	800cdcc <SCSI_ProcessCmd+0x334>
 800cb1a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb20 <SCSI_ProcessCmd+0x88>)
 800cb1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb20:	0800cc9b 	.word	0x0800cc9b
 800cb24:	0800cdcd 	.word	0x0800cdcd
 800cb28:	0800cdcd 	.word	0x0800cdcd
 800cb2c:	0800ccad 	.word	0x0800ccad
 800cb30:	0800cdcd 	.word	0x0800cdcd
 800cb34:	0800cdcd 	.word	0x0800cdcd
 800cb38:	0800cdcd 	.word	0x0800cdcd
 800cb3c:	0800cdcd 	.word	0x0800cdcd
 800cb40:	0800cdcd 	.word	0x0800cdcd
 800cb44:	0800cdcd 	.word	0x0800cdcd
 800cb48:	0800cdcd 	.word	0x0800cdcd
 800cb4c:	0800cdcd 	.word	0x0800cdcd
 800cb50:	0800cdcd 	.word	0x0800cdcd
 800cb54:	0800cdcd 	.word	0x0800cdcd
 800cb58:	0800cdcd 	.word	0x0800cdcd
 800cb5c:	0800cdcd 	.word	0x0800cdcd
 800cb60:	0800cdcd 	.word	0x0800cdcd
 800cb64:	0800cdcd 	.word	0x0800cdcd
 800cb68:	0800ccbf 	.word	0x0800ccbf
 800cb6c:	0800cdcd 	.word	0x0800cdcd
 800cb70:	0800cdcd 	.word	0x0800cdcd
 800cb74:	0800cdcd 	.word	0x0800cdcd
 800cb78:	0800cdcd 	.word	0x0800cdcd
 800cb7c:	0800cdcd 	.word	0x0800cdcd
 800cb80:	0800cdcd 	.word	0x0800cdcd
 800cb84:	0800cdcd 	.word	0x0800cdcd
 800cb88:	0800ccf5 	.word	0x0800ccf5
 800cb8c:	0800ccd1 	.word	0x0800ccd1
 800cb90:	0800cdbb 	.word	0x0800cdbb
 800cb94:	0800cdcd 	.word	0x0800cdcd
 800cb98:	0800cce3 	.word	0x0800cce3
 800cb9c:	0800cdcd 	.word	0x0800cdcd
 800cba0:	0800cdcd 	.word	0x0800cdcd
 800cba4:	0800cdcd 	.word	0x0800cdcd
 800cba8:	0800cdcd 	.word	0x0800cdcd
 800cbac:	0800cd19 	.word	0x0800cd19
 800cbb0:	0800cdcd 	.word	0x0800cdcd
 800cbb4:	0800cd2b 	.word	0x0800cd2b
 800cbb8:	0800cdcd 	.word	0x0800cdcd
 800cbbc:	0800cdcd 	.word	0x0800cdcd
 800cbc0:	0800cd4f 	.word	0x0800cd4f
 800cbc4:	0800cdcd 	.word	0x0800cdcd
 800cbc8:	0800cd73 	.word	0x0800cd73
 800cbcc:	0800cdcd 	.word	0x0800cdcd
 800cbd0:	0800cdcd 	.word	0x0800cdcd
 800cbd4:	0800cdcd 	.word	0x0800cdcd
 800cbd8:	0800cdcd 	.word	0x0800cdcd
 800cbdc:	0800cd97 	.word	0x0800cd97
 800cbe0:	0800cdcd 	.word	0x0800cdcd
 800cbe4:	0800cdcd 	.word	0x0800cdcd
 800cbe8:	0800cdcd 	.word	0x0800cdcd
 800cbec:	0800cdcd 	.word	0x0800cdcd
 800cbf0:	0800cdcd 	.word	0x0800cdcd
 800cbf4:	0800cdcd 	.word	0x0800cdcd
 800cbf8:	0800cdcd 	.word	0x0800cdcd
 800cbfc:	0800cdcd 	.word	0x0800cdcd
 800cc00:	0800cdcd 	.word	0x0800cdcd
 800cc04:	0800cdcd 	.word	0x0800cdcd
 800cc08:	0800cdcd 	.word	0x0800cdcd
 800cc0c:	0800cdcd 	.word	0x0800cdcd
 800cc10:	0800cdcd 	.word	0x0800cdcd
 800cc14:	0800cdcd 	.word	0x0800cdcd
 800cc18:	0800cdcd 	.word	0x0800cdcd
 800cc1c:	0800cdcd 	.word	0x0800cdcd
 800cc20:	0800cdcd 	.word	0x0800cdcd
 800cc24:	0800cdcd 	.word	0x0800cdcd
 800cc28:	0800cdcd 	.word	0x0800cdcd
 800cc2c:	0800cdcd 	.word	0x0800cdcd
 800cc30:	0800cdcd 	.word	0x0800cdcd
 800cc34:	0800cdcd 	.word	0x0800cdcd
 800cc38:	0800cdcd 	.word	0x0800cdcd
 800cc3c:	0800cdcd 	.word	0x0800cdcd
 800cc40:	0800cdcd 	.word	0x0800cdcd
 800cc44:	0800cdcd 	.word	0x0800cdcd
 800cc48:	0800cdcd 	.word	0x0800cdcd
 800cc4c:	0800cdcd 	.word	0x0800cdcd
 800cc50:	0800cdcd 	.word	0x0800cdcd
 800cc54:	0800cdcd 	.word	0x0800cdcd
 800cc58:	0800cdcd 	.word	0x0800cdcd
 800cc5c:	0800cdcd 	.word	0x0800cdcd
 800cc60:	0800cdcd 	.word	0x0800cdcd
 800cc64:	0800cdcd 	.word	0x0800cdcd
 800cc68:	0800cdcd 	.word	0x0800cdcd
 800cc6c:	0800cdcd 	.word	0x0800cdcd
 800cc70:	0800cdcd 	.word	0x0800cdcd
 800cc74:	0800cdcd 	.word	0x0800cdcd
 800cc78:	0800cdcd 	.word	0x0800cdcd
 800cc7c:	0800cdcd 	.word	0x0800cdcd
 800cc80:	0800cdcd 	.word	0x0800cdcd
 800cc84:	0800cdcd 	.word	0x0800cdcd
 800cc88:	0800cd07 	.word	0x0800cd07
 800cc8c:	2baa      	cmp	r3, #170	@ 0xaa
 800cc8e:	f300 809d 	bgt.w	800cdcc <SCSI_ProcessCmd+0x334>
 800cc92:	2b9e      	cmp	r3, #158	@ 0x9e
 800cc94:	f6bf af1d 	bge.w	800cad2 <SCSI_ProcessCmd+0x3a>
 800cc98:	e098      	b.n	800cdcc <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800cc9a:	7afb      	ldrb	r3, [r7, #11]
 800cc9c:	687a      	ldr	r2, [r7, #4]
 800cc9e:	4619      	mov	r1, r3
 800cca0:	68f8      	ldr	r0, [r7, #12]
 800cca2:	f000 f8a3 	bl	800cdec <SCSI_TestUnitReady>
 800cca6:	4603      	mov	r3, r0
 800cca8:	75fb      	strb	r3, [r7, #23]
      break;
 800ccaa:	e098      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800ccac:	7afb      	ldrb	r3, [r7, #11]
 800ccae:	687a      	ldr	r2, [r7, #4]
 800ccb0:	4619      	mov	r1, r3
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f000 fbb4 	bl	800d420 <SCSI_RequestSense>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	75fb      	strb	r3, [r7, #23]
      break;
 800ccbc:	e08f      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800ccbe:	7afb      	ldrb	r3, [r7, #11]
 800ccc0:	687a      	ldr	r2, [r7, #4]
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	68f8      	ldr	r0, [r7, #12]
 800ccc6:	f000 f8eb 	bl	800cea0 <SCSI_Inquiry>
 800ccca:	4603      	mov	r3, r0
 800cccc:	75fb      	strb	r3, [r7, #23]
      break;
 800ccce:	e086      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800ccd0:	7afb      	ldrb	r3, [r7, #11]
 800ccd2:	687a      	ldr	r2, [r7, #4]
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	68f8      	ldr	r0, [r7, #12]
 800ccd8:	f000 fc70 	bl	800d5bc <SCSI_StartStopUnit>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	75fb      	strb	r3, [r7, #23]
      break;
 800cce0:	e07d      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800cce2:	7afb      	ldrb	r3, [r7, #11]
 800cce4:	687a      	ldr	r2, [r7, #4]
 800cce6:	4619      	mov	r1, r3
 800cce8:	68f8      	ldr	r0, [r7, #12]
 800ccea:	f000 fcbc 	bl	800d666 <SCSI_AllowPreventRemovable>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	75fb      	strb	r3, [r7, #23]
      break;
 800ccf2:	e074      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800ccf4:	7afb      	ldrb	r3, [r7, #11]
 800ccf6:	687a      	ldr	r2, [r7, #4]
 800ccf8:	4619      	mov	r1, r3
 800ccfa:	68f8      	ldr	r0, [r7, #12]
 800ccfc:	f000 faf2 	bl	800d2e4 <SCSI_ModeSense6>
 800cd00:	4603      	mov	r3, r0
 800cd02:	75fb      	strb	r3, [r7, #23]
      break;
 800cd04:	e06b      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800cd06:	7afb      	ldrb	r3, [r7, #11]
 800cd08:	687a      	ldr	r2, [r7, #4]
 800cd0a:	4619      	mov	r1, r3
 800cd0c:	68f8      	ldr	r0, [r7, #12]
 800cd0e:	f000 fb39 	bl	800d384 <SCSI_ModeSense10>
 800cd12:	4603      	mov	r3, r0
 800cd14:	75fb      	strb	r3, [r7, #23]
      break;
 800cd16:	e062      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800cd18:	7afb      	ldrb	r3, [r7, #11]
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	68f8      	ldr	r0, [r7, #12]
 800cd20:	f000 fa64 	bl	800d1ec <SCSI_ReadFormatCapacity>
 800cd24:	4603      	mov	r3, r0
 800cd26:	75fb      	strb	r3, [r7, #23]
      break;
 800cd28:	e059      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800cd2a:	7afb      	ldrb	r3, [r7, #11]
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	4619      	mov	r1, r3
 800cd30:	68f8      	ldr	r0, [r7, #12]
 800cd32:	f000 f931 	bl	800cf98 <SCSI_ReadCapacity10>
 800cd36:	4603      	mov	r3, r0
 800cd38:	75fb      	strb	r3, [r7, #23]
      break;
 800cd3a:	e050      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800cd3c:	7afb      	ldrb	r3, [r7, #11]
 800cd3e:	687a      	ldr	r2, [r7, #4]
 800cd40:	4619      	mov	r1, r3
 800cd42:	68f8      	ldr	r0, [r7, #12]
 800cd44:	f000 f9a2 	bl	800d08c <SCSI_ReadCapacity16>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	75fb      	strb	r3, [r7, #23]
      break;
 800cd4c:	e047      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800cd4e:	7afb      	ldrb	r3, [r7, #11]
 800cd50:	687a      	ldr	r2, [r7, #4]
 800cd52:	4619      	mov	r1, r3
 800cd54:	68f8      	ldr	r0, [r7, #12]
 800cd56:	f000 fcb3 	bl	800d6c0 <SCSI_Read10>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	75fb      	strb	r3, [r7, #23]
      break;
 800cd5e:	e03e      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800cd60:	7afb      	ldrb	r3, [r7, #11]
 800cd62:	687a      	ldr	r2, [r7, #4]
 800cd64:	4619      	mov	r1, r3
 800cd66:	68f8      	ldr	r0, [r7, #12]
 800cd68:	f000 fd54 	bl	800d814 <SCSI_Read12>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	75fb      	strb	r3, [r7, #23]
      break;
 800cd70:	e035      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800cd72:	7afb      	ldrb	r3, [r7, #11]
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	4619      	mov	r1, r3
 800cd78:	68f8      	ldr	r0, [r7, #12]
 800cd7a:	f000 fe01 	bl	800d980 <SCSI_Write10>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	75fb      	strb	r3, [r7, #23]
      break;
 800cd82:	e02c      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800cd84:	7afb      	ldrb	r3, [r7, #11]
 800cd86:	687a      	ldr	r2, [r7, #4]
 800cd88:	4619      	mov	r1, r3
 800cd8a:	68f8      	ldr	r0, [r7, #12]
 800cd8c:	f000 fed0 	bl	800db30 <SCSI_Write12>
 800cd90:	4603      	mov	r3, r0
 800cd92:	75fb      	strb	r3, [r7, #23]
      break;
 800cd94:	e023      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800cd96:	7afb      	ldrb	r3, [r7, #11]
 800cd98:	687a      	ldr	r2, [r7, #4]
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	68f8      	ldr	r0, [r7, #12]
 800cd9e:	f000 ffaf 	bl	800dd00 <SCSI_Verify10>
 800cda2:	4603      	mov	r3, r0
 800cda4:	75fb      	strb	r3, [r7, #23]
      break;
 800cda6:	e01a      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 800cda8:	7afb      	ldrb	r3, [r7, #11]
 800cdaa:	687a      	ldr	r2, [r7, #4]
 800cdac:	4619      	mov	r1, r3
 800cdae:	68f8      	ldr	r0, [r7, #12]
 800cdb0:	f000 ffe8 	bl	800dd84 <SCSI_ReportLuns>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	75fb      	strb	r3, [r7, #23]
      break;
 800cdb8:	e011      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 800cdba:	7afb      	ldrb	r3, [r7, #11]
 800cdbc:	687a      	ldr	r2, [r7, #4]
 800cdbe:	4619      	mov	r1, r3
 800cdc0:	68f8      	ldr	r0, [r7, #12]
 800cdc2:	f001 f833 	bl	800de2c <SCSI_ReceiveDiagnosticResults>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	75fb      	strb	r3, [r7, #23]
      break;
 800cdca:	e008      	b.n	800cdde <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800cdcc:	7af9      	ldrb	r1, [r7, #11]
 800cdce:	2320      	movs	r3, #32
 800cdd0:	2205      	movs	r2, #5
 800cdd2:	68f8      	ldr	r0, [r7, #12]
 800cdd4:	f000 fba7 	bl	800d526 <SCSI_SenseCode>
      ret = -1;
 800cdd8:	23ff      	movs	r3, #255	@ 0xff
 800cdda:	75fb      	strb	r3, [r7, #23]
      break;
 800cddc:	bf00      	nop
  }

  return ret;
 800cdde:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3718      	adds	r7, #24
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}
 800cdea:	bf00      	nop

0800cdec <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b086      	sub	sp, #24
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	60f8      	str	r0, [r7, #12]
 800cdf4:	460b      	mov	r3, r1
 800cdf6:	607a      	str	r2, [r7, #4]
 800cdf8:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	32b0      	adds	r2, #176	@ 0xb0
 800ce04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce08:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ce0a:	697b      	ldr	r3, [r7, #20]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d102      	bne.n	800ce16 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800ce10:	f04f 33ff 	mov.w	r3, #4294967295
 800ce14:	e03f      	b.n	800ce96 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d00a      	beq.n	800ce36 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ce26:	2320      	movs	r3, #32
 800ce28:	2205      	movs	r2, #5
 800ce2a:	68f8      	ldr	r0, [r7, #12]
 800ce2c:	f000 fb7b 	bl	800d526 <SCSI_SenseCode>

    return -1;
 800ce30:	f04f 33ff 	mov.w	r3, #4294967295
 800ce34:	e02f      	b.n	800ce96 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ce3c:	2b02      	cmp	r3, #2
 800ce3e:	d10b      	bne.n	800ce58 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ce40:	7af9      	ldrb	r1, [r7, #11]
 800ce42:	233a      	movs	r3, #58	@ 0x3a
 800ce44:	2202      	movs	r2, #2
 800ce46:	68f8      	ldr	r0, [r7, #12]
 800ce48:	f000 fb6d 	bl	800d526 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	2205      	movs	r2, #5
 800ce50:	721a      	strb	r2, [r3, #8]
    return -1;
 800ce52:	f04f 33ff 	mov.w	r3, #4294967295
 800ce56:	e01e      	b.n	800ce96 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ce5e:	68fa      	ldr	r2, [r7, #12]
 800ce60:	33b0      	adds	r3, #176	@ 0xb0
 800ce62:	009b      	lsls	r3, r3, #2
 800ce64:	4413      	add	r3, r2
 800ce66:	685b      	ldr	r3, [r3, #4]
 800ce68:	689b      	ldr	r3, [r3, #8]
 800ce6a:	7afa      	ldrb	r2, [r7, #11]
 800ce6c:	4610      	mov	r0, r2
 800ce6e:	4798      	blx	r3
 800ce70:	4603      	mov	r3, r0
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d00b      	beq.n	800ce8e <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ce76:	7af9      	ldrb	r1, [r7, #11]
 800ce78:	233a      	movs	r3, #58	@ 0x3a
 800ce7a:	2202      	movs	r2, #2
 800ce7c:	68f8      	ldr	r0, [r7, #12]
 800ce7e:	f000 fb52 	bl	800d526 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	2205      	movs	r2, #5
 800ce86:	721a      	strb	r2, [r3, #8]

    return -1;
 800ce88:	f04f 33ff 	mov.w	r3, #4294967295
 800ce8c:	e003      	b.n	800ce96 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800ce8e:	697b      	ldr	r3, [r7, #20]
 800ce90:	2200      	movs	r2, #0
 800ce92:	60da      	str	r2, [r3, #12]

  return 0;
 800ce94:	2300      	movs	r3, #0
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3718      	adds	r7, #24
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
	...

0800cea0 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b088      	sub	sp, #32
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	60f8      	str	r0, [r7, #12]
 800cea8:	460b      	mov	r3, r1
 800ceaa:	607a      	str	r2, [r7, #4]
 800ceac:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	32b0      	adds	r2, #176	@ 0xb0
 800ceb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cebc:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800cebe:	69bb      	ldr	r3, [r7, #24]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d102      	bne.n	800ceca <SCSI_Inquiry+0x2a>
  {
    return -1;
 800cec4:	f04f 33ff 	mov.w	r3, #4294967295
 800cec8:	e05e      	b.n	800cf88 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800ceca:	69bb      	ldr	r3, [r7, #24]
 800cecc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d10a      	bne.n	800ceea <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ced4:	69bb      	ldr	r3, [r7, #24]
 800ced6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ceda:	2320      	movs	r3, #32
 800cedc:	2205      	movs	r2, #5
 800cede:	68f8      	ldr	r0, [r7, #12]
 800cee0:	f000 fb21 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800cee4:	f04f 33ff 	mov.w	r3, #4294967295
 800cee8:	e04e      	b.n	800cf88 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	3301      	adds	r3, #1
 800ceee:	781b      	ldrb	r3, [r3, #0]
 800cef0:	f003 0301 	and.w	r3, r3, #1
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d020      	beq.n	800cf3a <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	3302      	adds	r3, #2
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d105      	bne.n	800cf0e <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800cf02:	2206      	movs	r2, #6
 800cf04:	4922      	ldr	r1, [pc, #136]	@ (800cf90 <SCSI_Inquiry+0xf0>)
 800cf06:	69b8      	ldr	r0, [r7, #24]
 800cf08:	f001 f908 	bl	800e11c <SCSI_UpdateBotData>
 800cf0c:	e03b      	b.n	800cf86 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	3302      	adds	r3, #2
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	2b80      	cmp	r3, #128	@ 0x80
 800cf16:	d105      	bne.n	800cf24 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800cf18:	2208      	movs	r2, #8
 800cf1a:	491e      	ldr	r1, [pc, #120]	@ (800cf94 <SCSI_Inquiry+0xf4>)
 800cf1c:	69b8      	ldr	r0, [r7, #24]
 800cf1e:	f001 f8fd 	bl	800e11c <SCSI_UpdateBotData>
 800cf22:	e030      	b.n	800cf86 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800cf24:	69bb      	ldr	r3, [r7, #24]
 800cf26:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800cf2a:	2324      	movs	r3, #36	@ 0x24
 800cf2c:	2205      	movs	r2, #5
 800cf2e:	68f8      	ldr	r0, [r7, #12]
 800cf30:	f000 faf9 	bl	800d526 <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 800cf34:	f04f 33ff 	mov.w	r3, #4294967295
 800cf38:	e026      	b.n	800cf88 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cf40:	68fa      	ldr	r2, [r7, #12]
 800cf42:	33b0      	adds	r3, #176	@ 0xb0
 800cf44:	009b      	lsls	r3, r3, #2
 800cf46:	4413      	add	r3, r2
 800cf48:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800cf4a:	69d9      	ldr	r1, [r3, #28]
 800cf4c:	7afa      	ldrb	r2, [r7, #11]
 800cf4e:	4613      	mov	r3, r2
 800cf50:	00db      	lsls	r3, r3, #3
 800cf52:	4413      	add	r3, r2
 800cf54:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800cf56:	440b      	add	r3, r1
 800cf58:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	3304      	adds	r3, #4
 800cf5e:	781b      	ldrb	r3, [r3, #0]
 800cf60:	3305      	adds	r3, #5
 800cf62:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	3304      	adds	r3, #4
 800cf68:	781b      	ldrb	r3, [r3, #0]
 800cf6a:	461a      	mov	r2, r3
 800cf6c:	8bfb      	ldrh	r3, [r7, #30]
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d303      	bcc.n	800cf7a <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	3304      	adds	r3, #4
 800cf76:	781b      	ldrb	r3, [r3, #0]
 800cf78:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800cf7a:	8bfb      	ldrh	r3, [r7, #30]
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	6979      	ldr	r1, [r7, #20]
 800cf80:	69b8      	ldr	r0, [r7, #24]
 800cf82:	f001 f8cb 	bl	800e11c <SCSI_UpdateBotData>
  }

  return 0;
 800cf86:	2300      	movs	r3, #0
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	3720      	adds	r7, #32
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	bd80      	pop	{r7, pc}
 800cf90:	2000008c 	.word	0x2000008c
 800cf94:	20000094 	.word	0x20000094

0800cf98 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b088      	sub	sp, #32
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	60f8      	str	r0, [r7, #12]
 800cfa0:	460b      	mov	r3, r1
 800cfa2:	607a      	str	r2, [r7, #4]
 800cfa4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	32b0      	adds	r2, #176	@ 0xb0
 800cfb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfb4:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800cfb6:	7afb      	ldrb	r3, [r7, #11]
 800cfb8:	3326      	adds	r3, #38	@ 0x26
 800cfba:	011b      	lsls	r3, r3, #4
 800cfbc:	69fa      	ldr	r2, [r7, #28]
 800cfbe:	4413      	add	r3, r2
 800cfc0:	3304      	adds	r3, #4
 800cfc2:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800cfc4:	69fb      	ldr	r3, [r7, #28]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d102      	bne.n	800cfd0 <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 800cfca:	f04f 33ff 	mov.w	r3, #4294967295
 800cfce:	e059      	b.n	800d084 <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cfd6:	68fa      	ldr	r2, [r7, #12]
 800cfd8:	33b0      	adds	r3, #176	@ 0xb0
 800cfda:	009b      	lsls	r3, r3, #2
 800cfdc:	4413      	add	r3, r2
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	685b      	ldr	r3, [r3, #4]
 800cfe2:	69ba      	ldr	r2, [r7, #24]
 800cfe4:	1d11      	adds	r1, r2, #4
 800cfe6:	69ba      	ldr	r2, [r7, #24]
 800cfe8:	7af8      	ldrb	r0, [r7, #11]
 800cfea:	4798      	blx	r3
 800cfec:	4603      	mov	r3, r0
 800cfee:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800cff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d104      	bne.n	800d002 <SCSI_ReadCapacity10+0x6a>
 800cff8:	69fb      	ldr	r3, [r7, #28]
 800cffa:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800cffe:	2b02      	cmp	r3, #2
 800d000:	d108      	bne.n	800d014 <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d002:	7af9      	ldrb	r1, [r7, #11]
 800d004:	233a      	movs	r3, #58	@ 0x3a
 800d006:	2202      	movs	r2, #2
 800d008:	68f8      	ldr	r0, [r7, #12]
 800d00a:	f000 fa8c 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800d00e:	f04f 33ff 	mov.w	r3, #4294967295
 800d012:	e037      	b.n	800d084 <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800d014:	69bb      	ldr	r3, [r7, #24]
 800d016:	685b      	ldr	r3, [r3, #4]
 800d018:	3b01      	subs	r3, #1
 800d01a:	0e1b      	lsrs	r3, r3, #24
 800d01c:	b2da      	uxtb	r2, r3
 800d01e:	69fb      	ldr	r3, [r7, #28]
 800d020:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800d022:	69bb      	ldr	r3, [r7, #24]
 800d024:	685b      	ldr	r3, [r3, #4]
 800d026:	3b01      	subs	r3, #1
 800d028:	0c1b      	lsrs	r3, r3, #16
 800d02a:	b2da      	uxtb	r2, r3
 800d02c:	69fb      	ldr	r3, [r7, #28]
 800d02e:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800d030:	69bb      	ldr	r3, [r7, #24]
 800d032:	685b      	ldr	r3, [r3, #4]
 800d034:	3b01      	subs	r3, #1
 800d036:	0a1b      	lsrs	r3, r3, #8
 800d038:	b2da      	uxtb	r2, r3
 800d03a:	69fb      	ldr	r3, [r7, #28]
 800d03c:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800d03e:	69bb      	ldr	r3, [r7, #24]
 800d040:	685b      	ldr	r3, [r3, #4]
 800d042:	b2db      	uxtb	r3, r3
 800d044:	3b01      	subs	r3, #1
 800d046:	b2da      	uxtb	r2, r3
 800d048:	69fb      	ldr	r3, [r7, #28]
 800d04a:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 800d04c:	69bb      	ldr	r3, [r7, #24]
 800d04e:	881b      	ldrh	r3, [r3, #0]
 800d050:	161b      	asrs	r3, r3, #24
 800d052:	b2da      	uxtb	r2, r3
 800d054:	69fb      	ldr	r3, [r7, #28]
 800d056:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 800d058:	69bb      	ldr	r3, [r7, #24]
 800d05a:	881b      	ldrh	r3, [r3, #0]
 800d05c:	141b      	asrs	r3, r3, #16
 800d05e:	b2da      	uxtb	r2, r3
 800d060:	69fb      	ldr	r3, [r7, #28]
 800d062:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 800d064:	69bb      	ldr	r3, [r7, #24]
 800d066:	881b      	ldrh	r3, [r3, #0]
 800d068:	0a1b      	lsrs	r3, r3, #8
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	b2da      	uxtb	r2, r3
 800d06e:	69fb      	ldr	r3, [r7, #28]
 800d070:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 800d072:	69bb      	ldr	r3, [r7, #24]
 800d074:	881b      	ldrh	r3, [r3, #0]
 800d076:	b2da      	uxtb	r2, r3
 800d078:	69fb      	ldr	r3, [r7, #28]
 800d07a:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800d07c:	69fb      	ldr	r3, [r7, #28]
 800d07e:	2208      	movs	r2, #8
 800d080:	60da      	str	r2, [r3, #12]

  return 0;
 800d082:	2300      	movs	r3, #0
}
 800d084:	4618      	mov	r0, r3
 800d086:	3720      	adds	r7, #32
 800d088:	46bd      	mov	sp, r7
 800d08a:	bd80      	pop	{r7, pc}

0800d08c <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b088      	sub	sp, #32
 800d090:	af00      	add	r7, sp, #0
 800d092:	60f8      	str	r0, [r7, #12]
 800d094:	460b      	mov	r3, r1
 800d096:	607a      	str	r2, [r7, #4]
 800d098:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	32b0      	adds	r2, #176	@ 0xb0
 800d0a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0a8:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d0aa:	7afb      	ldrb	r3, [r7, #11]
 800d0ac:	3326      	adds	r3, #38	@ 0x26
 800d0ae:	011b      	lsls	r3, r3, #4
 800d0b0:	69ba      	ldr	r2, [r7, #24]
 800d0b2:	4413      	add	r3, r2
 800d0b4:	3304      	adds	r3, #4
 800d0b6:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800d0b8:	69bb      	ldr	r3, [r7, #24]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d102      	bne.n	800d0c4 <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 800d0be:	f04f 33ff 	mov.w	r3, #4294967295
 800d0c2:	e08f      	b.n	800d1e4 <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d0ca:	68fa      	ldr	r2, [r7, #12]
 800d0cc:	33b0      	adds	r3, #176	@ 0xb0
 800d0ce:	009b      	lsls	r3, r3, #2
 800d0d0:	4413      	add	r3, r2
 800d0d2:	685b      	ldr	r3, [r3, #4]
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	697a      	ldr	r2, [r7, #20]
 800d0d8:	1d11      	adds	r1, r2, #4
 800d0da:	697a      	ldr	r2, [r7, #20]
 800d0dc:	7af8      	ldrb	r0, [r7, #11]
 800d0de:	4798      	blx	r3
 800d0e0:	4603      	mov	r3, r0
 800d0e2:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800d0e4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d104      	bne.n	800d0f6 <SCSI_ReadCapacity16+0x6a>
 800d0ec:	69bb      	ldr	r3, [r7, #24]
 800d0ee:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800d0f2:	2b02      	cmp	r3, #2
 800d0f4:	d108      	bne.n	800d108 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d0f6:	7af9      	ldrb	r1, [r7, #11]
 800d0f8:	233a      	movs	r3, #58	@ 0x3a
 800d0fa:	2202      	movs	r2, #2
 800d0fc:	68f8      	ldr	r0, [r7, #12]
 800d0fe:	f000 fa12 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800d102:	f04f 33ff 	mov.w	r3, #4294967295
 800d106:	e06d      	b.n	800d1e4 <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	330a      	adds	r3, #10
 800d10c:	781b      	ldrb	r3, [r3, #0]
 800d10e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	330b      	adds	r3, #11
 800d114:	781b      	ldrb	r3, [r3, #0]
 800d116:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800d118:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	330c      	adds	r3, #12
 800d11e:	781b      	ldrb	r3, [r3, #0]
 800d120:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800d122:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	320d      	adds	r2, #13
 800d128:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800d12a:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800d12c:	69bb      	ldr	r3, [r7, #24]
 800d12e:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800d130:	2300      	movs	r3, #0
 800d132:	61fb      	str	r3, [r7, #28]
 800d134:	e008      	b.n	800d148 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 800d136:	69ba      	ldr	r2, [r7, #24]
 800d138:	69fb      	ldr	r3, [r7, #28]
 800d13a:	4413      	add	r3, r2
 800d13c:	3310      	adds	r3, #16
 800d13e:	2200      	movs	r2, #0
 800d140:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800d142:	69fb      	ldr	r3, [r7, #28]
 800d144:	3301      	adds	r3, #1
 800d146:	61fb      	str	r3, [r7, #28]
 800d148:	69bb      	ldr	r3, [r7, #24]
 800d14a:	68db      	ldr	r3, [r3, #12]
 800d14c:	69fa      	ldr	r2, [r7, #28]
 800d14e:	429a      	cmp	r2, r3
 800d150:	d3f1      	bcc.n	800d136 <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800d152:	697b      	ldr	r3, [r7, #20]
 800d154:	685b      	ldr	r3, [r3, #4]
 800d156:	3b01      	subs	r3, #1
 800d158:	0e1b      	lsrs	r3, r3, #24
 800d15a:	b2da      	uxtb	r2, r3
 800d15c:	69bb      	ldr	r3, [r7, #24]
 800d15e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800d160:	697b      	ldr	r3, [r7, #20]
 800d162:	685b      	ldr	r3, [r3, #4]
 800d164:	3b01      	subs	r3, #1
 800d166:	0c1b      	lsrs	r3, r3, #16
 800d168:	b2da      	uxtb	r2, r3
 800d16a:	69bb      	ldr	r3, [r7, #24]
 800d16c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800d16e:	697b      	ldr	r3, [r7, #20]
 800d170:	685b      	ldr	r3, [r3, #4]
 800d172:	3b01      	subs	r3, #1
 800d174:	0a1b      	lsrs	r3, r3, #8
 800d176:	b2da      	uxtb	r2, r3
 800d178:	69bb      	ldr	r3, [r7, #24]
 800d17a:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	685b      	ldr	r3, [r3, #4]
 800d180:	b2db      	uxtb	r3, r3
 800d182:	3b01      	subs	r3, #1
 800d184:	b2da      	uxtb	r2, r3
 800d186:	69bb      	ldr	r3, [r7, #24]
 800d188:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	881b      	ldrh	r3, [r3, #0]
 800d18e:	161b      	asrs	r3, r3, #24
 800d190:	b2da      	uxtb	r2, r3
 800d192:	69bb      	ldr	r3, [r7, #24]
 800d194:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 800d196:	697b      	ldr	r3, [r7, #20]
 800d198:	881b      	ldrh	r3, [r3, #0]
 800d19a:	141b      	asrs	r3, r3, #16
 800d19c:	b2da      	uxtb	r2, r3
 800d19e:	69bb      	ldr	r3, [r7, #24]
 800d1a0:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 800d1a2:	697b      	ldr	r3, [r7, #20]
 800d1a4:	881b      	ldrh	r3, [r3, #0]
 800d1a6:	0a1b      	lsrs	r3, r3, #8
 800d1a8:	b29b      	uxth	r3, r3
 800d1aa:	b2da      	uxtb	r2, r3
 800d1ac:	69bb      	ldr	r3, [r7, #24]
 800d1ae:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	881b      	ldrh	r3, [r3, #0]
 800d1b4:	b2da      	uxtb	r2, r3
 800d1b6:	69bb      	ldr	r3, [r7, #24]
 800d1b8:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	330a      	adds	r3, #10
 800d1be:	781b      	ldrb	r3, [r3, #0]
 800d1c0:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	330b      	adds	r3, #11
 800d1c6:	781b      	ldrb	r3, [r3, #0]
 800d1c8:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800d1ca:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	330c      	adds	r3, #12
 800d1d0:	781b      	ldrb	r3, [r3, #0]
 800d1d2:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800d1d4:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800d1d6:	687a      	ldr	r2, [r7, #4]
 800d1d8:	320d      	adds	r2, #13
 800d1da:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800d1dc:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800d1de:	69bb      	ldr	r3, [r7, #24]
 800d1e0:	60da      	str	r2, [r3, #12]

  return 0;
 800d1e2:	2300      	movs	r3, #0
}
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	3720      	adds	r7, #32
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	bd80      	pop	{r7, pc}

0800d1ec <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b088      	sub	sp, #32
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	460b      	mov	r3, r1
 800d1f6:	607a      	str	r2, [r7, #4]
 800d1f8:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	32b0      	adds	r2, #176	@ 0xb0
 800d204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d208:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800d20a:	69bb      	ldr	r3, [r7, #24]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d102      	bne.n	800d216 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800d210:	f04f 33ff 	mov.w	r3, #4294967295
 800d214:	e061      	b.n	800d2da <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d21c:	68fa      	ldr	r2, [r7, #12]
 800d21e:	33b0      	adds	r3, #176	@ 0xb0
 800d220:	009b      	lsls	r3, r3, #2
 800d222:	4413      	add	r3, r2
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	f107 0214 	add.w	r2, r7, #20
 800d22c:	f107 0110 	add.w	r1, r7, #16
 800d230:	7af8      	ldrb	r0, [r7, #11]
 800d232:	4798      	blx	r3
 800d234:	4603      	mov	r3, r0
 800d236:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800d238:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d104      	bne.n	800d24a <SCSI_ReadFormatCapacity+0x5e>
 800d240:	69bb      	ldr	r3, [r7, #24]
 800d242:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800d246:	2b02      	cmp	r3, #2
 800d248:	d108      	bne.n	800d25c <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d24a:	7af9      	ldrb	r1, [r7, #11]
 800d24c:	233a      	movs	r3, #58	@ 0x3a
 800d24e:	2202      	movs	r2, #2
 800d250:	68f8      	ldr	r0, [r7, #12]
 800d252:	f000 f968 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800d256:	f04f 33ff 	mov.w	r3, #4294967295
 800d25a:	e03e      	b.n	800d2da <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800d25c:	2300      	movs	r3, #0
 800d25e:	83fb      	strh	r3, [r7, #30]
 800d260:	e007      	b.n	800d272 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800d262:	8bfb      	ldrh	r3, [r7, #30]
 800d264:	69ba      	ldr	r2, [r7, #24]
 800d266:	4413      	add	r3, r2
 800d268:	2200      	movs	r2, #0
 800d26a:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800d26c:	8bfb      	ldrh	r3, [r7, #30]
 800d26e:	3301      	adds	r3, #1
 800d270:	83fb      	strh	r3, [r7, #30]
 800d272:	8bfb      	ldrh	r3, [r7, #30]
 800d274:	2b0b      	cmp	r3, #11
 800d276:	d9f4      	bls.n	800d262 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800d278:	69bb      	ldr	r3, [r7, #24]
 800d27a:	2208      	movs	r2, #8
 800d27c:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	3b01      	subs	r3, #1
 800d282:	0e1b      	lsrs	r3, r3, #24
 800d284:	b2da      	uxtb	r2, r3
 800d286:	69bb      	ldr	r3, [r7, #24]
 800d288:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	3b01      	subs	r3, #1
 800d28e:	0c1b      	lsrs	r3, r3, #16
 800d290:	b2da      	uxtb	r2, r3
 800d292:	69bb      	ldr	r3, [r7, #24]
 800d294:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800d296:	693b      	ldr	r3, [r7, #16]
 800d298:	3b01      	subs	r3, #1
 800d29a:	0a1b      	lsrs	r3, r3, #8
 800d29c:	b2da      	uxtb	r2, r3
 800d29e:	69bb      	ldr	r3, [r7, #24]
 800d2a0:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	b2db      	uxtb	r3, r3
 800d2a6:	3b01      	subs	r3, #1
 800d2a8:	b2da      	uxtb	r2, r3
 800d2aa:	69bb      	ldr	r3, [r7, #24]
 800d2ac:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800d2ae:	69bb      	ldr	r3, [r7, #24]
 800d2b0:	2202      	movs	r2, #2
 800d2b2:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800d2b4:	8abb      	ldrh	r3, [r7, #20]
 800d2b6:	141b      	asrs	r3, r3, #16
 800d2b8:	b2da      	uxtb	r2, r3
 800d2ba:	69bb      	ldr	r3, [r7, #24]
 800d2bc:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800d2be:	8abb      	ldrh	r3, [r7, #20]
 800d2c0:	0a1b      	lsrs	r3, r3, #8
 800d2c2:	b29b      	uxth	r3, r3
 800d2c4:	b2da      	uxtb	r2, r3
 800d2c6:	69bb      	ldr	r3, [r7, #24]
 800d2c8:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800d2ca:	8abb      	ldrh	r3, [r7, #20]
 800d2cc:	b2da      	uxtb	r2, r3
 800d2ce:	69bb      	ldr	r3, [r7, #24]
 800d2d0:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800d2d2:	69bb      	ldr	r3, [r7, #24]
 800d2d4:	220c      	movs	r2, #12
 800d2d6:	60da      	str	r2, [r3, #12]

  return 0;
 800d2d8:	2300      	movs	r3, #0
}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3720      	adds	r7, #32
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}
	...

0800d2e4 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b086      	sub	sp, #24
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	60f8      	str	r0, [r7, #12]
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	607a      	str	r2, [r7, #4]
 800d2f0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	32b0      	adds	r2, #176	@ 0xb0
 800d2fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d300:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800d302:	2304      	movs	r3, #4
 800d304:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d102      	bne.n	800d312 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800d30c:	f04f 33ff 	mov.w	r3, #4294967295
 800d310:	e02f      	b.n	800d372 <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d318:	68fa      	ldr	r2, [r7, #12]
 800d31a:	33b0      	adds	r3, #176	@ 0xb0
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	4413      	add	r3, r2
 800d320:	685b      	ldr	r3, [r3, #4]
 800d322:	68db      	ldr	r3, [r3, #12]
 800d324:	7afa      	ldrb	r2, [r7, #11]
 800d326:	4610      	mov	r0, r2
 800d328:	4798      	blx	r3
 800d32a:	4603      	mov	r3, r0
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d007      	beq.n	800d340 <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800d330:	4b12      	ldr	r3, [pc, #72]	@ (800d37c <SCSI_ModeSense6+0x98>)
 800d332:	789b      	ldrb	r3, [r3, #2]
 800d334:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d338:	b2da      	uxtb	r2, r3
 800d33a:	4b10      	ldr	r3, [pc, #64]	@ (800d37c <SCSI_ModeSense6+0x98>)
 800d33c:	709a      	strb	r2, [r3, #2]
 800d33e:	e006      	b.n	800d34e <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800d340:	4b0f      	ldr	r3, [pc, #60]	@ (800d380 <SCSI_ModeSense6+0x9c>)
 800d342:	789b      	ldrb	r3, [r3, #2]
 800d344:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d348:	b2da      	uxtb	r2, r3
 800d34a:	4b0d      	ldr	r3, [pc, #52]	@ (800d380 <SCSI_ModeSense6+0x9c>)
 800d34c:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	3304      	adds	r3, #4
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	461a      	mov	r2, r3
 800d356:	8afb      	ldrh	r3, [r7, #22]
 800d358:	4293      	cmp	r3, r2
 800d35a:	d303      	bcc.n	800d364 <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	3304      	adds	r3, #4
 800d360:	781b      	ldrb	r3, [r3, #0]
 800d362:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800d364:	8afb      	ldrh	r3, [r7, #22]
 800d366:	461a      	mov	r2, r3
 800d368:	4904      	ldr	r1, [pc, #16]	@ (800d37c <SCSI_ModeSense6+0x98>)
 800d36a:	6938      	ldr	r0, [r7, #16]
 800d36c:	f000 fed6 	bl	800e11c <SCSI_UpdateBotData>

  return 0;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3718      	adds	r7, #24
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
 800d37a:	bf00      	nop
 800d37c:	2000009c 	.word	0x2000009c
 800d380:	200000a0 	.word	0x200000a0

0800d384 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b086      	sub	sp, #24
 800d388:	af00      	add	r7, sp, #0
 800d38a:	60f8      	str	r0, [r7, #12]
 800d38c:	460b      	mov	r3, r1
 800d38e:	607a      	str	r2, [r7, #4]
 800d390:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	32b0      	adds	r2, #176	@ 0xb0
 800d39c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3a0:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800d3a2:	2308      	movs	r3, #8
 800d3a4:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800d3a6:	693b      	ldr	r3, [r7, #16]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d102      	bne.n	800d3b2 <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800d3ac:	f04f 33ff 	mov.w	r3, #4294967295
 800d3b0:	e02f      	b.n	800d412 <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d3b8:	68fa      	ldr	r2, [r7, #12]
 800d3ba:	33b0      	adds	r3, #176	@ 0xb0
 800d3bc:	009b      	lsls	r3, r3, #2
 800d3be:	4413      	add	r3, r2
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	7afa      	ldrb	r2, [r7, #11]
 800d3c6:	4610      	mov	r0, r2
 800d3c8:	4798      	blx	r3
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d007      	beq.n	800d3e0 <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800d3d0:	4b12      	ldr	r3, [pc, #72]	@ (800d41c <SCSI_ModeSense10+0x98>)
 800d3d2:	78db      	ldrb	r3, [r3, #3]
 800d3d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d3d8:	b2da      	uxtb	r2, r3
 800d3da:	4b10      	ldr	r3, [pc, #64]	@ (800d41c <SCSI_ModeSense10+0x98>)
 800d3dc:	70da      	strb	r2, [r3, #3]
 800d3de:	e006      	b.n	800d3ee <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800d3e0:	4b0e      	ldr	r3, [pc, #56]	@ (800d41c <SCSI_ModeSense10+0x98>)
 800d3e2:	78db      	ldrb	r3, [r3, #3]
 800d3e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d3e8:	b2da      	uxtb	r2, r3
 800d3ea:	4b0c      	ldr	r3, [pc, #48]	@ (800d41c <SCSI_ModeSense10+0x98>)
 800d3ec:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	3308      	adds	r3, #8
 800d3f2:	781b      	ldrb	r3, [r3, #0]
 800d3f4:	461a      	mov	r2, r3
 800d3f6:	8afb      	ldrh	r3, [r7, #22]
 800d3f8:	4293      	cmp	r3, r2
 800d3fa:	d303      	bcc.n	800d404 <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	3308      	adds	r3, #8
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800d404:	8afb      	ldrh	r3, [r7, #22]
 800d406:	461a      	mov	r2, r3
 800d408:	4904      	ldr	r1, [pc, #16]	@ (800d41c <SCSI_ModeSense10+0x98>)
 800d40a:	6938      	ldr	r0, [r7, #16]
 800d40c:	f000 fe86 	bl	800e11c <SCSI_UpdateBotData>

  return 0;
 800d410:	2300      	movs	r3, #0
}
 800d412:	4618      	mov	r0, r3
 800d414:	3718      	adds	r7, #24
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop
 800d41c:	200000a0 	.word	0x200000a0

0800d420 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b086      	sub	sp, #24
 800d424:	af00      	add	r7, sp, #0
 800d426:	60f8      	str	r0, [r7, #12]
 800d428:	460b      	mov	r3, r1
 800d42a:	607a      	str	r2, [r7, #4]
 800d42c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	32b0      	adds	r2, #176	@ 0xb0
 800d438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d43c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d43e:	693b      	ldr	r3, [r7, #16]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d102      	bne.n	800d44a <SCSI_RequestSense+0x2a>
  {
    return -1;
 800d444:	f04f 33ff 	mov.w	r3, #4294967295
 800d448:	e069      	b.n	800d51e <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d450:	2b00      	cmp	r3, #0
 800d452:	d10a      	bne.n	800d46a <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d454:	693b      	ldr	r3, [r7, #16]
 800d456:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d45a:	2320      	movs	r3, #32
 800d45c:	2205      	movs	r2, #5
 800d45e:	68f8      	ldr	r0, [r7, #12]
 800d460:	f000 f861 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800d464:	f04f 33ff 	mov.w	r3, #4294967295
 800d468:	e059      	b.n	800d51e <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800d46a:	2300      	movs	r3, #0
 800d46c:	75fb      	strb	r3, [r7, #23]
 800d46e:	e007      	b.n	800d480 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800d470:	7dfb      	ldrb	r3, [r7, #23]
 800d472:	693a      	ldr	r2, [r7, #16]
 800d474:	4413      	add	r3, r2
 800d476:	2200      	movs	r2, #0
 800d478:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800d47a:	7dfb      	ldrb	r3, [r7, #23]
 800d47c:	3301      	adds	r3, #1
 800d47e:	75fb      	strb	r3, [r7, #23]
 800d480:	7dfb      	ldrb	r3, [r7, #23]
 800d482:	2b11      	cmp	r3, #17
 800d484:	d9f4      	bls.n	800d470 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800d486:	693b      	ldr	r3, [r7, #16]
 800d488:	2270      	movs	r2, #112	@ 0x70
 800d48a:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	220c      	movs	r2, #12
 800d490:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800d492:	693b      	ldr	r3, [r7, #16]
 800d494:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800d49e:	429a      	cmp	r2, r3
 800d4a0:	d02e      	beq.n	800d500 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	3248      	adds	r2, #72	@ 0x48
 800d4ae:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800d4b2:	693b      	ldr	r3, [r7, #16]
 800d4b4:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800d4bc:	693a      	ldr	r2, [r7, #16]
 800d4be:	3348      	adds	r3, #72	@ 0x48
 800d4c0:	00db      	lsls	r3, r3, #3
 800d4c2:	4413      	add	r3, r2
 800d4c4:	791a      	ldrb	r2, [r3, #4]
 800d4c6:	693b      	ldr	r3, [r7, #16]
 800d4c8:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800d4d0:	693a      	ldr	r2, [r7, #16]
 800d4d2:	3348      	adds	r3, #72	@ 0x48
 800d4d4:	00db      	lsls	r3, r3, #3
 800d4d6:	4413      	add	r3, r2
 800d4d8:	795a      	ldrb	r2, [r3, #5]
 800d4da:	693b      	ldr	r3, [r7, #16]
 800d4dc:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	b2da      	uxtb	r2, r3
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800d4f4:	2b04      	cmp	r3, #4
 800d4f6:	d103      	bne.n	800d500 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	2212      	movs	r2, #18
 800d504:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	3304      	adds	r3, #4
 800d50a:	781b      	ldrb	r3, [r3, #0]
 800d50c:	2b12      	cmp	r3, #18
 800d50e:	d805      	bhi.n	800d51c <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	3304      	adds	r3, #4
 800d514:	781b      	ldrb	r3, [r3, #0]
 800d516:	461a      	mov	r2, r3
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800d51c:	2300      	movs	r3, #0
}
 800d51e:	4618      	mov	r0, r3
 800d520:	3718      	adds	r7, #24
 800d522:	46bd      	mov	sp, r7
 800d524:	bd80      	pop	{r7, pc}

0800d526 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800d526:	b480      	push	{r7}
 800d528:	b085      	sub	sp, #20
 800d52a:	af00      	add	r7, sp, #0
 800d52c:	6078      	str	r0, [r7, #4]
 800d52e:	4608      	mov	r0, r1
 800d530:	4611      	mov	r1, r2
 800d532:	461a      	mov	r2, r3
 800d534:	4603      	mov	r3, r0
 800d536:	70fb      	strb	r3, [r7, #3]
 800d538:	460b      	mov	r3, r1
 800d53a:	70bb      	strb	r3, [r7, #2]
 800d53c:	4613      	mov	r3, r2
 800d53e:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	32b0      	adds	r2, #176	@ 0xb0
 800d54a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d54e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d02c      	beq.n	800d5b0 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800d55c:	461a      	mov	r2, r3
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	3248      	adds	r2, #72	@ 0x48
 800d562:	78b9      	ldrb	r1, [r7, #2]
 800d564:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800d56e:	68fa      	ldr	r2, [r7, #12]
 800d570:	3348      	adds	r3, #72	@ 0x48
 800d572:	00db      	lsls	r3, r3, #3
 800d574:	4413      	add	r3, r2
 800d576:	787a      	ldrb	r2, [r7, #1]
 800d578:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	3348      	adds	r3, #72	@ 0x48
 800d584:	00db      	lsls	r3, r3, #3
 800d586:	4413      	add	r3, r2
 800d588:	2200      	movs	r2, #0
 800d58a:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800d592:	3301      	adds	r3, #1
 800d594:	b2da      	uxtb	r2, r3
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800d5a2:	2b04      	cmp	r3, #4
 800d5a4:	d105      	bne.n	800d5b2 <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800d5ae:	e000      	b.n	800d5b2 <SCSI_SenseCode+0x8c>
    return;
 800d5b0:	bf00      	nop
  }
}
 800d5b2:	3714      	adds	r7, #20
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ba:	4770      	bx	lr

0800d5bc <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b086      	sub	sp, #24
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	60f8      	str	r0, [r7, #12]
 800d5c4:	460b      	mov	r3, r1
 800d5c6:	607a      	str	r2, [r7, #4]
 800d5c8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	32b0      	adds	r2, #176	@ 0xb0
 800d5d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5d8:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800d5da:	697b      	ldr	r3, [r7, #20]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d102      	bne.n	800d5e6 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800d5e0:	f04f 33ff 	mov.w	r3, #4294967295
 800d5e4:	e03b      	b.n	800d65e <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800d5ec:	2b01      	cmp	r3, #1
 800d5ee:	d10f      	bne.n	800d610 <SCSI_StartStopUnit+0x54>
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	3304      	adds	r3, #4
 800d5f4:	781b      	ldrb	r3, [r3, #0]
 800d5f6:	f003 0303 	and.w	r3, r3, #3
 800d5fa:	2b02      	cmp	r3, #2
 800d5fc:	d108      	bne.n	800d610 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800d5fe:	7af9      	ldrb	r1, [r7, #11]
 800d600:	2324      	movs	r3, #36	@ 0x24
 800d602:	2205      	movs	r2, #5
 800d604:	68f8      	ldr	r0, [r7, #12]
 800d606:	f7ff ff8e 	bl	800d526 <SCSI_SenseCode>

    return -1;
 800d60a:	f04f 33ff 	mov.w	r3, #4294967295
 800d60e:	e026      	b.n	800d65e <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	3304      	adds	r3, #4
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	f003 0303 	and.w	r3, r3, #3
 800d61a:	2b01      	cmp	r3, #1
 800d61c:	d104      	bne.n	800d628 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800d61e:	697b      	ldr	r3, [r7, #20]
 800d620:	2200      	movs	r2, #0
 800d622:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800d626:	e016      	b.n	800d656 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	3304      	adds	r3, #4
 800d62c:	781b      	ldrb	r3, [r3, #0]
 800d62e:	f003 0303 	and.w	r3, r3, #3
 800d632:	2b02      	cmp	r3, #2
 800d634:	d104      	bne.n	800d640 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800d636:	697b      	ldr	r3, [r7, #20]
 800d638:	2202      	movs	r2, #2
 800d63a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800d63e:	e00a      	b.n	800d656 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	3304      	adds	r3, #4
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	f003 0303 	and.w	r3, r3, #3
 800d64a:	2b03      	cmp	r3, #3
 800d64c:	d103      	bne.n	800d656 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800d64e:	697b      	ldr	r3, [r7, #20]
 800d650:	2200      	movs	r2, #0
 800d652:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	2200      	movs	r2, #0
 800d65a:	60da      	str	r2, [r3, #12]

  return 0;
 800d65c:	2300      	movs	r3, #0
}
 800d65e:	4618      	mov	r0, r3
 800d660:	3718      	adds	r7, #24
 800d662:	46bd      	mov	sp, r7
 800d664:	bd80      	pop	{r7, pc}

0800d666 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d666:	b480      	push	{r7}
 800d668:	b087      	sub	sp, #28
 800d66a:	af00      	add	r7, sp, #0
 800d66c:	60f8      	str	r0, [r7, #12]
 800d66e:	460b      	mov	r3, r1
 800d670:	607a      	str	r2, [r7, #4]
 800d672:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	32b0      	adds	r2, #176	@ 0xb0
 800d67e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d682:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800d684:	697b      	ldr	r3, [r7, #20]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d102      	bne.n	800d690 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800d68a:	f04f 33ff 	mov.w	r3, #4294967295
 800d68e:	e011      	b.n	800d6b4 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	3304      	adds	r3, #4
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d104      	bne.n	800d6a4 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	2200      	movs	r2, #0
 800d69e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800d6a2:	e003      	b.n	800d6ac <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	2201      	movs	r2, #1
 800d6a8:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 800d6ac:	697b      	ldr	r3, [r7, #20]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	60da      	str	r2, [r3, #12]

  return 0;
 800d6b2:	2300      	movs	r3, #0
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	371c      	adds	r7, #28
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	4770      	bx	lr

0800d6c0 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b086      	sub	sp, #24
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	60f8      	str	r0, [r7, #12]
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	607a      	str	r2, [r7, #4]
 800d6cc:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	32b0      	adds	r2, #176	@ 0xb0
 800d6d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6dc:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d6de:	7afb      	ldrb	r3, [r7, #11]
 800d6e0:	3326      	adds	r3, #38	@ 0x26
 800d6e2:	011b      	lsls	r3, r3, #4
 800d6e4:	697a      	ldr	r2, [r7, #20]
 800d6e6:	4413      	add	r3, r2
 800d6e8:	3304      	adds	r3, #4
 800d6ea:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d6ec:	697b      	ldr	r3, [r7, #20]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d102      	bne.n	800d6f8 <SCSI_Read10+0x38>
  {
    return -1;
 800d6f2:	f04f 33ff 	mov.w	r3, #4294967295
 800d6f6:	e089      	b.n	800d80c <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	7a1b      	ldrb	r3, [r3, #8]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d17b      	bne.n	800d7f8 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800d700:	697b      	ldr	r3, [r7, #20]
 800d702:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d706:	b25b      	sxtb	r3, r3
 800d708:	2b00      	cmp	r3, #0
 800d70a:	db0a      	blt.n	800d722 <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d70c:	697b      	ldr	r3, [r7, #20]
 800d70e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d712:	2320      	movs	r3, #32
 800d714:	2205      	movs	r2, #5
 800d716:	68f8      	ldr	r0, [r7, #12]
 800d718:	f7ff ff05 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d71c:	f04f 33ff 	mov.w	r3, #4294967295
 800d720:	e074      	b.n	800d80c <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800d722:	697b      	ldr	r3, [r7, #20]
 800d724:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800d728:	2b02      	cmp	r3, #2
 800d72a:	d108      	bne.n	800d73e <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d72c:	7af9      	ldrb	r1, [r7, #11]
 800d72e:	233a      	movs	r3, #58	@ 0x3a
 800d730:	2202      	movs	r2, #2
 800d732:	68f8      	ldr	r0, [r7, #12]
 800d734:	f7ff fef7 	bl	800d526 <SCSI_SenseCode>

      return -1;
 800d738:	f04f 33ff 	mov.w	r3, #4294967295
 800d73c:	e066      	b.n	800d80c <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d744:	68fa      	ldr	r2, [r7, #12]
 800d746:	33b0      	adds	r3, #176	@ 0xb0
 800d748:	009b      	lsls	r3, r3, #2
 800d74a:	4413      	add	r3, r2
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	689b      	ldr	r3, [r3, #8]
 800d750:	7afa      	ldrb	r2, [r7, #11]
 800d752:	4610      	mov	r0, r2
 800d754:	4798      	blx	r3
 800d756:	4603      	mov	r3, r0
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d008      	beq.n	800d76e <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d75c:	7af9      	ldrb	r1, [r7, #11]
 800d75e:	233a      	movs	r3, #58	@ 0x3a
 800d760:	2202      	movs	r2, #2
 800d762:	68f8      	ldr	r0, [r7, #12]
 800d764:	f7ff fedf 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d768:	f04f 33ff 	mov.w	r3, #4294967295
 800d76c:	e04e      	b.n	800d80c <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	3302      	adds	r3, #2
 800d772:	781b      	ldrb	r3, [r3, #0]
 800d774:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	3303      	adds	r3, #3
 800d77a:	781b      	ldrb	r3, [r3, #0]
 800d77c:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d77e:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	3304      	adds	r3, #4
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d788:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d78a:	687a      	ldr	r2, [r7, #4]
 800d78c:	3205      	adds	r2, #5
 800d78e:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800d790:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	3307      	adds	r3, #7
 800d79a:	781b      	ldrb	r3, [r3, #0]
 800d79c:	021b      	lsls	r3, r3, #8
 800d79e:	687a      	ldr	r2, [r7, #4]
 800d7a0:	3208      	adds	r2, #8
 800d7a2:	7812      	ldrb	r2, [r2, #0]
 800d7a4:	431a      	orrs	r2, r3
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d7aa:	693b      	ldr	r3, [r7, #16]
 800d7ac:	689a      	ldr	r2, [r3, #8]
 800d7ae:	693b      	ldr	r3, [r7, #16]
 800d7b0:	68db      	ldr	r3, [r3, #12]
 800d7b2:	7af9      	ldrb	r1, [r7, #11]
 800d7b4:	68f8      	ldr	r0, [r7, #12]
 800d7b6:	f000 fb6d 	bl	800de94 <SCSI_CheckAddressRange>
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	da02      	bge.n	800d7c6 <SCSI_Read10+0x106>
    {
      return -1; /* error */
 800d7c0:	f04f 33ff 	mov.w	r3, #4294967295
 800d7c4:	e022      	b.n	800d80c <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800d7c6:	697b      	ldr	r3, [r7, #20]
 800d7c8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	68db      	ldr	r3, [r3, #12]
 800d7d0:	6939      	ldr	r1, [r7, #16]
 800d7d2:	8809      	ldrh	r1, [r1, #0]
 800d7d4:	fb01 f303 	mul.w	r3, r1, r3
 800d7d8:	429a      	cmp	r2, r3
 800d7da:	d00a      	beq.n	800d7f2 <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d7e2:	2320      	movs	r3, #32
 800d7e4:	2205      	movs	r2, #5
 800d7e6:	68f8      	ldr	r0, [r7, #12]
 800d7e8:	f7ff fe9d 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d7ec:	f04f 33ff 	mov.w	r3, #4294967295
 800d7f0:	e00c      	b.n	800d80c <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	2202      	movs	r2, #2
 800d7f6:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d7fe:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800d800:	7afb      	ldrb	r3, [r7, #11]
 800d802:	4619      	mov	r1, r3
 800d804:	68f8      	ldr	r0, [r7, #12]
 800d806:	f000 fb77 	bl	800def8 <SCSI_ProcessRead>
 800d80a:	4603      	mov	r3, r0
}
 800d80c:	4618      	mov	r0, r3
 800d80e:	3718      	adds	r7, #24
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}

0800d814 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b086      	sub	sp, #24
 800d818:	af00      	add	r7, sp, #0
 800d81a:	60f8      	str	r0, [r7, #12]
 800d81c:	460b      	mov	r3, r1
 800d81e:	607a      	str	r2, [r7, #4]
 800d820:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	32b0      	adds	r2, #176	@ 0xb0
 800d82c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d830:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d832:	7afb      	ldrb	r3, [r7, #11]
 800d834:	3326      	adds	r3, #38	@ 0x26
 800d836:	011b      	lsls	r3, r3, #4
 800d838:	697a      	ldr	r2, [r7, #20]
 800d83a:	4413      	add	r3, r2
 800d83c:	3304      	adds	r3, #4
 800d83e:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d102      	bne.n	800d84c <SCSI_Read12+0x38>
  {
    return -1;
 800d846:	f04f 33ff 	mov.w	r3, #4294967295
 800d84a:	e094      	b.n	800d976 <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	7a1b      	ldrb	r3, [r3, #8]
 800d850:	2b00      	cmp	r3, #0
 800d852:	f040 8086 	bne.w	800d962 <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d85c:	b25b      	sxtb	r3, r3
 800d85e:	2b00      	cmp	r3, #0
 800d860:	db0a      	blt.n	800d878 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d868:	2320      	movs	r3, #32
 800d86a:	2205      	movs	r2, #5
 800d86c:	68f8      	ldr	r0, [r7, #12]
 800d86e:	f7ff fe5a 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d872:	f04f 33ff 	mov.w	r3, #4294967295
 800d876:	e07e      	b.n	800d976 <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800d878:	697b      	ldr	r3, [r7, #20]
 800d87a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800d87e:	2b02      	cmp	r3, #2
 800d880:	d108      	bne.n	800d894 <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d882:	7af9      	ldrb	r1, [r7, #11]
 800d884:	233a      	movs	r3, #58	@ 0x3a
 800d886:	2202      	movs	r2, #2
 800d888:	68f8      	ldr	r0, [r7, #12]
 800d88a:	f7ff fe4c 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d88e:	f04f 33ff 	mov.w	r3, #4294967295
 800d892:	e070      	b.n	800d976 <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d89a:	68fa      	ldr	r2, [r7, #12]
 800d89c:	33b0      	adds	r3, #176	@ 0xb0
 800d89e:	009b      	lsls	r3, r3, #2
 800d8a0:	4413      	add	r3, r2
 800d8a2:	685b      	ldr	r3, [r3, #4]
 800d8a4:	689b      	ldr	r3, [r3, #8]
 800d8a6:	7afa      	ldrb	r2, [r7, #11]
 800d8a8:	4610      	mov	r0, r2
 800d8aa:	4798      	blx	r3
 800d8ac:	4603      	mov	r3, r0
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d008      	beq.n	800d8c4 <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d8b2:	7af9      	ldrb	r1, [r7, #11]
 800d8b4:	233a      	movs	r3, #58	@ 0x3a
 800d8b6:	2202      	movs	r2, #2
 800d8b8:	68f8      	ldr	r0, [r7, #12]
 800d8ba:	f7ff fe34 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d8be:	f04f 33ff 	mov.w	r3, #4294967295
 800d8c2:	e058      	b.n	800d976 <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	3302      	adds	r3, #2
 800d8c8:	781b      	ldrb	r3, [r3, #0]
 800d8ca:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	3303      	adds	r3, #3
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d8d4:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	3304      	adds	r3, #4
 800d8da:	781b      	ldrb	r3, [r3, #0]
 800d8dc:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d8de:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d8e0:	687a      	ldr	r2, [r7, #4]
 800d8e2:	3205      	adds	r2, #5
 800d8e4:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800d8e6:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	3306      	adds	r3, #6
 800d8f0:	781b      	ldrb	r3, [r3, #0]
 800d8f2:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	3307      	adds	r3, #7
 800d8f8:	781b      	ldrb	r3, [r3, #0]
 800d8fa:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d8fc:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	3308      	adds	r3, #8
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800d906:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800d908:	687a      	ldr	r2, [r7, #4]
 800d90a:	3209      	adds	r2, #9
 800d90c:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 800d90e:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	689a      	ldr	r2, [r3, #8]
 800d918:	693b      	ldr	r3, [r7, #16]
 800d91a:	68db      	ldr	r3, [r3, #12]
 800d91c:	7af9      	ldrb	r1, [r7, #11]
 800d91e:	68f8      	ldr	r0, [r7, #12]
 800d920:	f000 fab8 	bl	800de94 <SCSI_CheckAddressRange>
 800d924:	4603      	mov	r3, r0
 800d926:	2b00      	cmp	r3, #0
 800d928:	da02      	bge.n	800d930 <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 800d92a:	f04f 33ff 	mov.w	r3, #4294967295
 800d92e:	e022      	b.n	800d976 <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800d930:	697b      	ldr	r3, [r7, #20]
 800d932:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	68db      	ldr	r3, [r3, #12]
 800d93a:	6939      	ldr	r1, [r7, #16]
 800d93c:	8809      	ldrh	r1, [r1, #0]
 800d93e:	fb01 f303 	mul.w	r3, r1, r3
 800d942:	429a      	cmp	r2, r3
 800d944:	d00a      	beq.n	800d95c <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d946:	697b      	ldr	r3, [r7, #20]
 800d948:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d94c:	2320      	movs	r3, #32
 800d94e:	2205      	movs	r2, #5
 800d950:	68f8      	ldr	r0, [r7, #12]
 800d952:	f7ff fde8 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d956:	f04f 33ff 	mov.w	r3, #4294967295
 800d95a:	e00c      	b.n	800d976 <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800d95c:	697b      	ldr	r3, [r7, #20]
 800d95e:	2202      	movs	r2, #2
 800d960:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d968:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800d96a:	7afb      	ldrb	r3, [r7, #11]
 800d96c:	4619      	mov	r1, r3
 800d96e:	68f8      	ldr	r0, [r7, #12]
 800d970:	f000 fac2 	bl	800def8 <SCSI_ProcessRead>
 800d974:	4603      	mov	r3, r0
}
 800d976:	4618      	mov	r0, r3
 800d978:	3718      	adds	r7, #24
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}
	...

0800d980 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b088      	sub	sp, #32
 800d984:	af00      	add	r7, sp, #0
 800d986:	60f8      	str	r0, [r7, #12]
 800d988:	460b      	mov	r3, r1
 800d98a:	607a      	str	r2, [r7, #4]
 800d98c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	32b0      	adds	r2, #176	@ 0xb0
 800d998:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d99c:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d99e:	7afb      	ldrb	r3, [r7, #11]
 800d9a0:	3326      	adds	r3, #38	@ 0x26
 800d9a2:	011b      	lsls	r3, r3, #4
 800d9a4:	69fa      	ldr	r2, [r7, #28]
 800d9a6:	4413      	add	r3, r2
 800d9a8:	3304      	adds	r3, #4
 800d9aa:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 800d9ac:	69fb      	ldr	r3, [r7, #28]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d102      	bne.n	800d9b8 <SCSI_Write10+0x38>
  {
    return -1;
 800d9b2:	f04f 33ff 	mov.w	r3, #4294967295
 800d9b6:	e0b4      	b.n	800db22 <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d9b8:	69fb      	ldr	r3, [r7, #28]
 800d9ba:	7a1b      	ldrb	r3, [r3, #8]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	f040 80aa 	bne.w	800db16 <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800d9c2:	69fb      	ldr	r3, [r7, #28]
 800d9c4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d10a      	bne.n	800d9e2 <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d9cc:	69fb      	ldr	r3, [r7, #28]
 800d9ce:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d9d2:	2320      	movs	r3, #32
 800d9d4:	2205      	movs	r2, #5
 800d9d6:	68f8      	ldr	r0, [r7, #12]
 800d9d8:	f7ff fda5 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d9dc:	f04f 33ff 	mov.w	r3, #4294967295
 800d9e0:	e09f      	b.n	800db22 <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d9e2:	69fb      	ldr	r3, [r7, #28]
 800d9e4:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d9e8:	b25b      	sxtb	r3, r3
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	da0a      	bge.n	800da04 <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d9ee:	69fb      	ldr	r3, [r7, #28]
 800d9f0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d9f4:	2320      	movs	r3, #32
 800d9f6:	2205      	movs	r2, #5
 800d9f8:	68f8      	ldr	r0, [r7, #12]
 800d9fa:	f7ff fd94 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800d9fe:	f04f 33ff 	mov.w	r3, #4294967295
 800da02:	e08e      	b.n	800db22 <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800da0a:	68fa      	ldr	r2, [r7, #12]
 800da0c:	33b0      	adds	r3, #176	@ 0xb0
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	4413      	add	r3, r2
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	689b      	ldr	r3, [r3, #8]
 800da16:	7afa      	ldrb	r2, [r7, #11]
 800da18:	4610      	mov	r0, r2
 800da1a:	4798      	blx	r3
 800da1c:	4603      	mov	r3, r0
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d008      	beq.n	800da34 <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800da22:	7af9      	ldrb	r1, [r7, #11]
 800da24:	233a      	movs	r3, #58	@ 0x3a
 800da26:	2202      	movs	r2, #2
 800da28:	68f8      	ldr	r0, [r7, #12]
 800da2a:	f7ff fd7c 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800da2e:	f04f 33ff 	mov.w	r3, #4294967295
 800da32:	e076      	b.n	800db22 <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800da3a:	68fa      	ldr	r2, [r7, #12]
 800da3c:	33b0      	adds	r3, #176	@ 0xb0
 800da3e:	009b      	lsls	r3, r3, #2
 800da40:	4413      	add	r3, r2
 800da42:	685b      	ldr	r3, [r3, #4]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	7afa      	ldrb	r2, [r7, #11]
 800da48:	4610      	mov	r0, r2
 800da4a:	4798      	blx	r3
 800da4c:	4603      	mov	r3, r0
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d008      	beq.n	800da64 <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800da52:	7af9      	ldrb	r1, [r7, #11]
 800da54:	2327      	movs	r3, #39	@ 0x27
 800da56:	2202      	movs	r2, #2
 800da58:	68f8      	ldr	r0, [r7, #12]
 800da5a:	f7ff fd64 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800da5e:	f04f 33ff 	mov.w	r3, #4294967295
 800da62:	e05e      	b.n	800db22 <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	3302      	adds	r3, #2
 800da68:	781b      	ldrb	r3, [r3, #0]
 800da6a:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	3303      	adds	r3, #3
 800da70:	781b      	ldrb	r3, [r3, #0]
 800da72:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800da74:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	3304      	adds	r3, #4
 800da7a:	781b      	ldrb	r3, [r3, #0]
 800da7c:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800da7e:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800da80:	687a      	ldr	r2, [r7, #4]
 800da82:	3205      	adds	r2, #5
 800da84:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800da86:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800da88:	69bb      	ldr	r3, [r7, #24]
 800da8a:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	3307      	adds	r3, #7
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 800da94:	687a      	ldr	r2, [r7, #4]
 800da96:	3208      	adds	r2, #8
 800da98:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 800da9a:	431a      	orrs	r2, r3
 800da9c:	69bb      	ldr	r3, [r7, #24]
 800da9e:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800daa0:	69bb      	ldr	r3, [r7, #24]
 800daa2:	689a      	ldr	r2, [r3, #8]
 800daa4:	69bb      	ldr	r3, [r7, #24]
 800daa6:	68db      	ldr	r3, [r3, #12]
 800daa8:	7af9      	ldrb	r1, [r7, #11]
 800daaa:	68f8      	ldr	r0, [r7, #12]
 800daac:	f000 f9f2 	bl	800de94 <SCSI_CheckAddressRange>
 800dab0:	4603      	mov	r3, r0
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	da02      	bge.n	800dabc <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 800dab6:	f04f 33ff 	mov.w	r3, #4294967295
 800daba:	e032      	b.n	800db22 <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 800dabc:	69bb      	ldr	r3, [r7, #24]
 800dabe:	68db      	ldr	r3, [r3, #12]
 800dac0:	69ba      	ldr	r2, [r7, #24]
 800dac2:	8812      	ldrh	r2, [r2, #0]
 800dac4:	fb02 f303 	mul.w	r3, r2, r3
 800dac8:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800daca:	69fb      	ldr	r3, [r7, #28]
 800dacc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800dad0:	697a      	ldr	r2, [r7, #20]
 800dad2:	429a      	cmp	r2, r3
 800dad4:	d00a      	beq.n	800daec <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800dad6:	69fb      	ldr	r3, [r7, #28]
 800dad8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800dadc:	2320      	movs	r3, #32
 800dade:	2205      	movs	r2, #5
 800dae0:	68f8      	ldr	r0, [r7, #12]
 800dae2:	f7ff fd20 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800dae6:	f04f 33ff 	mov.w	r3, #4294967295
 800daea:	e01a      	b.n	800db22 <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800daec:	697b      	ldr	r3, [r7, #20]
 800daee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800daf2:	bf28      	it	cs
 800daf4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800daf8:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800dafa:	69fb      	ldr	r3, [r7, #28]
 800dafc:	2201      	movs	r2, #1
 800dafe:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800db00:	4b0a      	ldr	r3, [pc, #40]	@ (800db2c <SCSI_Write10+0x1ac>)
 800db02:	7819      	ldrb	r1, [r3, #0]
 800db04:	69fb      	ldr	r3, [r7, #28]
 800db06:	f103 0210 	add.w	r2, r3, #16
 800db0a:	697b      	ldr	r3, [r7, #20]
 800db0c:	68f8      	ldr	r0, [r7, #12]
 800db0e:	f005 faae 	bl	801306e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800db12:	2300      	movs	r3, #0
 800db14:	e005      	b.n	800db22 <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 800db16:	7afb      	ldrb	r3, [r7, #11]
 800db18:	4619      	mov	r1, r3
 800db1a:	68f8      	ldr	r0, [r7, #12]
 800db1c:	f000 fa6e 	bl	800dffc <SCSI_ProcessWrite>
 800db20:	4603      	mov	r3, r0
}
 800db22:	4618      	mov	r0, r3
 800db24:	3720      	adds	r7, #32
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}
 800db2a:	bf00      	nop
 800db2c:	2000008b 	.word	0x2000008b

0800db30 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b088      	sub	sp, #32
 800db34:	af00      	add	r7, sp, #0
 800db36:	60f8      	str	r0, [r7, #12]
 800db38:	460b      	mov	r3, r1
 800db3a:	607a      	str	r2, [r7, #4]
 800db3c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	32b0      	adds	r2, #176	@ 0xb0
 800db48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db4c:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800db4e:	7afb      	ldrb	r3, [r7, #11]
 800db50:	3326      	adds	r3, #38	@ 0x26
 800db52:	011b      	lsls	r3, r3, #4
 800db54:	69fa      	ldr	r2, [r7, #28]
 800db56:	4413      	add	r3, r2
 800db58:	3304      	adds	r3, #4
 800db5a:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 800db5c:	69fb      	ldr	r3, [r7, #28]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d102      	bne.n	800db68 <SCSI_Write12+0x38>
  {
    return -1;
 800db62:	f04f 33ff 	mov.w	r3, #4294967295
 800db66:	e0c4      	b.n	800dcf2 <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800db68:	69fb      	ldr	r3, [r7, #28]
 800db6a:	7a1b      	ldrb	r3, [r3, #8]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	f040 80ba 	bne.w	800dce6 <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800db72:	69fb      	ldr	r3, [r7, #28]
 800db74:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d10a      	bne.n	800db92 <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800db7c:	69fb      	ldr	r3, [r7, #28]
 800db7e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800db82:	2320      	movs	r3, #32
 800db84:	2205      	movs	r2, #5
 800db86:	68f8      	ldr	r0, [r7, #12]
 800db88:	f7ff fccd 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800db8c:	f04f 33ff 	mov.w	r3, #4294967295
 800db90:	e0af      	b.n	800dcf2 <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800db92:	69fb      	ldr	r3, [r7, #28]
 800db94:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800db98:	b25b      	sxtb	r3, r3
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	da0a      	bge.n	800dbb4 <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800db9e:	69fb      	ldr	r3, [r7, #28]
 800dba0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800dba4:	2320      	movs	r3, #32
 800dba6:	2205      	movs	r2, #5
 800dba8:	68f8      	ldr	r0, [r7, #12]
 800dbaa:	f7ff fcbc 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800dbae:	f04f 33ff 	mov.w	r3, #4294967295
 800dbb2:	e09e      	b.n	800dcf2 <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dbba:	68fa      	ldr	r2, [r7, #12]
 800dbbc:	33b0      	adds	r3, #176	@ 0xb0
 800dbbe:	009b      	lsls	r3, r3, #2
 800dbc0:	4413      	add	r3, r2
 800dbc2:	685b      	ldr	r3, [r3, #4]
 800dbc4:	689b      	ldr	r3, [r3, #8]
 800dbc6:	7afa      	ldrb	r2, [r7, #11]
 800dbc8:	4610      	mov	r0, r2
 800dbca:	4798      	blx	r3
 800dbcc:	4603      	mov	r3, r0
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d00b      	beq.n	800dbea <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800dbd2:	7af9      	ldrb	r1, [r7, #11]
 800dbd4:	233a      	movs	r3, #58	@ 0x3a
 800dbd6:	2202      	movs	r2, #2
 800dbd8:	68f8      	ldr	r0, [r7, #12]
 800dbda:	f7ff fca4 	bl	800d526 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800dbde:	69fb      	ldr	r3, [r7, #28]
 800dbe0:	2205      	movs	r2, #5
 800dbe2:	721a      	strb	r2, [r3, #8]
      return -1;
 800dbe4:	f04f 33ff 	mov.w	r3, #4294967295
 800dbe8:	e083      	b.n	800dcf2 <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dbf0:	68fa      	ldr	r2, [r7, #12]
 800dbf2:	33b0      	adds	r3, #176	@ 0xb0
 800dbf4:	009b      	lsls	r3, r3, #2
 800dbf6:	4413      	add	r3, r2
 800dbf8:	685b      	ldr	r3, [r3, #4]
 800dbfa:	68db      	ldr	r3, [r3, #12]
 800dbfc:	7afa      	ldrb	r2, [r7, #11]
 800dbfe:	4610      	mov	r0, r2
 800dc00:	4798      	blx	r3
 800dc02:	4603      	mov	r3, r0
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d00b      	beq.n	800dc20 <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800dc08:	7af9      	ldrb	r1, [r7, #11]
 800dc0a:	2327      	movs	r3, #39	@ 0x27
 800dc0c:	2202      	movs	r2, #2
 800dc0e:	68f8      	ldr	r0, [r7, #12]
 800dc10:	f7ff fc89 	bl	800d526 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800dc14:	69fb      	ldr	r3, [r7, #28]
 800dc16:	2205      	movs	r2, #5
 800dc18:	721a      	strb	r2, [r3, #8]
      return -1;
 800dc1a:	f04f 33ff 	mov.w	r3, #4294967295
 800dc1e:	e068      	b.n	800dcf2 <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	3302      	adds	r3, #2
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	3303      	adds	r3, #3
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800dc30:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	3304      	adds	r3, #4
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800dc3a:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800dc3c:	687a      	ldr	r2, [r7, #4]
 800dc3e:	3205      	adds	r2, #5
 800dc40:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800dc42:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800dc44:	69bb      	ldr	r3, [r7, #24]
 800dc46:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	3306      	adds	r3, #6
 800dc4c:	781b      	ldrb	r3, [r3, #0]
 800dc4e:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	3307      	adds	r3, #7
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800dc58:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	3308      	adds	r3, #8
 800dc5e:	781b      	ldrb	r3, [r3, #0]
 800dc60:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800dc62:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800dc64:	687a      	ldr	r2, [r7, #4]
 800dc66:	3209      	adds	r2, #9
 800dc68:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 800dc6a:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800dc6c:	69bb      	ldr	r3, [r7, #24]
 800dc6e:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800dc70:	69bb      	ldr	r3, [r7, #24]
 800dc72:	689a      	ldr	r2, [r3, #8]
 800dc74:	69bb      	ldr	r3, [r7, #24]
 800dc76:	68db      	ldr	r3, [r3, #12]
 800dc78:	7af9      	ldrb	r1, [r7, #11]
 800dc7a:	68f8      	ldr	r0, [r7, #12]
 800dc7c:	f000 f90a 	bl	800de94 <SCSI_CheckAddressRange>
 800dc80:	4603      	mov	r3, r0
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	da02      	bge.n	800dc8c <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 800dc86:	f04f 33ff 	mov.w	r3, #4294967295
 800dc8a:	e032      	b.n	800dcf2 <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 800dc8c:	69bb      	ldr	r3, [r7, #24]
 800dc8e:	68db      	ldr	r3, [r3, #12]
 800dc90:	69ba      	ldr	r2, [r7, #24]
 800dc92:	8812      	ldrh	r2, [r2, #0]
 800dc94:	fb02 f303 	mul.w	r3, r2, r3
 800dc98:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800dc9a:	69fb      	ldr	r3, [r7, #28]
 800dc9c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800dca0:	697a      	ldr	r2, [r7, #20]
 800dca2:	429a      	cmp	r2, r3
 800dca4:	d00a      	beq.n	800dcbc <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800dca6:	69fb      	ldr	r3, [r7, #28]
 800dca8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800dcac:	2320      	movs	r3, #32
 800dcae:	2205      	movs	r2, #5
 800dcb0:	68f8      	ldr	r0, [r7, #12]
 800dcb2:	f7ff fc38 	bl	800d526 <SCSI_SenseCode>
      return -1;
 800dcb6:	f04f 33ff 	mov.w	r3, #4294967295
 800dcba:	e01a      	b.n	800dcf2 <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800dcbc:	697b      	ldr	r3, [r7, #20]
 800dcbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dcc2:	bf28      	it	cs
 800dcc4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800dcc8:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800dcca:	69fb      	ldr	r3, [r7, #28]
 800dccc:	2201      	movs	r2, #1
 800dcce:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800dcd0:	4b0a      	ldr	r3, [pc, #40]	@ (800dcfc <SCSI_Write12+0x1cc>)
 800dcd2:	7819      	ldrb	r1, [r3, #0]
 800dcd4:	69fb      	ldr	r3, [r7, #28]
 800dcd6:	f103 0210 	add.w	r2, r3, #16
 800dcda:	697b      	ldr	r3, [r7, #20]
 800dcdc:	68f8      	ldr	r0, [r7, #12]
 800dcde:	f005 f9c6 	bl	801306e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800dce2:	2300      	movs	r3, #0
 800dce4:	e005      	b.n	800dcf2 <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 800dce6:	7afb      	ldrb	r3, [r7, #11]
 800dce8:	4619      	mov	r1, r3
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f000 f986 	bl	800dffc <SCSI_ProcessWrite>
 800dcf0:	4603      	mov	r3, r0
}
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	3720      	adds	r7, #32
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	bd80      	pop	{r7, pc}
 800dcfa:	bf00      	nop
 800dcfc:	2000008b 	.word	0x2000008b

0800dd00 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800dd00:	b580      	push	{r7, lr}
 800dd02:	b086      	sub	sp, #24
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	60f8      	str	r0, [r7, #12]
 800dd08:	460b      	mov	r3, r1
 800dd0a:	607a      	str	r2, [r7, #4]
 800dd0c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	32b0      	adds	r2, #176	@ 0xb0
 800dd18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd1c:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800dd1e:	7afb      	ldrb	r3, [r7, #11]
 800dd20:	3326      	adds	r3, #38	@ 0x26
 800dd22:	011b      	lsls	r3, r3, #4
 800dd24:	697a      	ldr	r2, [r7, #20]
 800dd26:	4413      	add	r3, r2
 800dd28:	3304      	adds	r3, #4
 800dd2a:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800dd2c:	697b      	ldr	r3, [r7, #20]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d102      	bne.n	800dd38 <SCSI_Verify10+0x38>
  {
    return -1;
 800dd32:	f04f 33ff 	mov.w	r3, #4294967295
 800dd36:	e021      	b.n	800dd7c <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	3301      	adds	r3, #1
 800dd3c:	781b      	ldrb	r3, [r3, #0]
 800dd3e:	f003 0302 	and.w	r3, r3, #2
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d008      	beq.n	800dd58 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800dd46:	7af9      	ldrb	r1, [r7, #11]
 800dd48:	2324      	movs	r3, #36	@ 0x24
 800dd4a:	2205      	movs	r2, #5
 800dd4c:	68f8      	ldr	r0, [r7, #12]
 800dd4e:	f7ff fbea 	bl	800d526 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800dd52:	f04f 33ff 	mov.w	r3, #4294967295
 800dd56:	e011      	b.n	800dd7c <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800dd58:	693b      	ldr	r3, [r7, #16]
 800dd5a:	689a      	ldr	r2, [r3, #8]
 800dd5c:	693b      	ldr	r3, [r7, #16]
 800dd5e:	68db      	ldr	r3, [r3, #12]
 800dd60:	7af9      	ldrb	r1, [r7, #11]
 800dd62:	68f8      	ldr	r0, [r7, #12]
 800dd64:	f000 f896 	bl	800de94 <SCSI_CheckAddressRange>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	da02      	bge.n	800dd74 <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 800dd6e:	f04f 33ff 	mov.w	r3, #4294967295
 800dd72:	e003      	b.n	800dd7c <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 800dd74:	697b      	ldr	r3, [r7, #20]
 800dd76:	2200      	movs	r2, #0
 800dd78:	60da      	str	r2, [r3, #12]

  return 0;
 800dd7a:	2300      	movs	r3, #0
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	3718      	adds	r7, #24
 800dd80:	46bd      	mov	sp, r7
 800dd82:	bd80      	pop	{r7, pc}

0800dd84 <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b088      	sub	sp, #32
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	60f8      	str	r0, [r7, #12]
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	607a      	str	r2, [r7, #4]
 800dd90:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	32b0      	adds	r2, #176	@ 0xb0
 800dd9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dda0:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800dda2:	69bb      	ldr	r3, [r7, #24]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d102      	bne.n	800ddae <SCSI_ReportLuns+0x2a>
  {
    return -1;
 800dda8:	f04f 33ff 	mov.w	r3, #4294967295
 800ddac:	e038      	b.n	800de20 <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 800ddae:	2218      	movs	r2, #24
 800ddb0:	2100      	movs	r1, #0
 800ddb2:	481d      	ldr	r0, [pc, #116]	@ (800de28 <SCSI_ReportLuns+0xa4>)
 800ddb4:	f006 fa79 	bl	80142aa <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 800ddb8:	69bb      	ldr	r3, [r7, #24]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	3301      	adds	r3, #1
 800ddbe:	00db      	lsls	r3, r3, #3
 800ddc0:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 800ddc2:	697b      	ldr	r3, [r7, #20]
 800ddc4:	0e1b      	lsrs	r3, r3, #24
 800ddc6:	b2da      	uxtb	r2, r3
 800ddc8:	4b17      	ldr	r3, [pc, #92]	@ (800de28 <SCSI_ReportLuns+0xa4>)
 800ddca:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 800ddcc:	697b      	ldr	r3, [r7, #20]
 800ddce:	0c1b      	lsrs	r3, r3, #16
 800ddd0:	b2da      	uxtb	r2, r3
 800ddd2:	4b15      	ldr	r3, [pc, #84]	@ (800de28 <SCSI_ReportLuns+0xa4>)
 800ddd4:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	0a1b      	lsrs	r3, r3, #8
 800ddda:	b2da      	uxtb	r2, r3
 800dddc:	4b12      	ldr	r3, [pc, #72]	@ (800de28 <SCSI_ReportLuns+0xa4>)
 800ddde:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 800dde0:	697b      	ldr	r3, [r7, #20]
 800dde2:	b2da      	uxtb	r2, r3
 800dde4:	4b10      	ldr	r3, [pc, #64]	@ (800de28 <SCSI_ReportLuns+0xa4>)
 800dde6:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 800dde8:	2300      	movs	r3, #0
 800ddea:	77fb      	strb	r3, [r7, #31]
 800ddec:	e008      	b.n	800de00 <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 800ddee:	7ffb      	ldrb	r3, [r7, #31]
 800ddf0:	00db      	lsls	r3, r3, #3
 800ddf2:	3309      	adds	r3, #9
 800ddf4:	490c      	ldr	r1, [pc, #48]	@ (800de28 <SCSI_ReportLuns+0xa4>)
 800ddf6:	7ffa      	ldrb	r2, [r7, #31]
 800ddf8:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 800ddfa:	7ffb      	ldrb	r3, [r7, #31]
 800ddfc:	3301      	adds	r3, #1
 800ddfe:	77fb      	strb	r3, [r7, #31]
 800de00:	7ffa      	ldrb	r2, [r7, #31]
 800de02:	69bb      	ldr	r3, [r7, #24]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	429a      	cmp	r2, r3
 800de08:	d9f1      	bls.n	800ddee <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	3308      	adds	r3, #8
 800de0e:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 800de10:	693b      	ldr	r3, [r7, #16]
 800de12:	b29b      	uxth	r3, r3
 800de14:	461a      	mov	r2, r3
 800de16:	4904      	ldr	r1, [pc, #16]	@ (800de28 <SCSI_ReportLuns+0xa4>)
 800de18:	69b8      	ldr	r0, [r7, #24]
 800de1a:	f000 f97f 	bl	800e11c <SCSI_UpdateBotData>

  return 0;
 800de1e:	2300      	movs	r3, #0
}
 800de20:	4618      	mov	r0, r3
 800de22:	3720      	adds	r7, #32
 800de24:	46bd      	mov	sp, r7
 800de26:	bd80      	pop	{r7, pc}
 800de28:	20000638 	.word	0x20000638

0800de2c <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b086      	sub	sp, #24
 800de30:	af00      	add	r7, sp, #0
 800de32:	60f8      	str	r0, [r7, #12]
 800de34:	460b      	mov	r3, r1
 800de36:	607a      	str	r2, [r7, #4]
 800de38:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	32b0      	adds	r2, #176	@ 0xb0
 800de44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de48:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	3303      	adds	r3, #3
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	b21b      	sxth	r3, r3
 800de52:	021b      	lsls	r3, r3, #8
 800de54:	b21a      	sxth	r2, r3
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	3304      	adds	r3, #4
 800de5a:	781b      	ldrb	r3, [r3, #0]
 800de5c:	b21b      	sxth	r3, r3
 800de5e:	4313      	orrs	r3, r2
 800de60:	b21b      	sxth	r3, r3
 800de62:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 800de64:	8afb      	ldrh	r3, [r7, #22]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d101      	bne.n	800de6e <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 800de6a:	2300      	movs	r3, #0
 800de6c:	e00b      	b.n	800de86 <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 800de6e:	8afb      	ldrh	r3, [r7, #22]
 800de70:	2b08      	cmp	r3, #8
 800de72:	d901      	bls.n	800de78 <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 800de74:	2308      	movs	r3, #8
 800de76:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 800de78:	8afb      	ldrh	r3, [r7, #22]
 800de7a:	461a      	mov	r2, r3
 800de7c:	4904      	ldr	r1, [pc, #16]	@ (800de90 <SCSI_ReceiveDiagnosticResults+0x64>)
 800de7e:	6938      	ldr	r0, [r7, #16]
 800de80:	f000 f94c 	bl	800e11c <SCSI_UpdateBotData>

  return 0;
 800de84:	2300      	movs	r3, #0
}
 800de86:	4618      	mov	r0, r3
 800de88:	3718      	adds	r7, #24
 800de8a:	46bd      	mov	sp, r7
 800de8c:	bd80      	pop	{r7, pc}
 800de8e:	bf00      	nop
 800de90:	20000630 	.word	0x20000630

0800de94 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b086      	sub	sp, #24
 800de98:	af00      	add	r7, sp, #0
 800de9a:	60f8      	str	r0, [r7, #12]
 800de9c:	607a      	str	r2, [r7, #4]
 800de9e:	603b      	str	r3, [r7, #0]
 800dea0:	460b      	mov	r3, r1
 800dea2:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	32b0      	adds	r2, #176	@ 0xb0
 800deae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800deb2:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800deb4:	7afb      	ldrb	r3, [r7, #11]
 800deb6:	3326      	adds	r3, #38	@ 0x26
 800deb8:	011b      	lsls	r3, r3, #4
 800deba:	697a      	ldr	r2, [r7, #20]
 800debc:	4413      	add	r3, r2
 800debe:	3304      	adds	r3, #4
 800dec0:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800dec2:	697b      	ldr	r3, [r7, #20]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d102      	bne.n	800dece <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 800dec8:	f04f 33ff 	mov.w	r3, #4294967295
 800decc:	e010      	b.n	800def0 <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 800dece:	687a      	ldr	r2, [r7, #4]
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	441a      	add	r2, r3
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	685b      	ldr	r3, [r3, #4]
 800ded8:	429a      	cmp	r2, r3
 800deda:	d908      	bls.n	800deee <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800dedc:	7af9      	ldrb	r1, [r7, #11]
 800dede:	2321      	movs	r3, #33	@ 0x21
 800dee0:	2205      	movs	r2, #5
 800dee2:	68f8      	ldr	r0, [r7, #12]
 800dee4:	f7ff fb1f 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800dee8:	f04f 33ff 	mov.w	r3, #4294967295
 800deec:	e000      	b.n	800def0 <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 800deee:	2300      	movs	r3, #0
}
 800def0:	4618      	mov	r0, r3
 800def2:	3718      	adds	r7, #24
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}

0800def8 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800def8:	b590      	push	{r4, r7, lr}
 800defa:	b087      	sub	sp, #28
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	460b      	mov	r3, r1
 800df02:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	32b0      	adds	r2, #176	@ 0xb0
 800df0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df12:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800df14:	78fb      	ldrb	r3, [r7, #3]
 800df16:	3326      	adds	r3, #38	@ 0x26
 800df18:	011b      	lsls	r3, r3, #4
 800df1a:	697a      	ldr	r2, [r7, #20]
 800df1c:	4413      	add	r3, r2
 800df1e:	3304      	adds	r3, #4
 800df20:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d102      	bne.n	800df2e <SCSI_ProcessRead+0x36>
  {
    return -1;
 800df28:	f04f 33ff 	mov.w	r3, #4294967295
 800df2c:	e05f      	b.n	800dfee <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	68db      	ldr	r3, [r3, #12]
 800df32:	693a      	ldr	r2, [r7, #16]
 800df34:	8812      	ldrh	r2, [r2, #0]
 800df36:	fb02 f303 	mul.w	r3, r2, r3
 800df3a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df42:	bf28      	it	cs
 800df44:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800df48:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800df50:	687a      	ldr	r2, [r7, #4]
 800df52:	33b0      	adds	r3, #176	@ 0xb0
 800df54:	009b      	lsls	r3, r3, #2
 800df56:	4413      	add	r3, r2
 800df58:	685b      	ldr	r3, [r3, #4]
 800df5a:	691c      	ldr	r4, [r3, #16]
 800df5c:	697b      	ldr	r3, [r7, #20]
 800df5e:	f103 0110 	add.w	r1, r3, #16
 800df62:	693b      	ldr	r3, [r7, #16]
 800df64:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 800df66:	693b      	ldr	r3, [r7, #16]
 800df68:	881b      	ldrh	r3, [r3, #0]
 800df6a:	4618      	mov	r0, r3
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800df72:	b29b      	uxth	r3, r3
 800df74:	78f8      	ldrb	r0, [r7, #3]
 800df76:	47a0      	blx	r4
 800df78:	4603      	mov	r3, r0
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	da08      	bge.n	800df90 <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800df7e:	78f9      	ldrb	r1, [r7, #3]
 800df80:	2311      	movs	r3, #17
 800df82:	2204      	movs	r2, #4
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f7ff face 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800df8a:	f04f 33ff 	mov.w	r3, #4294967295
 800df8e:	e02e      	b.n	800dfee <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800df90:	4b19      	ldr	r3, [pc, #100]	@ (800dff8 <SCSI_ProcessRead+0x100>)
 800df92:	7819      	ldrb	r1, [r3, #0]
 800df94:	697b      	ldr	r3, [r7, #20]
 800df96:	f103 0210 	add.w	r2, r3, #16
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	6878      	ldr	r0, [r7, #4]
 800df9e:	f005 f845 	bl	801302c <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800dfa2:	693b      	ldr	r3, [r7, #16]
 800dfa4:	689a      	ldr	r2, [r3, #8]
 800dfa6:	693b      	ldr	r3, [r7, #16]
 800dfa8:	881b      	ldrh	r3, [r3, #0]
 800dfaa:	4619      	mov	r1, r3
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	fbb3 f3f1 	udiv	r3, r3, r1
 800dfb2:	441a      	add	r2, r3
 800dfb4:	693b      	ldr	r3, [r7, #16]
 800dfb6:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800dfb8:	693b      	ldr	r3, [r7, #16]
 800dfba:	68da      	ldr	r2, [r3, #12]
 800dfbc:	693b      	ldr	r3, [r7, #16]
 800dfbe:	881b      	ldrh	r3, [r3, #0]
 800dfc0:	4619      	mov	r1, r3
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	fbb3 f3f1 	udiv	r3, r3, r1
 800dfc8:	1ad2      	subs	r2, r2, r3
 800dfca:	693b      	ldr	r3, [r7, #16]
 800dfcc:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800dfce:	697b      	ldr	r3, [r7, #20]
 800dfd0:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	1ad2      	subs	r2, r2, r3
 800dfd8:	697b      	ldr	r3, [r7, #20]
 800dfda:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	68db      	ldr	r3, [r3, #12]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d102      	bne.n	800dfec <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	2203      	movs	r2, #3
 800dfea:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800dfec:	2300      	movs	r3, #0
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	371c      	adds	r7, #28
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd90      	pop	{r4, r7, pc}
 800dff6:	bf00      	nop
 800dff8:	2000008a 	.word	0x2000008a

0800dffc <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800dffc:	b590      	push	{r4, r7, lr}
 800dffe:	b087      	sub	sp, #28
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
 800e004:	460b      	mov	r3, r1
 800e006:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	32b0      	adds	r2, #176	@ 0xb0
 800e012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e016:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800e018:	78fb      	ldrb	r3, [r7, #3]
 800e01a:	3326      	adds	r3, #38	@ 0x26
 800e01c:	011b      	lsls	r3, r3, #4
 800e01e:	697a      	ldr	r2, [r7, #20]
 800e020:	4413      	add	r3, r2
 800e022:	3304      	adds	r3, #4
 800e024:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800e026:	697b      	ldr	r3, [r7, #20]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d102      	bne.n	800e032 <SCSI_ProcessWrite+0x36>
  {
    return -1;
 800e02c:	f04f 33ff 	mov.w	r3, #4294967295
 800e030:	e06d      	b.n	800e10e <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	68db      	ldr	r3, [r3, #12]
 800e036:	693a      	ldr	r2, [r7, #16]
 800e038:	8812      	ldrh	r2, [r2, #0]
 800e03a:	fb02 f303 	mul.w	r3, r2, r3
 800e03e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e046:	bf28      	it	cs
 800e048:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800e04c:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e054:	687a      	ldr	r2, [r7, #4]
 800e056:	33b0      	adds	r3, #176	@ 0xb0
 800e058:	009b      	lsls	r3, r3, #2
 800e05a:	4413      	add	r3, r2
 800e05c:	685b      	ldr	r3, [r3, #4]
 800e05e:	695c      	ldr	r4, [r3, #20]
 800e060:	697b      	ldr	r3, [r7, #20]
 800e062:	f103 0110 	add.w	r1, r3, #16
 800e066:	693b      	ldr	r3, [r7, #16]
 800e068:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 800e06a:	693b      	ldr	r3, [r7, #16]
 800e06c:	881b      	ldrh	r3, [r3, #0]
 800e06e:	4618      	mov	r0, r3
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800e076:	b29b      	uxth	r3, r3
 800e078:	78f8      	ldrb	r0, [r7, #3]
 800e07a:	47a0      	blx	r4
 800e07c:	4603      	mov	r3, r0
 800e07e:	2b00      	cmp	r3, #0
 800e080:	da08      	bge.n	800e094 <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800e082:	78f9      	ldrb	r1, [r7, #3]
 800e084:	2303      	movs	r3, #3
 800e086:	2204      	movs	r2, #4
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f7ff fa4c 	bl	800d526 <SCSI_SenseCode>
    return -1;
 800e08e:	f04f 33ff 	mov.w	r3, #4294967295
 800e092:	e03c      	b.n	800e10e <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800e094:	693b      	ldr	r3, [r7, #16]
 800e096:	689a      	ldr	r2, [r3, #8]
 800e098:	693b      	ldr	r3, [r7, #16]
 800e09a:	881b      	ldrh	r3, [r3, #0]
 800e09c:	4619      	mov	r1, r3
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	fbb3 f3f1 	udiv	r3, r3, r1
 800e0a4:	441a      	add	r2, r3
 800e0a6:	693b      	ldr	r3, [r7, #16]
 800e0a8:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800e0aa:	693b      	ldr	r3, [r7, #16]
 800e0ac:	68da      	ldr	r2, [r3, #12]
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	881b      	ldrh	r3, [r3, #0]
 800e0b2:	4619      	mov	r1, r3
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	fbb3 f3f1 	udiv	r3, r3, r1
 800e0ba:	1ad2      	subs	r2, r2, r3
 800e0bc:	693b      	ldr	r3, [r7, #16]
 800e0be:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800e0c0:	697b      	ldr	r3, [r7, #20]
 800e0c2:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	1ad2      	subs	r2, r2, r3
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 800e0d0:	693b      	ldr	r3, [r7, #16]
 800e0d2:	68db      	ldr	r3, [r3, #12]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d104      	bne.n	800e0e2 <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800e0d8:	2100      	movs	r1, #0
 800e0da:	6878      	ldr	r0, [r7, #4]
 800e0dc:	f7fe fc26 	bl	800c92c <MSC_BOT_SendCSW>
 800e0e0:	e014      	b.n	800e10c <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 800e0e2:	693b      	ldr	r3, [r7, #16]
 800e0e4:	68db      	ldr	r3, [r3, #12]
 800e0e6:	693a      	ldr	r2, [r7, #16]
 800e0e8:	8812      	ldrh	r2, [r2, #0]
 800e0ea:	fb02 f303 	mul.w	r3, r2, r3
 800e0ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e0f2:	bf28      	it	cs
 800e0f4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800e0f8:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800e0fa:	4b07      	ldr	r3, [pc, #28]	@ (800e118 <SCSI_ProcessWrite+0x11c>)
 800e0fc:	7819      	ldrb	r1, [r3, #0]
 800e0fe:	697b      	ldr	r3, [r7, #20]
 800e100:	f103 0210 	add.w	r2, r3, #16
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	6878      	ldr	r0, [r7, #4]
 800e108:	f004 ffb1 	bl	801306e <USBD_LL_PrepareReceive>
  }

  return 0;
 800e10c:	2300      	movs	r3, #0
}
 800e10e:	4618      	mov	r0, r3
 800e110:	371c      	adds	r7, #28
 800e112:	46bd      	mov	sp, r7
 800e114:	bd90      	pop	{r4, r7, pc}
 800e116:	bf00      	nop
 800e118:	2000008b 	.word	0x2000008b

0800e11c <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800e11c:	b480      	push	{r7}
 800e11e:	b087      	sub	sp, #28
 800e120:	af00      	add	r7, sp, #0
 800e122:	60f8      	str	r0, [r7, #12]
 800e124:	60b9      	str	r1, [r7, #8]
 800e126:	4613      	mov	r3, r2
 800e128:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800e12a:	88fb      	ldrh	r3, [r7, #6]
 800e12c:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d102      	bne.n	800e13a <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800e134:	f04f 33ff 	mov.w	r3, #4294967295
 800e138:	e013      	b.n	800e162 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800e13a:	8afa      	ldrh	r2, [r7, #22]
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800e140:	e00b      	b.n	800e15a <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800e142:	8afb      	ldrh	r3, [r7, #22]
 800e144:	3b01      	subs	r3, #1
 800e146:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800e148:	8afb      	ldrh	r3, [r7, #22]
 800e14a:	68ba      	ldr	r2, [r7, #8]
 800e14c:	441a      	add	r2, r3
 800e14e:	8afb      	ldrh	r3, [r7, #22]
 800e150:	7811      	ldrb	r1, [r2, #0]
 800e152:	68fa      	ldr	r2, [r7, #12]
 800e154:	4413      	add	r3, r2
 800e156:	460a      	mov	r2, r1
 800e158:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800e15a:	8afb      	ldrh	r3, [r7, #22]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d1f0      	bne.n	800e142 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800e160:	2300      	movs	r3, #0
}
 800e162:	4618      	mov	r0, r3
 800e164:	371c      	adds	r7, #28
 800e166:	46bd      	mov	sp, r7
 800e168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16c:	4770      	bx	lr

0800e16e <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e16e:	b580      	push	{r7, lr}
 800e170:	b086      	sub	sp, #24
 800e172:	af00      	add	r7, sp, #0
 800e174:	60f8      	str	r0, [r7, #12]
 800e176:	60b9      	str	r1, [r7, #8]
 800e178:	4613      	mov	r3, r2
 800e17a:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d101      	bne.n	800e186 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e182:	2303      	movs	r3, #3
 800e184:	e01f      	b.n	800e1c6 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	2200      	movs	r2, #0
 800e18a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	2200      	movs	r2, #0
 800e192:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	2200      	movs	r2, #0
 800e19a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d003      	beq.n	800e1ac <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	68ba      	ldr	r2, [r7, #8]
 800e1a8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	2201      	movs	r2, #1
 800e1b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	79fa      	ldrb	r2, [r7, #7]
 800e1b8:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e1ba:	68f8      	ldr	r0, [r7, #12]
 800e1bc:	f004 fdd6 	bl	8012d6c <USBD_LL_Init>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e1c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3718      	adds	r7, #24
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}

0800e1ce <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e1ce:	b580      	push	{r7, lr}
 800e1d0:	b084      	sub	sp, #16
 800e1d2:	af00      	add	r7, sp, #0
 800e1d4:	6078      	str	r0, [r7, #4]
 800e1d6:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e1d8:	2300      	movs	r3, #0
 800e1da:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d101      	bne.n	800e1e6 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e1e2:	2303      	movs	r3, #3
 800e1e4:	e025      	b.n	800e232 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	683a      	ldr	r2, [r7, #0]
 800e1ea:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	32ae      	adds	r2, #174	@ 0xae
 800e1f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d00f      	beq.n	800e222 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	32ae      	adds	r2, #174	@ 0xae
 800e20c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e212:	f107 020e 	add.w	r2, r7, #14
 800e216:	4610      	mov	r0, r2
 800e218:	4798      	blx	r3
 800e21a:	4602      	mov	r2, r0
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e228:	1c5a      	adds	r2, r3, #1
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e230:	2300      	movs	r3, #0
}
 800e232:	4618      	mov	r0, r3
 800e234:	3710      	adds	r7, #16
 800e236:	46bd      	mov	sp, r7
 800e238:	bd80      	pop	{r7, pc}

0800e23a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e23a:	b580      	push	{r7, lr}
 800e23c:	b082      	sub	sp, #8
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e242:	6878      	ldr	r0, [r7, #4]
 800e244:	f004 fdea 	bl	8012e1c <USBD_LL_Start>
 800e248:	4603      	mov	r3, r0
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3708      	adds	r7, #8
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}

0800e252 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e252:	b480      	push	{r7}
 800e254:	b083      	sub	sp, #12
 800e256:	af00      	add	r7, sp, #0
 800e258:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e25a:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e25c:	4618      	mov	r0, r3
 800e25e:	370c      	adds	r7, #12
 800e260:	46bd      	mov	sp, r7
 800e262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e266:	4770      	bx	lr

0800e268 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b084      	sub	sp, #16
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
 800e270:	460b      	mov	r3, r1
 800e272:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e274:	2300      	movs	r3, #0
 800e276:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d009      	beq.n	800e296 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	78fa      	ldrb	r2, [r7, #3]
 800e28c:	4611      	mov	r1, r2
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	4798      	blx	r3
 800e292:	4603      	mov	r3, r0
 800e294:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e296:	7bfb      	ldrb	r3, [r7, #15]
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3710      	adds	r7, #16
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}

0800e2a0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b084      	sub	sp, #16
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
 800e2a8:	460b      	mov	r3, r1
 800e2aa:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2b6:	685b      	ldr	r3, [r3, #4]
 800e2b8:	78fa      	ldrb	r2, [r7, #3]
 800e2ba:	4611      	mov	r1, r2
 800e2bc:	6878      	ldr	r0, [r7, #4]
 800e2be:	4798      	blx	r3
 800e2c0:	4603      	mov	r3, r0
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d001      	beq.n	800e2ca <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e2c6:	2303      	movs	r3, #3
 800e2c8:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e2ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	3710      	adds	r7, #16
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}

0800e2d4 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b084      	sub	sp, #16
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
 800e2dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e2e4:	6839      	ldr	r1, [r7, #0]
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f001 f8b9 	bl	800f45e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	2201      	movs	r2, #1
 800e2f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e2fa:	461a      	mov	r2, r3
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e308:	f003 031f 	and.w	r3, r3, #31
 800e30c:	2b02      	cmp	r3, #2
 800e30e:	d01a      	beq.n	800e346 <USBD_LL_SetupStage+0x72>
 800e310:	2b02      	cmp	r3, #2
 800e312:	d822      	bhi.n	800e35a <USBD_LL_SetupStage+0x86>
 800e314:	2b00      	cmp	r3, #0
 800e316:	d002      	beq.n	800e31e <USBD_LL_SetupStage+0x4a>
 800e318:	2b01      	cmp	r3, #1
 800e31a:	d00a      	beq.n	800e332 <USBD_LL_SetupStage+0x5e>
 800e31c:	e01d      	b.n	800e35a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e324:	4619      	mov	r1, r3
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f000 fae4 	bl	800e8f4 <USBD_StdDevReq>
 800e32c:	4603      	mov	r3, r0
 800e32e:	73fb      	strb	r3, [r7, #15]
      break;
 800e330:	e020      	b.n	800e374 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e338:	4619      	mov	r1, r3
 800e33a:	6878      	ldr	r0, [r7, #4]
 800e33c:	f000 fb4c 	bl	800e9d8 <USBD_StdItfReq>
 800e340:	4603      	mov	r3, r0
 800e342:	73fb      	strb	r3, [r7, #15]
      break;
 800e344:	e016      	b.n	800e374 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e34c:	4619      	mov	r1, r3
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f000 fbae 	bl	800eab0 <USBD_StdEPReq>
 800e354:	4603      	mov	r3, r0
 800e356:	73fb      	strb	r3, [r7, #15]
      break;
 800e358:	e00c      	b.n	800e374 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e360:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e364:	b2db      	uxtb	r3, r3
 800e366:	4619      	mov	r1, r3
 800e368:	6878      	ldr	r0, [r7, #4]
 800e36a:	f004 fdd6 	bl	8012f1a <USBD_LL_StallEP>
 800e36e:	4603      	mov	r3, r0
 800e370:	73fb      	strb	r3, [r7, #15]
      break;
 800e372:	bf00      	nop
  }

  return ret;
 800e374:	7bfb      	ldrb	r3, [r7, #15]
}
 800e376:	4618      	mov	r0, r3
 800e378:	3710      	adds	r7, #16
 800e37a:	46bd      	mov	sp, r7
 800e37c:	bd80      	pop	{r7, pc}

0800e37e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e37e:	b580      	push	{r7, lr}
 800e380:	b086      	sub	sp, #24
 800e382:	af00      	add	r7, sp, #0
 800e384:	60f8      	str	r0, [r7, #12]
 800e386:	460b      	mov	r3, r1
 800e388:	607a      	str	r2, [r7, #4]
 800e38a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800e38c:	2300      	movs	r3, #0
 800e38e:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e390:	7afb      	ldrb	r3, [r7, #11]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d177      	bne.n	800e486 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e39c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e3a4:	2b03      	cmp	r3, #3
 800e3a6:	f040 80a1 	bne.w	800e4ec <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800e3aa:	693b      	ldr	r3, [r7, #16]
 800e3ac:	685b      	ldr	r3, [r3, #4]
 800e3ae:	693a      	ldr	r2, [r7, #16]
 800e3b0:	8992      	ldrh	r2, [r2, #12]
 800e3b2:	4293      	cmp	r3, r2
 800e3b4:	d91c      	bls.n	800e3f0 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800e3b6:	693b      	ldr	r3, [r7, #16]
 800e3b8:	685b      	ldr	r3, [r3, #4]
 800e3ba:	693a      	ldr	r2, [r7, #16]
 800e3bc:	8992      	ldrh	r2, [r2, #12]
 800e3be:	1a9a      	subs	r2, r3, r2
 800e3c0:	693b      	ldr	r3, [r7, #16]
 800e3c2:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e3c4:	693b      	ldr	r3, [r7, #16]
 800e3c6:	691b      	ldr	r3, [r3, #16]
 800e3c8:	693a      	ldr	r2, [r7, #16]
 800e3ca:	8992      	ldrh	r2, [r2, #12]
 800e3cc:	441a      	add	r2, r3
 800e3ce:	693b      	ldr	r3, [r7, #16]
 800e3d0:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800e3d2:	693b      	ldr	r3, [r7, #16]
 800e3d4:	6919      	ldr	r1, [r3, #16]
 800e3d6:	693b      	ldr	r3, [r7, #16]
 800e3d8:	899b      	ldrh	r3, [r3, #12]
 800e3da:	461a      	mov	r2, r3
 800e3dc:	693b      	ldr	r3, [r7, #16]
 800e3de:	685b      	ldr	r3, [r3, #4]
 800e3e0:	4293      	cmp	r3, r2
 800e3e2:	bf38      	it	cc
 800e3e4:	4613      	movcc	r3, r2
 800e3e6:	461a      	mov	r2, r3
 800e3e8:	68f8      	ldr	r0, [r7, #12]
 800e3ea:	f001 f91e 	bl	800f62a <USBD_CtlContinueRx>
 800e3ee:	e07d      	b.n	800e4ec <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e3f6:	f003 031f 	and.w	r3, r3, #31
 800e3fa:	2b02      	cmp	r3, #2
 800e3fc:	d014      	beq.n	800e428 <USBD_LL_DataOutStage+0xaa>
 800e3fe:	2b02      	cmp	r3, #2
 800e400:	d81d      	bhi.n	800e43e <USBD_LL_DataOutStage+0xc0>
 800e402:	2b00      	cmp	r3, #0
 800e404:	d002      	beq.n	800e40c <USBD_LL_DataOutStage+0x8e>
 800e406:	2b01      	cmp	r3, #1
 800e408:	d003      	beq.n	800e412 <USBD_LL_DataOutStage+0x94>
 800e40a:	e018      	b.n	800e43e <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800e40c:	2300      	movs	r3, #0
 800e40e:	75bb      	strb	r3, [r7, #22]
            break;
 800e410:	e018      	b.n	800e444 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e418:	b2db      	uxtb	r3, r3
 800e41a:	4619      	mov	r1, r3
 800e41c:	68f8      	ldr	r0, [r7, #12]
 800e41e:	f000 f9dc 	bl	800e7da <USBD_CoreFindIF>
 800e422:	4603      	mov	r3, r0
 800e424:	75bb      	strb	r3, [r7, #22]
            break;
 800e426:	e00d      	b.n	800e444 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e42e:	b2db      	uxtb	r3, r3
 800e430:	4619      	mov	r1, r3
 800e432:	68f8      	ldr	r0, [r7, #12]
 800e434:	f000 f9de 	bl	800e7f4 <USBD_CoreFindEP>
 800e438:	4603      	mov	r3, r0
 800e43a:	75bb      	strb	r3, [r7, #22]
            break;
 800e43c:	e002      	b.n	800e444 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800e43e:	2300      	movs	r3, #0
 800e440:	75bb      	strb	r3, [r7, #22]
            break;
 800e442:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800e444:	7dbb      	ldrb	r3, [r7, #22]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d119      	bne.n	800e47e <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e450:	b2db      	uxtb	r3, r3
 800e452:	2b03      	cmp	r3, #3
 800e454:	d113      	bne.n	800e47e <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800e456:	7dba      	ldrb	r2, [r7, #22]
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	32ae      	adds	r2, #174	@ 0xae
 800e45c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e460:	691b      	ldr	r3, [r3, #16]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d00b      	beq.n	800e47e <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800e466:	7dba      	ldrb	r2, [r7, #22]
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800e46e:	7dba      	ldrb	r2, [r7, #22]
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	32ae      	adds	r2, #174	@ 0xae
 800e474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e478:	691b      	ldr	r3, [r3, #16]
 800e47a:	68f8      	ldr	r0, [r7, #12]
 800e47c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e47e:	68f8      	ldr	r0, [r7, #12]
 800e480:	f001 f8e4 	bl	800f64c <USBD_CtlSendStatus>
 800e484:	e032      	b.n	800e4ec <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800e486:	7afb      	ldrb	r3, [r7, #11]
 800e488:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e48c:	b2db      	uxtb	r3, r3
 800e48e:	4619      	mov	r1, r3
 800e490:	68f8      	ldr	r0, [r7, #12]
 800e492:	f000 f9af 	bl	800e7f4 <USBD_CoreFindEP>
 800e496:	4603      	mov	r3, r0
 800e498:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e49a:	7dbb      	ldrb	r3, [r7, #22]
 800e49c:	2bff      	cmp	r3, #255	@ 0xff
 800e49e:	d025      	beq.n	800e4ec <USBD_LL_DataOutStage+0x16e>
 800e4a0:	7dbb      	ldrb	r3, [r7, #22]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d122      	bne.n	800e4ec <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e4ac:	b2db      	uxtb	r3, r3
 800e4ae:	2b03      	cmp	r3, #3
 800e4b0:	d117      	bne.n	800e4e2 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800e4b2:	7dba      	ldrb	r2, [r7, #22]
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	32ae      	adds	r2, #174	@ 0xae
 800e4b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4bc:	699b      	ldr	r3, [r3, #24]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d00f      	beq.n	800e4e2 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800e4c2:	7dba      	ldrb	r2, [r7, #22]
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800e4ca:	7dba      	ldrb	r2, [r7, #22]
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	32ae      	adds	r2, #174	@ 0xae
 800e4d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4d4:	699b      	ldr	r3, [r3, #24]
 800e4d6:	7afa      	ldrb	r2, [r7, #11]
 800e4d8:	4611      	mov	r1, r2
 800e4da:	68f8      	ldr	r0, [r7, #12]
 800e4dc:	4798      	blx	r3
 800e4de:	4603      	mov	r3, r0
 800e4e0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800e4e2:	7dfb      	ldrb	r3, [r7, #23]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d001      	beq.n	800e4ec <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800e4e8:	7dfb      	ldrb	r3, [r7, #23]
 800e4ea:	e000      	b.n	800e4ee <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800e4ec:	2300      	movs	r3, #0
}
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	3718      	adds	r7, #24
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}

0800e4f6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e4f6:	b580      	push	{r7, lr}
 800e4f8:	b086      	sub	sp, #24
 800e4fa:	af00      	add	r7, sp, #0
 800e4fc:	60f8      	str	r0, [r7, #12]
 800e4fe:	460b      	mov	r3, r1
 800e500:	607a      	str	r2, [r7, #4]
 800e502:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800e504:	7afb      	ldrb	r3, [r7, #11]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d178      	bne.n	800e5fc <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	3314      	adds	r3, #20
 800e50e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e516:	2b02      	cmp	r3, #2
 800e518:	d163      	bne.n	800e5e2 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800e51a:	693b      	ldr	r3, [r7, #16]
 800e51c:	685b      	ldr	r3, [r3, #4]
 800e51e:	693a      	ldr	r2, [r7, #16]
 800e520:	8992      	ldrh	r2, [r2, #12]
 800e522:	4293      	cmp	r3, r2
 800e524:	d91c      	bls.n	800e560 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800e526:	693b      	ldr	r3, [r7, #16]
 800e528:	685b      	ldr	r3, [r3, #4]
 800e52a:	693a      	ldr	r2, [r7, #16]
 800e52c:	8992      	ldrh	r2, [r2, #12]
 800e52e:	1a9a      	subs	r2, r3, r2
 800e530:	693b      	ldr	r3, [r7, #16]
 800e532:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	691b      	ldr	r3, [r3, #16]
 800e538:	693a      	ldr	r2, [r7, #16]
 800e53a:	8992      	ldrh	r2, [r2, #12]
 800e53c:	441a      	add	r2, r3
 800e53e:	693b      	ldr	r3, [r7, #16]
 800e540:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800e542:	693b      	ldr	r3, [r7, #16]
 800e544:	6919      	ldr	r1, [r3, #16]
 800e546:	693b      	ldr	r3, [r7, #16]
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	461a      	mov	r2, r3
 800e54c:	68f8      	ldr	r0, [r7, #12]
 800e54e:	f001 f85b 	bl	800f608 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e552:	2300      	movs	r3, #0
 800e554:	2200      	movs	r2, #0
 800e556:	2100      	movs	r1, #0
 800e558:	68f8      	ldr	r0, [r7, #12]
 800e55a:	f004 fd88 	bl	801306e <USBD_LL_PrepareReceive>
 800e55e:	e040      	b.n	800e5e2 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e560:	693b      	ldr	r3, [r7, #16]
 800e562:	899b      	ldrh	r3, [r3, #12]
 800e564:	461a      	mov	r2, r3
 800e566:	693b      	ldr	r3, [r7, #16]
 800e568:	685b      	ldr	r3, [r3, #4]
 800e56a:	429a      	cmp	r2, r3
 800e56c:	d11c      	bne.n	800e5a8 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800e56e:	693b      	ldr	r3, [r7, #16]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	693a      	ldr	r2, [r7, #16]
 800e574:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e576:	4293      	cmp	r3, r2
 800e578:	d316      	bcc.n	800e5a8 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800e57a:	693b      	ldr	r3, [r7, #16]
 800e57c:	681a      	ldr	r2, [r3, #0]
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e584:	429a      	cmp	r2, r3
 800e586:	d20f      	bcs.n	800e5a8 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e588:	2200      	movs	r2, #0
 800e58a:	2100      	movs	r1, #0
 800e58c:	68f8      	ldr	r0, [r7, #12]
 800e58e:	f001 f83b 	bl	800f608 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	2200      	movs	r2, #0
 800e596:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e59a:	2300      	movs	r3, #0
 800e59c:	2200      	movs	r2, #0
 800e59e:	2100      	movs	r1, #0
 800e5a0:	68f8      	ldr	r0, [r7, #12]
 800e5a2:	f004 fd64 	bl	801306e <USBD_LL_PrepareReceive>
 800e5a6:	e01c      	b.n	800e5e2 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5ae:	b2db      	uxtb	r3, r3
 800e5b0:	2b03      	cmp	r3, #3
 800e5b2:	d10f      	bne.n	800e5d4 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5ba:	68db      	ldr	r3, [r3, #12]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d009      	beq.n	800e5d4 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5ce:	68db      	ldr	r3, [r3, #12]
 800e5d0:	68f8      	ldr	r0, [r7, #12]
 800e5d2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e5d4:	2180      	movs	r1, #128	@ 0x80
 800e5d6:	68f8      	ldr	r0, [r7, #12]
 800e5d8:	f004 fc9f 	bl	8012f1a <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e5dc:	68f8      	ldr	r0, [r7, #12]
 800e5de:	f001 f848 	bl	800f672 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d03a      	beq.n	800e662 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800e5ec:	68f8      	ldr	r0, [r7, #12]
 800e5ee:	f7ff fe30 	bl	800e252 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e5fa:	e032      	b.n	800e662 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800e5fc:	7afb      	ldrb	r3, [r7, #11]
 800e5fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e602:	b2db      	uxtb	r3, r3
 800e604:	4619      	mov	r1, r3
 800e606:	68f8      	ldr	r0, [r7, #12]
 800e608:	f000 f8f4 	bl	800e7f4 <USBD_CoreFindEP>
 800e60c:	4603      	mov	r3, r0
 800e60e:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e610:	7dfb      	ldrb	r3, [r7, #23]
 800e612:	2bff      	cmp	r3, #255	@ 0xff
 800e614:	d025      	beq.n	800e662 <USBD_LL_DataInStage+0x16c>
 800e616:	7dfb      	ldrb	r3, [r7, #23]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d122      	bne.n	800e662 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e622:	b2db      	uxtb	r3, r3
 800e624:	2b03      	cmp	r3, #3
 800e626:	d11c      	bne.n	800e662 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800e628:	7dfa      	ldrb	r2, [r7, #23]
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	32ae      	adds	r2, #174	@ 0xae
 800e62e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e632:	695b      	ldr	r3, [r3, #20]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d014      	beq.n	800e662 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800e638:	7dfa      	ldrb	r2, [r7, #23]
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800e640:	7dfa      	ldrb	r2, [r7, #23]
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	32ae      	adds	r2, #174	@ 0xae
 800e646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e64a:	695b      	ldr	r3, [r3, #20]
 800e64c:	7afa      	ldrb	r2, [r7, #11]
 800e64e:	4611      	mov	r1, r2
 800e650:	68f8      	ldr	r0, [r7, #12]
 800e652:	4798      	blx	r3
 800e654:	4603      	mov	r3, r0
 800e656:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800e658:	7dbb      	ldrb	r3, [r7, #22]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d001      	beq.n	800e662 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800e65e:	7dbb      	ldrb	r3, [r7, #22]
 800e660:	e000      	b.n	800e664 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800e662:	2300      	movs	r3, #0
}
 800e664:	4618      	mov	r0, r3
 800e666:	3718      	adds	r7, #24
 800e668:	46bd      	mov	sp, r7
 800e66a:	bd80      	pop	{r7, pc}

0800e66c <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b084      	sub	sp, #16
 800e670:	af00      	add	r7, sp, #0
 800e672:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800e674:	2300      	movs	r3, #0
 800e676:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	2201      	movs	r2, #1
 800e67c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2200      	movs	r2, #0
 800e684:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	2200      	movs	r2, #0
 800e68c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2200      	movs	r2, #0
 800e692:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	2200      	movs	r2, #0
 800e69a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d014      	beq.n	800e6d2 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6ae:	685b      	ldr	r3, [r3, #4]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d00e      	beq.n	800e6d2 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6ba:	685b      	ldr	r3, [r3, #4]
 800e6bc:	687a      	ldr	r2, [r7, #4]
 800e6be:	6852      	ldr	r2, [r2, #4]
 800e6c0:	b2d2      	uxtb	r2, r2
 800e6c2:	4611      	mov	r1, r2
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	4798      	blx	r3
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d001      	beq.n	800e6d2 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800e6ce:	2303      	movs	r3, #3
 800e6d0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e6d2:	2340      	movs	r3, #64	@ 0x40
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	2100      	movs	r1, #0
 800e6d8:	6878      	ldr	r0, [r7, #4]
 800e6da:	f004 fbba 	bl	8012e52 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	2201      	movs	r2, #1
 800e6e2:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2240      	movs	r2, #64	@ 0x40
 800e6ea:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e6ee:	2340      	movs	r3, #64	@ 0x40
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	2180      	movs	r1, #128	@ 0x80
 800e6f4:	6878      	ldr	r0, [r7, #4]
 800e6f6:	f004 fbac 	bl	8012e52 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	2201      	movs	r2, #1
 800e6fe:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	2240      	movs	r2, #64	@ 0x40
 800e706:	841a      	strh	r2, [r3, #32]

  return ret;
 800e708:	7bfb      	ldrb	r3, [r7, #15]
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3710      	adds	r7, #16
 800e70e:	46bd      	mov	sp, r7
 800e710:	bd80      	pop	{r7, pc}

0800e712 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e712:	b480      	push	{r7}
 800e714:	b083      	sub	sp, #12
 800e716:	af00      	add	r7, sp, #0
 800e718:	6078      	str	r0, [r7, #4]
 800e71a:	460b      	mov	r3, r1
 800e71c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	78fa      	ldrb	r2, [r7, #3]
 800e722:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e724:	2300      	movs	r3, #0
}
 800e726:	4618      	mov	r0, r3
 800e728:	370c      	adds	r7, #12
 800e72a:	46bd      	mov	sp, r7
 800e72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e730:	4770      	bx	lr

0800e732 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e732:	b480      	push	{r7}
 800e734:	b083      	sub	sp, #12
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e740:	b2db      	uxtb	r3, r3
 800e742:	2b04      	cmp	r3, #4
 800e744:	d006      	beq.n	800e754 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e74c:	b2da      	uxtb	r2, r3
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2204      	movs	r2, #4
 800e758:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e75c:	2300      	movs	r3, #0
}
 800e75e:	4618      	mov	r0, r3
 800e760:	370c      	adds	r7, #12
 800e762:	46bd      	mov	sp, r7
 800e764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e768:	4770      	bx	lr

0800e76a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e76a:	b480      	push	{r7}
 800e76c:	b083      	sub	sp, #12
 800e76e:	af00      	add	r7, sp, #0
 800e770:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e778:	b2db      	uxtb	r3, r3
 800e77a:	2b04      	cmp	r3, #4
 800e77c:	d106      	bne.n	800e78c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e784:	b2da      	uxtb	r2, r3
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e78c:	2300      	movs	r3, #0
}
 800e78e:	4618      	mov	r0, r3
 800e790:	370c      	adds	r7, #12
 800e792:	46bd      	mov	sp, r7
 800e794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e798:	4770      	bx	lr

0800e79a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e79a:	b580      	push	{r7, lr}
 800e79c:	b082      	sub	sp, #8
 800e79e:	af00      	add	r7, sp, #0
 800e7a0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7a8:	b2db      	uxtb	r3, r3
 800e7aa:	2b03      	cmp	r3, #3
 800e7ac:	d110      	bne.n	800e7d0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d00b      	beq.n	800e7d0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7be:	69db      	ldr	r3, [r3, #28]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d005      	beq.n	800e7d0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7ca:	69db      	ldr	r3, [r3, #28]
 800e7cc:	6878      	ldr	r0, [r7, #4]
 800e7ce:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800e7d0:	2300      	movs	r3, #0
}
 800e7d2:	4618      	mov	r0, r3
 800e7d4:	3708      	adds	r7, #8
 800e7d6:	46bd      	mov	sp, r7
 800e7d8:	bd80      	pop	{r7, pc}

0800e7da <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e7da:	b480      	push	{r7}
 800e7dc:	b083      	sub	sp, #12
 800e7de:	af00      	add	r7, sp, #0
 800e7e0:	6078      	str	r0, [r7, #4]
 800e7e2:	460b      	mov	r3, r1
 800e7e4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e7e6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	370c      	adds	r7, #12
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f2:	4770      	bx	lr

0800e7f4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e7f4:	b480      	push	{r7}
 800e7f6:	b083      	sub	sp, #12
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e800:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e802:	4618      	mov	r0, r3
 800e804:	370c      	adds	r7, #12
 800e806:	46bd      	mov	sp, r7
 800e808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80c:	4770      	bx	lr

0800e80e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e80e:	b580      	push	{r7, lr}
 800e810:	b086      	sub	sp, #24
 800e812:	af00      	add	r7, sp, #0
 800e814:	6078      	str	r0, [r7, #4]
 800e816:	460b      	mov	r3, r1
 800e818:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800e822:	2300      	movs	r3, #0
 800e824:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	885b      	ldrh	r3, [r3, #2]
 800e82a:	b29b      	uxth	r3, r3
 800e82c:	68fa      	ldr	r2, [r7, #12]
 800e82e:	7812      	ldrb	r2, [r2, #0]
 800e830:	4293      	cmp	r3, r2
 800e832:	d91f      	bls.n	800e874 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	781b      	ldrb	r3, [r3, #0]
 800e838:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800e83a:	e013      	b.n	800e864 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e83c:	f107 030a 	add.w	r3, r7, #10
 800e840:	4619      	mov	r1, r3
 800e842:	6978      	ldr	r0, [r7, #20]
 800e844:	f000 f81b 	bl	800e87e <USBD_GetNextDesc>
 800e848:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e84a:	697b      	ldr	r3, [r7, #20]
 800e84c:	785b      	ldrb	r3, [r3, #1]
 800e84e:	2b05      	cmp	r3, #5
 800e850:	d108      	bne.n	800e864 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800e856:	693b      	ldr	r3, [r7, #16]
 800e858:	789b      	ldrb	r3, [r3, #2]
 800e85a:	78fa      	ldrb	r2, [r7, #3]
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d008      	beq.n	800e872 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800e860:	2300      	movs	r3, #0
 800e862:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	885b      	ldrh	r3, [r3, #2]
 800e868:	b29a      	uxth	r2, r3
 800e86a:	897b      	ldrh	r3, [r7, #10]
 800e86c:	429a      	cmp	r2, r3
 800e86e:	d8e5      	bhi.n	800e83c <USBD_GetEpDesc+0x2e>
 800e870:	e000      	b.n	800e874 <USBD_GetEpDesc+0x66>
          break;
 800e872:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800e874:	693b      	ldr	r3, [r7, #16]
}
 800e876:	4618      	mov	r0, r3
 800e878:	3718      	adds	r7, #24
 800e87a:	46bd      	mov	sp, r7
 800e87c:	bd80      	pop	{r7, pc}

0800e87e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e87e:	b480      	push	{r7}
 800e880:	b085      	sub	sp, #20
 800e882:	af00      	add	r7, sp, #0
 800e884:	6078      	str	r0, [r7, #4]
 800e886:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800e88c:	683b      	ldr	r3, [r7, #0]
 800e88e:	881b      	ldrh	r3, [r3, #0]
 800e890:	68fa      	ldr	r2, [r7, #12]
 800e892:	7812      	ldrb	r2, [r2, #0]
 800e894:	4413      	add	r3, r2
 800e896:	b29a      	uxth	r2, r3
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	781b      	ldrb	r3, [r3, #0]
 800e8a0:	461a      	mov	r2, r3
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	4413      	add	r3, r2
 800e8a6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e8a8:	68fb      	ldr	r3, [r7, #12]
}
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	3714      	adds	r7, #20
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b4:	4770      	bx	lr

0800e8b6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e8b6:	b480      	push	{r7}
 800e8b8:	b087      	sub	sp, #28
 800e8ba:	af00      	add	r7, sp, #0
 800e8bc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e8c2:	697b      	ldr	r3, [r7, #20]
 800e8c4:	781b      	ldrb	r3, [r3, #0]
 800e8c6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e8c8:	697b      	ldr	r3, [r7, #20]
 800e8ca:	3301      	adds	r3, #1
 800e8cc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e8ce:	697b      	ldr	r3, [r7, #20]
 800e8d0:	781b      	ldrb	r3, [r3, #0]
 800e8d2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e8d4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e8d8:	021b      	lsls	r3, r3, #8
 800e8da:	b21a      	sxth	r2, r3
 800e8dc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e8e0:	4313      	orrs	r3, r2
 800e8e2:	b21b      	sxth	r3, r3
 800e8e4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e8e6:	89fb      	ldrh	r3, [r7, #14]
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	371c      	adds	r7, #28
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f2:	4770      	bx	lr

0800e8f4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b084      	sub	sp, #16
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
 800e8fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e8fe:	2300      	movs	r3, #0
 800e900:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	781b      	ldrb	r3, [r3, #0]
 800e906:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e90a:	2b40      	cmp	r3, #64	@ 0x40
 800e90c:	d005      	beq.n	800e91a <USBD_StdDevReq+0x26>
 800e90e:	2b40      	cmp	r3, #64	@ 0x40
 800e910:	d857      	bhi.n	800e9c2 <USBD_StdDevReq+0xce>
 800e912:	2b00      	cmp	r3, #0
 800e914:	d00f      	beq.n	800e936 <USBD_StdDevReq+0x42>
 800e916:	2b20      	cmp	r3, #32
 800e918:	d153      	bne.n	800e9c2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	32ae      	adds	r2, #174	@ 0xae
 800e924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e928:	689b      	ldr	r3, [r3, #8]
 800e92a:	6839      	ldr	r1, [r7, #0]
 800e92c:	6878      	ldr	r0, [r7, #4]
 800e92e:	4798      	blx	r3
 800e930:	4603      	mov	r3, r0
 800e932:	73fb      	strb	r3, [r7, #15]
      break;
 800e934:	e04a      	b.n	800e9cc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	785b      	ldrb	r3, [r3, #1]
 800e93a:	2b09      	cmp	r3, #9
 800e93c:	d83b      	bhi.n	800e9b6 <USBD_StdDevReq+0xc2>
 800e93e:	a201      	add	r2, pc, #4	@ (adr r2, 800e944 <USBD_StdDevReq+0x50>)
 800e940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e944:	0800e999 	.word	0x0800e999
 800e948:	0800e9ad 	.word	0x0800e9ad
 800e94c:	0800e9b7 	.word	0x0800e9b7
 800e950:	0800e9a3 	.word	0x0800e9a3
 800e954:	0800e9b7 	.word	0x0800e9b7
 800e958:	0800e977 	.word	0x0800e977
 800e95c:	0800e96d 	.word	0x0800e96d
 800e960:	0800e9b7 	.word	0x0800e9b7
 800e964:	0800e98f 	.word	0x0800e98f
 800e968:	0800e981 	.word	0x0800e981
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e96c:	6839      	ldr	r1, [r7, #0]
 800e96e:	6878      	ldr	r0, [r7, #4]
 800e970:	f000 fa3e 	bl	800edf0 <USBD_GetDescriptor>
          break;
 800e974:	e024      	b.n	800e9c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e976:	6839      	ldr	r1, [r7, #0]
 800e978:	6878      	ldr	r0, [r7, #4]
 800e97a:	f000 fbcd 	bl	800f118 <USBD_SetAddress>
          break;
 800e97e:	e01f      	b.n	800e9c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e980:	6839      	ldr	r1, [r7, #0]
 800e982:	6878      	ldr	r0, [r7, #4]
 800e984:	f000 fc0c 	bl	800f1a0 <USBD_SetConfig>
 800e988:	4603      	mov	r3, r0
 800e98a:	73fb      	strb	r3, [r7, #15]
          break;
 800e98c:	e018      	b.n	800e9c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e98e:	6839      	ldr	r1, [r7, #0]
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 fcaf 	bl	800f2f4 <USBD_GetConfig>
          break;
 800e996:	e013      	b.n	800e9c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e998:	6839      	ldr	r1, [r7, #0]
 800e99a:	6878      	ldr	r0, [r7, #4]
 800e99c:	f000 fce0 	bl	800f360 <USBD_GetStatus>
          break;
 800e9a0:	e00e      	b.n	800e9c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e9a2:	6839      	ldr	r1, [r7, #0]
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f000 fd0f 	bl	800f3c8 <USBD_SetFeature>
          break;
 800e9aa:	e009      	b.n	800e9c0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e9ac:	6839      	ldr	r1, [r7, #0]
 800e9ae:	6878      	ldr	r0, [r7, #4]
 800e9b0:	f000 fd33 	bl	800f41a <USBD_ClrFeature>
          break;
 800e9b4:	e004      	b.n	800e9c0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e9b6:	6839      	ldr	r1, [r7, #0]
 800e9b8:	6878      	ldr	r0, [r7, #4]
 800e9ba:	f000 fd8a 	bl	800f4d2 <USBD_CtlError>
          break;
 800e9be:	bf00      	nop
      }
      break;
 800e9c0:	e004      	b.n	800e9cc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e9c2:	6839      	ldr	r1, [r7, #0]
 800e9c4:	6878      	ldr	r0, [r7, #4]
 800e9c6:	f000 fd84 	bl	800f4d2 <USBD_CtlError>
      break;
 800e9ca:	bf00      	nop
  }

  return ret;
 800e9cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	3710      	adds	r7, #16
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	bd80      	pop	{r7, pc}
 800e9d6:	bf00      	nop

0800e9d8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b084      	sub	sp, #16
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
 800e9e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e9ee:	2b40      	cmp	r3, #64	@ 0x40
 800e9f0:	d005      	beq.n	800e9fe <USBD_StdItfReq+0x26>
 800e9f2:	2b40      	cmp	r3, #64	@ 0x40
 800e9f4:	d852      	bhi.n	800ea9c <USBD_StdItfReq+0xc4>
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d001      	beq.n	800e9fe <USBD_StdItfReq+0x26>
 800e9fa:	2b20      	cmp	r3, #32
 800e9fc:	d14e      	bne.n	800ea9c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea04:	b2db      	uxtb	r3, r3
 800ea06:	3b01      	subs	r3, #1
 800ea08:	2b02      	cmp	r3, #2
 800ea0a:	d840      	bhi.n	800ea8e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	889b      	ldrh	r3, [r3, #4]
 800ea10:	b2db      	uxtb	r3, r3
 800ea12:	2b01      	cmp	r3, #1
 800ea14:	d836      	bhi.n	800ea84 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	889b      	ldrh	r3, [r3, #4]
 800ea1a:	b2db      	uxtb	r3, r3
 800ea1c:	4619      	mov	r1, r3
 800ea1e:	6878      	ldr	r0, [r7, #4]
 800ea20:	f7ff fedb 	bl	800e7da <USBD_CoreFindIF>
 800ea24:	4603      	mov	r3, r0
 800ea26:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ea28:	7bbb      	ldrb	r3, [r7, #14]
 800ea2a:	2bff      	cmp	r3, #255	@ 0xff
 800ea2c:	d01d      	beq.n	800ea6a <USBD_StdItfReq+0x92>
 800ea2e:	7bbb      	ldrb	r3, [r7, #14]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d11a      	bne.n	800ea6a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ea34:	7bba      	ldrb	r2, [r7, #14]
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	32ae      	adds	r2, #174	@ 0xae
 800ea3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea3e:	689b      	ldr	r3, [r3, #8]
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d00f      	beq.n	800ea64 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ea44:	7bba      	ldrb	r2, [r7, #14]
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ea4c:	7bba      	ldrb	r2, [r7, #14]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	32ae      	adds	r2, #174	@ 0xae
 800ea52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea56:	689b      	ldr	r3, [r3, #8]
 800ea58:	6839      	ldr	r1, [r7, #0]
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	4798      	blx	r3
 800ea5e:	4603      	mov	r3, r0
 800ea60:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ea62:	e004      	b.n	800ea6e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ea64:	2303      	movs	r3, #3
 800ea66:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ea68:	e001      	b.n	800ea6e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ea6a:	2303      	movs	r3, #3
 800ea6c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ea6e:	683b      	ldr	r3, [r7, #0]
 800ea70:	88db      	ldrh	r3, [r3, #6]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d110      	bne.n	800ea98 <USBD_StdItfReq+0xc0>
 800ea76:	7bfb      	ldrb	r3, [r7, #15]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d10d      	bne.n	800ea98 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f000 fde5 	bl	800f64c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ea82:	e009      	b.n	800ea98 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ea84:	6839      	ldr	r1, [r7, #0]
 800ea86:	6878      	ldr	r0, [r7, #4]
 800ea88:	f000 fd23 	bl	800f4d2 <USBD_CtlError>
          break;
 800ea8c:	e004      	b.n	800ea98 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ea8e:	6839      	ldr	r1, [r7, #0]
 800ea90:	6878      	ldr	r0, [r7, #4]
 800ea92:	f000 fd1e 	bl	800f4d2 <USBD_CtlError>
          break;
 800ea96:	e000      	b.n	800ea9a <USBD_StdItfReq+0xc2>
          break;
 800ea98:	bf00      	nop
      }
      break;
 800ea9a:	e004      	b.n	800eaa6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ea9c:	6839      	ldr	r1, [r7, #0]
 800ea9e:	6878      	ldr	r0, [r7, #4]
 800eaa0:	f000 fd17 	bl	800f4d2 <USBD_CtlError>
      break;
 800eaa4:	bf00      	nop
  }

  return ret;
 800eaa6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	3710      	adds	r7, #16
 800eaac:	46bd      	mov	sp, r7
 800eaae:	bd80      	pop	{r7, pc}

0800eab0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b084      	sub	sp, #16
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
 800eab8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800eaba:	2300      	movs	r3, #0
 800eabc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	889b      	ldrh	r3, [r3, #4]
 800eac2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	781b      	ldrb	r3, [r3, #0]
 800eac8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eacc:	2b40      	cmp	r3, #64	@ 0x40
 800eace:	d007      	beq.n	800eae0 <USBD_StdEPReq+0x30>
 800ead0:	2b40      	cmp	r3, #64	@ 0x40
 800ead2:	f200 8181 	bhi.w	800edd8 <USBD_StdEPReq+0x328>
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d02a      	beq.n	800eb30 <USBD_StdEPReq+0x80>
 800eada:	2b20      	cmp	r3, #32
 800eadc:	f040 817c 	bne.w	800edd8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800eae0:	7bbb      	ldrb	r3, [r7, #14]
 800eae2:	4619      	mov	r1, r3
 800eae4:	6878      	ldr	r0, [r7, #4]
 800eae6:	f7ff fe85 	bl	800e7f4 <USBD_CoreFindEP>
 800eaea:	4603      	mov	r3, r0
 800eaec:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eaee:	7b7b      	ldrb	r3, [r7, #13]
 800eaf0:	2bff      	cmp	r3, #255	@ 0xff
 800eaf2:	f000 8176 	beq.w	800ede2 <USBD_StdEPReq+0x332>
 800eaf6:	7b7b      	ldrb	r3, [r7, #13]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	f040 8172 	bne.w	800ede2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800eafe:	7b7a      	ldrb	r2, [r7, #13]
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800eb06:	7b7a      	ldrb	r2, [r7, #13]
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	32ae      	adds	r2, #174	@ 0xae
 800eb0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb10:	689b      	ldr	r3, [r3, #8]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	f000 8165 	beq.w	800ede2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800eb18:	7b7a      	ldrb	r2, [r7, #13]
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	32ae      	adds	r2, #174	@ 0xae
 800eb1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb22:	689b      	ldr	r3, [r3, #8]
 800eb24:	6839      	ldr	r1, [r7, #0]
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	4798      	blx	r3
 800eb2a:	4603      	mov	r3, r0
 800eb2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800eb2e:	e158      	b.n	800ede2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	785b      	ldrb	r3, [r3, #1]
 800eb34:	2b03      	cmp	r3, #3
 800eb36:	d008      	beq.n	800eb4a <USBD_StdEPReq+0x9a>
 800eb38:	2b03      	cmp	r3, #3
 800eb3a:	f300 8147 	bgt.w	800edcc <USBD_StdEPReq+0x31c>
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	f000 809b 	beq.w	800ec7a <USBD_StdEPReq+0x1ca>
 800eb44:	2b01      	cmp	r3, #1
 800eb46:	d03c      	beq.n	800ebc2 <USBD_StdEPReq+0x112>
 800eb48:	e140      	b.n	800edcc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb50:	b2db      	uxtb	r3, r3
 800eb52:	2b02      	cmp	r3, #2
 800eb54:	d002      	beq.n	800eb5c <USBD_StdEPReq+0xac>
 800eb56:	2b03      	cmp	r3, #3
 800eb58:	d016      	beq.n	800eb88 <USBD_StdEPReq+0xd8>
 800eb5a:	e02c      	b.n	800ebb6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eb5c:	7bbb      	ldrb	r3, [r7, #14]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d00d      	beq.n	800eb7e <USBD_StdEPReq+0xce>
 800eb62:	7bbb      	ldrb	r3, [r7, #14]
 800eb64:	2b80      	cmp	r3, #128	@ 0x80
 800eb66:	d00a      	beq.n	800eb7e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800eb68:	7bbb      	ldrb	r3, [r7, #14]
 800eb6a:	4619      	mov	r1, r3
 800eb6c:	6878      	ldr	r0, [r7, #4]
 800eb6e:	f004 f9d4 	bl	8012f1a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800eb72:	2180      	movs	r1, #128	@ 0x80
 800eb74:	6878      	ldr	r0, [r7, #4]
 800eb76:	f004 f9d0 	bl	8012f1a <USBD_LL_StallEP>
 800eb7a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800eb7c:	e020      	b.n	800ebc0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800eb7e:	6839      	ldr	r1, [r7, #0]
 800eb80:	6878      	ldr	r0, [r7, #4]
 800eb82:	f000 fca6 	bl	800f4d2 <USBD_CtlError>
              break;
 800eb86:	e01b      	b.n	800ebc0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	885b      	ldrh	r3, [r3, #2]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d10e      	bne.n	800ebae <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800eb90:	7bbb      	ldrb	r3, [r7, #14]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d00b      	beq.n	800ebae <USBD_StdEPReq+0xfe>
 800eb96:	7bbb      	ldrb	r3, [r7, #14]
 800eb98:	2b80      	cmp	r3, #128	@ 0x80
 800eb9a:	d008      	beq.n	800ebae <USBD_StdEPReq+0xfe>
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	88db      	ldrh	r3, [r3, #6]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d104      	bne.n	800ebae <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800eba4:	7bbb      	ldrb	r3, [r7, #14]
 800eba6:	4619      	mov	r1, r3
 800eba8:	6878      	ldr	r0, [r7, #4]
 800ebaa:	f004 f9b6 	bl	8012f1a <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f000 fd4c 	bl	800f64c <USBD_CtlSendStatus>

              break;
 800ebb4:	e004      	b.n	800ebc0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ebb6:	6839      	ldr	r1, [r7, #0]
 800ebb8:	6878      	ldr	r0, [r7, #4]
 800ebba:	f000 fc8a 	bl	800f4d2 <USBD_CtlError>
              break;
 800ebbe:	bf00      	nop
          }
          break;
 800ebc0:	e109      	b.n	800edd6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ebc8:	b2db      	uxtb	r3, r3
 800ebca:	2b02      	cmp	r3, #2
 800ebcc:	d002      	beq.n	800ebd4 <USBD_StdEPReq+0x124>
 800ebce:	2b03      	cmp	r3, #3
 800ebd0:	d016      	beq.n	800ec00 <USBD_StdEPReq+0x150>
 800ebd2:	e04b      	b.n	800ec6c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ebd4:	7bbb      	ldrb	r3, [r7, #14]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d00d      	beq.n	800ebf6 <USBD_StdEPReq+0x146>
 800ebda:	7bbb      	ldrb	r3, [r7, #14]
 800ebdc:	2b80      	cmp	r3, #128	@ 0x80
 800ebde:	d00a      	beq.n	800ebf6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ebe0:	7bbb      	ldrb	r3, [r7, #14]
 800ebe2:	4619      	mov	r1, r3
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f004 f998 	bl	8012f1a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ebea:	2180      	movs	r1, #128	@ 0x80
 800ebec:	6878      	ldr	r0, [r7, #4]
 800ebee:	f004 f994 	bl	8012f1a <USBD_LL_StallEP>
 800ebf2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ebf4:	e040      	b.n	800ec78 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ebf6:	6839      	ldr	r1, [r7, #0]
 800ebf8:	6878      	ldr	r0, [r7, #4]
 800ebfa:	f000 fc6a 	bl	800f4d2 <USBD_CtlError>
              break;
 800ebfe:	e03b      	b.n	800ec78 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	885b      	ldrh	r3, [r3, #2]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d136      	bne.n	800ec76 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ec08:	7bbb      	ldrb	r3, [r7, #14]
 800ec0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d004      	beq.n	800ec1c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ec12:	7bbb      	ldrb	r3, [r7, #14]
 800ec14:	4619      	mov	r1, r3
 800ec16:	6878      	ldr	r0, [r7, #4]
 800ec18:	f004 f99e 	bl	8012f58 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ec1c:	6878      	ldr	r0, [r7, #4]
 800ec1e:	f000 fd15 	bl	800f64c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ec22:	7bbb      	ldrb	r3, [r7, #14]
 800ec24:	4619      	mov	r1, r3
 800ec26:	6878      	ldr	r0, [r7, #4]
 800ec28:	f7ff fde4 	bl	800e7f4 <USBD_CoreFindEP>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ec30:	7b7b      	ldrb	r3, [r7, #13]
 800ec32:	2bff      	cmp	r3, #255	@ 0xff
 800ec34:	d01f      	beq.n	800ec76 <USBD_StdEPReq+0x1c6>
 800ec36:	7b7b      	ldrb	r3, [r7, #13]
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d11c      	bne.n	800ec76 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ec3c:	7b7a      	ldrb	r2, [r7, #13]
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ec44:	7b7a      	ldrb	r2, [r7, #13]
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	32ae      	adds	r2, #174	@ 0xae
 800ec4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec4e:	689b      	ldr	r3, [r3, #8]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d010      	beq.n	800ec76 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ec54:	7b7a      	ldrb	r2, [r7, #13]
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	32ae      	adds	r2, #174	@ 0xae
 800ec5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec5e:	689b      	ldr	r3, [r3, #8]
 800ec60:	6839      	ldr	r1, [r7, #0]
 800ec62:	6878      	ldr	r0, [r7, #4]
 800ec64:	4798      	blx	r3
 800ec66:	4603      	mov	r3, r0
 800ec68:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ec6a:	e004      	b.n	800ec76 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ec6c:	6839      	ldr	r1, [r7, #0]
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f000 fc2f 	bl	800f4d2 <USBD_CtlError>
              break;
 800ec74:	e000      	b.n	800ec78 <USBD_StdEPReq+0x1c8>
              break;
 800ec76:	bf00      	nop
          }
          break;
 800ec78:	e0ad      	b.n	800edd6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	2b02      	cmp	r3, #2
 800ec84:	d002      	beq.n	800ec8c <USBD_StdEPReq+0x1dc>
 800ec86:	2b03      	cmp	r3, #3
 800ec88:	d033      	beq.n	800ecf2 <USBD_StdEPReq+0x242>
 800ec8a:	e099      	b.n	800edc0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ec8c:	7bbb      	ldrb	r3, [r7, #14]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d007      	beq.n	800eca2 <USBD_StdEPReq+0x1f2>
 800ec92:	7bbb      	ldrb	r3, [r7, #14]
 800ec94:	2b80      	cmp	r3, #128	@ 0x80
 800ec96:	d004      	beq.n	800eca2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ec98:	6839      	ldr	r1, [r7, #0]
 800ec9a:	6878      	ldr	r0, [r7, #4]
 800ec9c:	f000 fc19 	bl	800f4d2 <USBD_CtlError>
                break;
 800eca0:	e093      	b.n	800edca <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eca2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	da0b      	bge.n	800ecc2 <USBD_StdEPReq+0x212>
 800ecaa:	7bbb      	ldrb	r3, [r7, #14]
 800ecac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ecb0:	4613      	mov	r3, r2
 800ecb2:	009b      	lsls	r3, r3, #2
 800ecb4:	4413      	add	r3, r2
 800ecb6:	009b      	lsls	r3, r3, #2
 800ecb8:	3310      	adds	r3, #16
 800ecba:	687a      	ldr	r2, [r7, #4]
 800ecbc:	4413      	add	r3, r2
 800ecbe:	3304      	adds	r3, #4
 800ecc0:	e00b      	b.n	800ecda <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ecc2:	7bbb      	ldrb	r3, [r7, #14]
 800ecc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ecc8:	4613      	mov	r3, r2
 800ecca:	009b      	lsls	r3, r3, #2
 800eccc:	4413      	add	r3, r2
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	4413      	add	r3, r2
 800ecd8:	3304      	adds	r3, #4
 800ecda:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ecdc:	68bb      	ldr	r3, [r7, #8]
 800ecde:	2200      	movs	r2, #0
 800ece0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ece2:	68bb      	ldr	r3, [r7, #8]
 800ece4:	330e      	adds	r3, #14
 800ece6:	2202      	movs	r2, #2
 800ece8:	4619      	mov	r1, r3
 800ecea:	6878      	ldr	r0, [r7, #4]
 800ecec:	f000 fc6e 	bl	800f5cc <USBD_CtlSendData>
              break;
 800ecf0:	e06b      	b.n	800edca <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ecf2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	da11      	bge.n	800ed1e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ecfa:	7bbb      	ldrb	r3, [r7, #14]
 800ecfc:	f003 020f 	and.w	r2, r3, #15
 800ed00:	6879      	ldr	r1, [r7, #4]
 800ed02:	4613      	mov	r3, r2
 800ed04:	009b      	lsls	r3, r3, #2
 800ed06:	4413      	add	r3, r2
 800ed08:	009b      	lsls	r3, r3, #2
 800ed0a:	440b      	add	r3, r1
 800ed0c:	3323      	adds	r3, #35	@ 0x23
 800ed0e:	781b      	ldrb	r3, [r3, #0]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d117      	bne.n	800ed44 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ed14:	6839      	ldr	r1, [r7, #0]
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f000 fbdb 	bl	800f4d2 <USBD_CtlError>
                  break;
 800ed1c:	e055      	b.n	800edca <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ed1e:	7bbb      	ldrb	r3, [r7, #14]
 800ed20:	f003 020f 	and.w	r2, r3, #15
 800ed24:	6879      	ldr	r1, [r7, #4]
 800ed26:	4613      	mov	r3, r2
 800ed28:	009b      	lsls	r3, r3, #2
 800ed2a:	4413      	add	r3, r2
 800ed2c:	009b      	lsls	r3, r3, #2
 800ed2e:	440b      	add	r3, r1
 800ed30:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d104      	bne.n	800ed44 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ed3a:	6839      	ldr	r1, [r7, #0]
 800ed3c:	6878      	ldr	r0, [r7, #4]
 800ed3e:	f000 fbc8 	bl	800f4d2 <USBD_CtlError>
                  break;
 800ed42:	e042      	b.n	800edca <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	da0b      	bge.n	800ed64 <USBD_StdEPReq+0x2b4>
 800ed4c:	7bbb      	ldrb	r3, [r7, #14]
 800ed4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed52:	4613      	mov	r3, r2
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	4413      	add	r3, r2
 800ed58:	009b      	lsls	r3, r3, #2
 800ed5a:	3310      	adds	r3, #16
 800ed5c:	687a      	ldr	r2, [r7, #4]
 800ed5e:	4413      	add	r3, r2
 800ed60:	3304      	adds	r3, #4
 800ed62:	e00b      	b.n	800ed7c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ed64:	7bbb      	ldrb	r3, [r7, #14]
 800ed66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed6a:	4613      	mov	r3, r2
 800ed6c:	009b      	lsls	r3, r3, #2
 800ed6e:	4413      	add	r3, r2
 800ed70:	009b      	lsls	r3, r3, #2
 800ed72:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ed76:	687a      	ldr	r2, [r7, #4]
 800ed78:	4413      	add	r3, r2
 800ed7a:	3304      	adds	r3, #4
 800ed7c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ed7e:	7bbb      	ldrb	r3, [r7, #14]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d002      	beq.n	800ed8a <USBD_StdEPReq+0x2da>
 800ed84:	7bbb      	ldrb	r3, [r7, #14]
 800ed86:	2b80      	cmp	r3, #128	@ 0x80
 800ed88:	d103      	bne.n	800ed92 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ed8a:	68bb      	ldr	r3, [r7, #8]
 800ed8c:	2200      	movs	r2, #0
 800ed8e:	739a      	strb	r2, [r3, #14]
 800ed90:	e00e      	b.n	800edb0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ed92:	7bbb      	ldrb	r3, [r7, #14]
 800ed94:	4619      	mov	r1, r3
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f004 f8fd 	bl	8012f96 <USBD_LL_IsStallEP>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d003      	beq.n	800edaa <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800eda2:	68bb      	ldr	r3, [r7, #8]
 800eda4:	2201      	movs	r2, #1
 800eda6:	739a      	strb	r2, [r3, #14]
 800eda8:	e002      	b.n	800edb0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800edaa:	68bb      	ldr	r3, [r7, #8]
 800edac:	2200      	movs	r2, #0
 800edae:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800edb0:	68bb      	ldr	r3, [r7, #8]
 800edb2:	330e      	adds	r3, #14
 800edb4:	2202      	movs	r2, #2
 800edb6:	4619      	mov	r1, r3
 800edb8:	6878      	ldr	r0, [r7, #4]
 800edba:	f000 fc07 	bl	800f5cc <USBD_CtlSendData>
              break;
 800edbe:	e004      	b.n	800edca <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800edc0:	6839      	ldr	r1, [r7, #0]
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	f000 fb85 	bl	800f4d2 <USBD_CtlError>
              break;
 800edc8:	bf00      	nop
          }
          break;
 800edca:	e004      	b.n	800edd6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800edcc:	6839      	ldr	r1, [r7, #0]
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f000 fb7f 	bl	800f4d2 <USBD_CtlError>
          break;
 800edd4:	bf00      	nop
      }
      break;
 800edd6:	e005      	b.n	800ede4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800edd8:	6839      	ldr	r1, [r7, #0]
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f000 fb79 	bl	800f4d2 <USBD_CtlError>
      break;
 800ede0:	e000      	b.n	800ede4 <USBD_StdEPReq+0x334>
      break;
 800ede2:	bf00      	nop
  }

  return ret;
 800ede4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3710      	adds	r7, #16
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}
	...

0800edf0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b084      	sub	sp, #16
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
 800edf8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800edfa:	2300      	movs	r3, #0
 800edfc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800edfe:	2300      	movs	r3, #0
 800ee00:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ee02:	2300      	movs	r3, #0
 800ee04:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	885b      	ldrh	r3, [r3, #2]
 800ee0a:	0a1b      	lsrs	r3, r3, #8
 800ee0c:	b29b      	uxth	r3, r3
 800ee0e:	3b01      	subs	r3, #1
 800ee10:	2b0e      	cmp	r3, #14
 800ee12:	f200 8152 	bhi.w	800f0ba <USBD_GetDescriptor+0x2ca>
 800ee16:	a201      	add	r2, pc, #4	@ (adr r2, 800ee1c <USBD_GetDescriptor+0x2c>)
 800ee18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee1c:	0800ee8d 	.word	0x0800ee8d
 800ee20:	0800eea5 	.word	0x0800eea5
 800ee24:	0800eee5 	.word	0x0800eee5
 800ee28:	0800f0bb 	.word	0x0800f0bb
 800ee2c:	0800f0bb 	.word	0x0800f0bb
 800ee30:	0800f05b 	.word	0x0800f05b
 800ee34:	0800f087 	.word	0x0800f087
 800ee38:	0800f0bb 	.word	0x0800f0bb
 800ee3c:	0800f0bb 	.word	0x0800f0bb
 800ee40:	0800f0bb 	.word	0x0800f0bb
 800ee44:	0800f0bb 	.word	0x0800f0bb
 800ee48:	0800f0bb 	.word	0x0800f0bb
 800ee4c:	0800f0bb 	.word	0x0800f0bb
 800ee50:	0800f0bb 	.word	0x0800f0bb
 800ee54:	0800ee59 	.word	0x0800ee59
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee5e:	69db      	ldr	r3, [r3, #28]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d00b      	beq.n	800ee7c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee6a:	69db      	ldr	r3, [r3, #28]
 800ee6c:	687a      	ldr	r2, [r7, #4]
 800ee6e:	7c12      	ldrb	r2, [r2, #16]
 800ee70:	f107 0108 	add.w	r1, r7, #8
 800ee74:	4610      	mov	r0, r2
 800ee76:	4798      	blx	r3
 800ee78:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ee7a:	e126      	b.n	800f0ca <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ee7c:	6839      	ldr	r1, [r7, #0]
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f000 fb27 	bl	800f4d2 <USBD_CtlError>
        err++;
 800ee84:	7afb      	ldrb	r3, [r7, #11]
 800ee86:	3301      	adds	r3, #1
 800ee88:	72fb      	strb	r3, [r7, #11]
      break;
 800ee8a:	e11e      	b.n	800f0ca <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	687a      	ldr	r2, [r7, #4]
 800ee96:	7c12      	ldrb	r2, [r2, #16]
 800ee98:	f107 0108 	add.w	r1, r7, #8
 800ee9c:	4610      	mov	r0, r2
 800ee9e:	4798      	blx	r3
 800eea0:	60f8      	str	r0, [r7, #12]
      break;
 800eea2:	e112      	b.n	800f0ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	7c1b      	ldrb	r3, [r3, #16]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d10d      	bne.n	800eec8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eeb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeb4:	f107 0208 	add.w	r2, r7, #8
 800eeb8:	4610      	mov	r0, r2
 800eeba:	4798      	blx	r3
 800eebc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	3301      	adds	r3, #1
 800eec2:	2202      	movs	r2, #2
 800eec4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800eec6:	e100      	b.n	800f0ca <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eed0:	f107 0208 	add.w	r2, r7, #8
 800eed4:	4610      	mov	r0, r2
 800eed6:	4798      	blx	r3
 800eed8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	3301      	adds	r3, #1
 800eede:	2202      	movs	r2, #2
 800eee0:	701a      	strb	r2, [r3, #0]
      break;
 800eee2:	e0f2      	b.n	800f0ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	885b      	ldrh	r3, [r3, #2]
 800eee8:	b2db      	uxtb	r3, r3
 800eeea:	2b05      	cmp	r3, #5
 800eeec:	f200 80ac 	bhi.w	800f048 <USBD_GetDescriptor+0x258>
 800eef0:	a201      	add	r2, pc, #4	@ (adr r2, 800eef8 <USBD_GetDescriptor+0x108>)
 800eef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eef6:	bf00      	nop
 800eef8:	0800ef11 	.word	0x0800ef11
 800eefc:	0800ef45 	.word	0x0800ef45
 800ef00:	0800ef79 	.word	0x0800ef79
 800ef04:	0800efad 	.word	0x0800efad
 800ef08:	0800efe1 	.word	0x0800efe1
 800ef0c:	0800f015 	.word	0x0800f015
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef16:	685b      	ldr	r3, [r3, #4]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d00b      	beq.n	800ef34 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef22:	685b      	ldr	r3, [r3, #4]
 800ef24:	687a      	ldr	r2, [r7, #4]
 800ef26:	7c12      	ldrb	r2, [r2, #16]
 800ef28:	f107 0108 	add.w	r1, r7, #8
 800ef2c:	4610      	mov	r0, r2
 800ef2e:	4798      	blx	r3
 800ef30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef32:	e091      	b.n	800f058 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ef34:	6839      	ldr	r1, [r7, #0]
 800ef36:	6878      	ldr	r0, [r7, #4]
 800ef38:	f000 facb 	bl	800f4d2 <USBD_CtlError>
            err++;
 800ef3c:	7afb      	ldrb	r3, [r7, #11]
 800ef3e:	3301      	adds	r3, #1
 800ef40:	72fb      	strb	r3, [r7, #11]
          break;
 800ef42:	e089      	b.n	800f058 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef4a:	689b      	ldr	r3, [r3, #8]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d00b      	beq.n	800ef68 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef56:	689b      	ldr	r3, [r3, #8]
 800ef58:	687a      	ldr	r2, [r7, #4]
 800ef5a:	7c12      	ldrb	r2, [r2, #16]
 800ef5c:	f107 0108 	add.w	r1, r7, #8
 800ef60:	4610      	mov	r0, r2
 800ef62:	4798      	blx	r3
 800ef64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef66:	e077      	b.n	800f058 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ef68:	6839      	ldr	r1, [r7, #0]
 800ef6a:	6878      	ldr	r0, [r7, #4]
 800ef6c:	f000 fab1 	bl	800f4d2 <USBD_CtlError>
            err++;
 800ef70:	7afb      	ldrb	r3, [r7, #11]
 800ef72:	3301      	adds	r3, #1
 800ef74:	72fb      	strb	r3, [r7, #11]
          break;
 800ef76:	e06f      	b.n	800f058 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef7e:	68db      	ldr	r3, [r3, #12]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d00b      	beq.n	800ef9c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef8a:	68db      	ldr	r3, [r3, #12]
 800ef8c:	687a      	ldr	r2, [r7, #4]
 800ef8e:	7c12      	ldrb	r2, [r2, #16]
 800ef90:	f107 0108 	add.w	r1, r7, #8
 800ef94:	4610      	mov	r0, r2
 800ef96:	4798      	blx	r3
 800ef98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ef9a:	e05d      	b.n	800f058 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ef9c:	6839      	ldr	r1, [r7, #0]
 800ef9e:	6878      	ldr	r0, [r7, #4]
 800efa0:	f000 fa97 	bl	800f4d2 <USBD_CtlError>
            err++;
 800efa4:	7afb      	ldrb	r3, [r7, #11]
 800efa6:	3301      	adds	r3, #1
 800efa8:	72fb      	strb	r3, [r7, #11]
          break;
 800efaa:	e055      	b.n	800f058 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efb2:	691b      	ldr	r3, [r3, #16]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d00b      	beq.n	800efd0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efbe:	691b      	ldr	r3, [r3, #16]
 800efc0:	687a      	ldr	r2, [r7, #4]
 800efc2:	7c12      	ldrb	r2, [r2, #16]
 800efc4:	f107 0108 	add.w	r1, r7, #8
 800efc8:	4610      	mov	r0, r2
 800efca:	4798      	blx	r3
 800efcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800efce:	e043      	b.n	800f058 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800efd0:	6839      	ldr	r1, [r7, #0]
 800efd2:	6878      	ldr	r0, [r7, #4]
 800efd4:	f000 fa7d 	bl	800f4d2 <USBD_CtlError>
            err++;
 800efd8:	7afb      	ldrb	r3, [r7, #11]
 800efda:	3301      	adds	r3, #1
 800efdc:	72fb      	strb	r3, [r7, #11]
          break;
 800efde:	e03b      	b.n	800f058 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efe6:	695b      	ldr	r3, [r3, #20]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d00b      	beq.n	800f004 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eff2:	695b      	ldr	r3, [r3, #20]
 800eff4:	687a      	ldr	r2, [r7, #4]
 800eff6:	7c12      	ldrb	r2, [r2, #16]
 800eff8:	f107 0108 	add.w	r1, r7, #8
 800effc:	4610      	mov	r0, r2
 800effe:	4798      	blx	r3
 800f000:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f002:	e029      	b.n	800f058 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f004:	6839      	ldr	r1, [r7, #0]
 800f006:	6878      	ldr	r0, [r7, #4]
 800f008:	f000 fa63 	bl	800f4d2 <USBD_CtlError>
            err++;
 800f00c:	7afb      	ldrb	r3, [r7, #11]
 800f00e:	3301      	adds	r3, #1
 800f010:	72fb      	strb	r3, [r7, #11]
          break;
 800f012:	e021      	b.n	800f058 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f01a:	699b      	ldr	r3, [r3, #24]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d00b      	beq.n	800f038 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f026:	699b      	ldr	r3, [r3, #24]
 800f028:	687a      	ldr	r2, [r7, #4]
 800f02a:	7c12      	ldrb	r2, [r2, #16]
 800f02c:	f107 0108 	add.w	r1, r7, #8
 800f030:	4610      	mov	r0, r2
 800f032:	4798      	blx	r3
 800f034:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f036:	e00f      	b.n	800f058 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f038:	6839      	ldr	r1, [r7, #0]
 800f03a:	6878      	ldr	r0, [r7, #4]
 800f03c:	f000 fa49 	bl	800f4d2 <USBD_CtlError>
            err++;
 800f040:	7afb      	ldrb	r3, [r7, #11]
 800f042:	3301      	adds	r3, #1
 800f044:	72fb      	strb	r3, [r7, #11]
          break;
 800f046:	e007      	b.n	800f058 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f048:	6839      	ldr	r1, [r7, #0]
 800f04a:	6878      	ldr	r0, [r7, #4]
 800f04c:	f000 fa41 	bl	800f4d2 <USBD_CtlError>
          err++;
 800f050:	7afb      	ldrb	r3, [r7, #11]
 800f052:	3301      	adds	r3, #1
 800f054:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f056:	bf00      	nop
      }
      break;
 800f058:	e037      	b.n	800f0ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	7c1b      	ldrb	r3, [r3, #16]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d109      	bne.n	800f076 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f06a:	f107 0208 	add.w	r2, r7, #8
 800f06e:	4610      	mov	r0, r2
 800f070:	4798      	blx	r3
 800f072:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f074:	e029      	b.n	800f0ca <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f076:	6839      	ldr	r1, [r7, #0]
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f000 fa2a 	bl	800f4d2 <USBD_CtlError>
        err++;
 800f07e:	7afb      	ldrb	r3, [r7, #11]
 800f080:	3301      	adds	r3, #1
 800f082:	72fb      	strb	r3, [r7, #11]
      break;
 800f084:	e021      	b.n	800f0ca <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	7c1b      	ldrb	r3, [r3, #16]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d10d      	bne.n	800f0aa <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f096:	f107 0208 	add.w	r2, r7, #8
 800f09a:	4610      	mov	r0, r2
 800f09c:	4798      	blx	r3
 800f09e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	3301      	adds	r3, #1
 800f0a4:	2207      	movs	r2, #7
 800f0a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f0a8:	e00f      	b.n	800f0ca <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f0aa:	6839      	ldr	r1, [r7, #0]
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f000 fa10 	bl	800f4d2 <USBD_CtlError>
        err++;
 800f0b2:	7afb      	ldrb	r3, [r7, #11]
 800f0b4:	3301      	adds	r3, #1
 800f0b6:	72fb      	strb	r3, [r7, #11]
      break;
 800f0b8:	e007      	b.n	800f0ca <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f0ba:	6839      	ldr	r1, [r7, #0]
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	f000 fa08 	bl	800f4d2 <USBD_CtlError>
      err++;
 800f0c2:	7afb      	ldrb	r3, [r7, #11]
 800f0c4:	3301      	adds	r3, #1
 800f0c6:	72fb      	strb	r3, [r7, #11]
      break;
 800f0c8:	bf00      	nop
  }

  if (err != 0U)
 800f0ca:	7afb      	ldrb	r3, [r7, #11]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d11e      	bne.n	800f10e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	88db      	ldrh	r3, [r3, #6]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d016      	beq.n	800f106 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f0d8:	893b      	ldrh	r3, [r7, #8]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d00e      	beq.n	800f0fc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	88da      	ldrh	r2, [r3, #6]
 800f0e2:	893b      	ldrh	r3, [r7, #8]
 800f0e4:	4293      	cmp	r3, r2
 800f0e6:	bf28      	it	cs
 800f0e8:	4613      	movcs	r3, r2
 800f0ea:	b29b      	uxth	r3, r3
 800f0ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f0ee:	893b      	ldrh	r3, [r7, #8]
 800f0f0:	461a      	mov	r2, r3
 800f0f2:	68f9      	ldr	r1, [r7, #12]
 800f0f4:	6878      	ldr	r0, [r7, #4]
 800f0f6:	f000 fa69 	bl	800f5cc <USBD_CtlSendData>
 800f0fa:	e009      	b.n	800f110 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f0fc:	6839      	ldr	r1, [r7, #0]
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	f000 f9e7 	bl	800f4d2 <USBD_CtlError>
 800f104:	e004      	b.n	800f110 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f106:	6878      	ldr	r0, [r7, #4]
 800f108:	f000 faa0 	bl	800f64c <USBD_CtlSendStatus>
 800f10c:	e000      	b.n	800f110 <USBD_GetDescriptor+0x320>
    return;
 800f10e:	bf00      	nop
  }
}
 800f110:	3710      	adds	r7, #16
 800f112:	46bd      	mov	sp, r7
 800f114:	bd80      	pop	{r7, pc}
 800f116:	bf00      	nop

0800f118 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b084      	sub	sp, #16
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
 800f120:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	889b      	ldrh	r3, [r3, #4]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d131      	bne.n	800f18e <USBD_SetAddress+0x76>
 800f12a:	683b      	ldr	r3, [r7, #0]
 800f12c:	88db      	ldrh	r3, [r3, #6]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d12d      	bne.n	800f18e <USBD_SetAddress+0x76>
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	885b      	ldrh	r3, [r3, #2]
 800f136:	2b7f      	cmp	r3, #127	@ 0x7f
 800f138:	d829      	bhi.n	800f18e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	885b      	ldrh	r3, [r3, #2]
 800f13e:	b2db      	uxtb	r3, r3
 800f140:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f144:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f14c:	b2db      	uxtb	r3, r3
 800f14e:	2b03      	cmp	r3, #3
 800f150:	d104      	bne.n	800f15c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f152:	6839      	ldr	r1, [r7, #0]
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	f000 f9bc 	bl	800f4d2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f15a:	e01d      	b.n	800f198 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	7bfa      	ldrb	r2, [r7, #15]
 800f160:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f164:	7bfb      	ldrb	r3, [r7, #15]
 800f166:	4619      	mov	r1, r3
 800f168:	6878      	ldr	r0, [r7, #4]
 800f16a:	f003 ff40 	bl	8012fee <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f000 fa6c 	bl	800f64c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f174:	7bfb      	ldrb	r3, [r7, #15]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d004      	beq.n	800f184 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	2202      	movs	r2, #2
 800f17e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f182:	e009      	b.n	800f198 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2201      	movs	r2, #1
 800f188:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f18c:	e004      	b.n	800f198 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f18e:	6839      	ldr	r1, [r7, #0]
 800f190:	6878      	ldr	r0, [r7, #4]
 800f192:	f000 f99e 	bl	800f4d2 <USBD_CtlError>
  }
}
 800f196:	bf00      	nop
 800f198:	bf00      	nop
 800f19a:	3710      	adds	r7, #16
 800f19c:	46bd      	mov	sp, r7
 800f19e:	bd80      	pop	{r7, pc}

0800f1a0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1a0:	b580      	push	{r7, lr}
 800f1a2:	b084      	sub	sp, #16
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
 800f1a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f1ae:	683b      	ldr	r3, [r7, #0]
 800f1b0:	885b      	ldrh	r3, [r3, #2]
 800f1b2:	b2da      	uxtb	r2, r3
 800f1b4:	4b4e      	ldr	r3, [pc, #312]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f1b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f1b8:	4b4d      	ldr	r3, [pc, #308]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f1ba:	781b      	ldrb	r3, [r3, #0]
 800f1bc:	2b01      	cmp	r3, #1
 800f1be:	d905      	bls.n	800f1cc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f1c0:	6839      	ldr	r1, [r7, #0]
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f000 f985 	bl	800f4d2 <USBD_CtlError>
    return USBD_FAIL;
 800f1c8:	2303      	movs	r3, #3
 800f1ca:	e08c      	b.n	800f2e6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1d2:	b2db      	uxtb	r3, r3
 800f1d4:	2b02      	cmp	r3, #2
 800f1d6:	d002      	beq.n	800f1de <USBD_SetConfig+0x3e>
 800f1d8:	2b03      	cmp	r3, #3
 800f1da:	d029      	beq.n	800f230 <USBD_SetConfig+0x90>
 800f1dc:	e075      	b.n	800f2ca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f1de:	4b44      	ldr	r3, [pc, #272]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d020      	beq.n	800f228 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f1e6:	4b42      	ldr	r3, [pc, #264]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f1e8:	781b      	ldrb	r3, [r3, #0]
 800f1ea:	461a      	mov	r2, r3
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f1f0:	4b3f      	ldr	r3, [pc, #252]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f1f2:	781b      	ldrb	r3, [r3, #0]
 800f1f4:	4619      	mov	r1, r3
 800f1f6:	6878      	ldr	r0, [r7, #4]
 800f1f8:	f7ff f836 	bl	800e268 <USBD_SetClassConfig>
 800f1fc:	4603      	mov	r3, r0
 800f1fe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f200:	7bfb      	ldrb	r3, [r7, #15]
 800f202:	2b00      	cmp	r3, #0
 800f204:	d008      	beq.n	800f218 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f206:	6839      	ldr	r1, [r7, #0]
 800f208:	6878      	ldr	r0, [r7, #4]
 800f20a:	f000 f962 	bl	800f4d2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	2202      	movs	r2, #2
 800f212:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f216:	e065      	b.n	800f2e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f000 fa17 	bl	800f64c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	2203      	movs	r2, #3
 800f222:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f226:	e05d      	b.n	800f2e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f000 fa0f 	bl	800f64c <USBD_CtlSendStatus>
      break;
 800f22e:	e059      	b.n	800f2e4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f230:	4b2f      	ldr	r3, [pc, #188]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f232:	781b      	ldrb	r3, [r3, #0]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d112      	bne.n	800f25e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2202      	movs	r2, #2
 800f23c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f240:	4b2b      	ldr	r3, [pc, #172]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f242:	781b      	ldrb	r3, [r3, #0]
 800f244:	461a      	mov	r2, r3
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f24a:	4b29      	ldr	r3, [pc, #164]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f24c:	781b      	ldrb	r3, [r3, #0]
 800f24e:	4619      	mov	r1, r3
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f7ff f825 	bl	800e2a0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f256:	6878      	ldr	r0, [r7, #4]
 800f258:	f000 f9f8 	bl	800f64c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f25c:	e042      	b.n	800f2e4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800f25e:	4b24      	ldr	r3, [pc, #144]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f260:	781b      	ldrb	r3, [r3, #0]
 800f262:	461a      	mov	r2, r3
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	685b      	ldr	r3, [r3, #4]
 800f268:	429a      	cmp	r2, r3
 800f26a:	d02a      	beq.n	800f2c2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	685b      	ldr	r3, [r3, #4]
 800f270:	b2db      	uxtb	r3, r3
 800f272:	4619      	mov	r1, r3
 800f274:	6878      	ldr	r0, [r7, #4]
 800f276:	f7ff f813 	bl	800e2a0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f27a:	4b1d      	ldr	r3, [pc, #116]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	461a      	mov	r2, r3
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f284:	4b1a      	ldr	r3, [pc, #104]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f286:	781b      	ldrb	r3, [r3, #0]
 800f288:	4619      	mov	r1, r3
 800f28a:	6878      	ldr	r0, [r7, #4]
 800f28c:	f7fe ffec 	bl	800e268 <USBD_SetClassConfig>
 800f290:	4603      	mov	r3, r0
 800f292:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f294:	7bfb      	ldrb	r3, [r7, #15]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d00f      	beq.n	800f2ba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800f29a:	6839      	ldr	r1, [r7, #0]
 800f29c:	6878      	ldr	r0, [r7, #4]
 800f29e:	f000 f918 	bl	800f4d2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	685b      	ldr	r3, [r3, #4]
 800f2a6:	b2db      	uxtb	r3, r3
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f7fe fff8 	bl	800e2a0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	2202      	movs	r2, #2
 800f2b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f2b8:	e014      	b.n	800f2e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f2ba:	6878      	ldr	r0, [r7, #4]
 800f2bc:	f000 f9c6 	bl	800f64c <USBD_CtlSendStatus>
      break;
 800f2c0:	e010      	b.n	800f2e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f2c2:	6878      	ldr	r0, [r7, #4]
 800f2c4:	f000 f9c2 	bl	800f64c <USBD_CtlSendStatus>
      break;
 800f2c8:	e00c      	b.n	800f2e4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800f2ca:	6839      	ldr	r1, [r7, #0]
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f000 f900 	bl	800f4d2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f2d2:	4b07      	ldr	r3, [pc, #28]	@ (800f2f0 <USBD_SetConfig+0x150>)
 800f2d4:	781b      	ldrb	r3, [r3, #0]
 800f2d6:	4619      	mov	r1, r3
 800f2d8:	6878      	ldr	r0, [r7, #4]
 800f2da:	f7fe ffe1 	bl	800e2a0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f2de:	2303      	movs	r3, #3
 800f2e0:	73fb      	strb	r3, [r7, #15]
      break;
 800f2e2:	bf00      	nop
  }

  return ret;
 800f2e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	3710      	adds	r7, #16
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd80      	pop	{r7, pc}
 800f2ee:	bf00      	nop
 800f2f0:	20000650 	.word	0x20000650

0800f2f4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b082      	sub	sp, #8
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	6078      	str	r0, [r7, #4]
 800f2fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f2fe:	683b      	ldr	r3, [r7, #0]
 800f300:	88db      	ldrh	r3, [r3, #6]
 800f302:	2b01      	cmp	r3, #1
 800f304:	d004      	beq.n	800f310 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f306:	6839      	ldr	r1, [r7, #0]
 800f308:	6878      	ldr	r0, [r7, #4]
 800f30a:	f000 f8e2 	bl	800f4d2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f30e:	e023      	b.n	800f358 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f316:	b2db      	uxtb	r3, r3
 800f318:	2b02      	cmp	r3, #2
 800f31a:	dc02      	bgt.n	800f322 <USBD_GetConfig+0x2e>
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	dc03      	bgt.n	800f328 <USBD_GetConfig+0x34>
 800f320:	e015      	b.n	800f34e <USBD_GetConfig+0x5a>
 800f322:	2b03      	cmp	r3, #3
 800f324:	d00b      	beq.n	800f33e <USBD_GetConfig+0x4a>
 800f326:	e012      	b.n	800f34e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	2200      	movs	r2, #0
 800f32c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	3308      	adds	r3, #8
 800f332:	2201      	movs	r2, #1
 800f334:	4619      	mov	r1, r3
 800f336:	6878      	ldr	r0, [r7, #4]
 800f338:	f000 f948 	bl	800f5cc <USBD_CtlSendData>
        break;
 800f33c:	e00c      	b.n	800f358 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	3304      	adds	r3, #4
 800f342:	2201      	movs	r2, #1
 800f344:	4619      	mov	r1, r3
 800f346:	6878      	ldr	r0, [r7, #4]
 800f348:	f000 f940 	bl	800f5cc <USBD_CtlSendData>
        break;
 800f34c:	e004      	b.n	800f358 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f34e:	6839      	ldr	r1, [r7, #0]
 800f350:	6878      	ldr	r0, [r7, #4]
 800f352:	f000 f8be 	bl	800f4d2 <USBD_CtlError>
        break;
 800f356:	bf00      	nop
}
 800f358:	bf00      	nop
 800f35a:	3708      	adds	r7, #8
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}

0800f360 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b082      	sub	sp, #8
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f370:	b2db      	uxtb	r3, r3
 800f372:	3b01      	subs	r3, #1
 800f374:	2b02      	cmp	r3, #2
 800f376:	d81e      	bhi.n	800f3b6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	88db      	ldrh	r3, [r3, #6]
 800f37c:	2b02      	cmp	r3, #2
 800f37e:	d004      	beq.n	800f38a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f380:	6839      	ldr	r1, [r7, #0]
 800f382:	6878      	ldr	r0, [r7, #4]
 800f384:	f000 f8a5 	bl	800f4d2 <USBD_CtlError>
        break;
 800f388:	e01a      	b.n	800f3c0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2201      	movs	r2, #1
 800f38e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f396:	2b00      	cmp	r3, #0
 800f398:	d005      	beq.n	800f3a6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	68db      	ldr	r3, [r3, #12]
 800f39e:	f043 0202 	orr.w	r2, r3, #2
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	330c      	adds	r3, #12
 800f3aa:	2202      	movs	r2, #2
 800f3ac:	4619      	mov	r1, r3
 800f3ae:	6878      	ldr	r0, [r7, #4]
 800f3b0:	f000 f90c 	bl	800f5cc <USBD_CtlSendData>
      break;
 800f3b4:	e004      	b.n	800f3c0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f3b6:	6839      	ldr	r1, [r7, #0]
 800f3b8:	6878      	ldr	r0, [r7, #4]
 800f3ba:	f000 f88a 	bl	800f4d2 <USBD_CtlError>
      break;
 800f3be:	bf00      	nop
  }
}
 800f3c0:	bf00      	nop
 800f3c2:	3708      	adds	r7, #8
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	bd80      	pop	{r7, pc}

0800f3c8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b082      	sub	sp, #8
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	6078      	str	r0, [r7, #4]
 800f3d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f3d2:	683b      	ldr	r3, [r7, #0]
 800f3d4:	885b      	ldrh	r3, [r3, #2]
 800f3d6:	2b01      	cmp	r3, #1
 800f3d8:	d107      	bne.n	800f3ea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	2201      	movs	r2, #1
 800f3de:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f3e2:	6878      	ldr	r0, [r7, #4]
 800f3e4:	f000 f932 	bl	800f64c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800f3e8:	e013      	b.n	800f412 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	885b      	ldrh	r3, [r3, #2]
 800f3ee:	2b02      	cmp	r3, #2
 800f3f0:	d10b      	bne.n	800f40a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	889b      	ldrh	r3, [r3, #4]
 800f3f6:	0a1b      	lsrs	r3, r3, #8
 800f3f8:	b29b      	uxth	r3, r3
 800f3fa:	b2da      	uxtb	r2, r3
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800f402:	6878      	ldr	r0, [r7, #4]
 800f404:	f000 f922 	bl	800f64c <USBD_CtlSendStatus>
}
 800f408:	e003      	b.n	800f412 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800f40a:	6839      	ldr	r1, [r7, #0]
 800f40c:	6878      	ldr	r0, [r7, #4]
 800f40e:	f000 f860 	bl	800f4d2 <USBD_CtlError>
}
 800f412:	bf00      	nop
 800f414:	3708      	adds	r7, #8
 800f416:	46bd      	mov	sp, r7
 800f418:	bd80      	pop	{r7, pc}

0800f41a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f41a:	b580      	push	{r7, lr}
 800f41c:	b082      	sub	sp, #8
 800f41e:	af00      	add	r7, sp, #0
 800f420:	6078      	str	r0, [r7, #4]
 800f422:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f42a:	b2db      	uxtb	r3, r3
 800f42c:	3b01      	subs	r3, #1
 800f42e:	2b02      	cmp	r3, #2
 800f430:	d80b      	bhi.n	800f44a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f432:	683b      	ldr	r3, [r7, #0]
 800f434:	885b      	ldrh	r3, [r3, #2]
 800f436:	2b01      	cmp	r3, #1
 800f438:	d10c      	bne.n	800f454 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2200      	movs	r2, #0
 800f43e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f442:	6878      	ldr	r0, [r7, #4]
 800f444:	f000 f902 	bl	800f64c <USBD_CtlSendStatus>
      }
      break;
 800f448:	e004      	b.n	800f454 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f44a:	6839      	ldr	r1, [r7, #0]
 800f44c:	6878      	ldr	r0, [r7, #4]
 800f44e:	f000 f840 	bl	800f4d2 <USBD_CtlError>
      break;
 800f452:	e000      	b.n	800f456 <USBD_ClrFeature+0x3c>
      break;
 800f454:	bf00      	nop
  }
}
 800f456:	bf00      	nop
 800f458:	3708      	adds	r7, #8
 800f45a:	46bd      	mov	sp, r7
 800f45c:	bd80      	pop	{r7, pc}

0800f45e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f45e:	b580      	push	{r7, lr}
 800f460:	b084      	sub	sp, #16
 800f462:	af00      	add	r7, sp, #0
 800f464:	6078      	str	r0, [r7, #4]
 800f466:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	781a      	ldrb	r2, [r3, #0]
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	3301      	adds	r3, #1
 800f478:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	781a      	ldrb	r2, [r3, #0]
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	3301      	adds	r3, #1
 800f486:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f488:	68f8      	ldr	r0, [r7, #12]
 800f48a:	f7ff fa14 	bl	800e8b6 <SWAPBYTE>
 800f48e:	4603      	mov	r3, r0
 800f490:	461a      	mov	r2, r3
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	3301      	adds	r3, #1
 800f49a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	3301      	adds	r3, #1
 800f4a0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f4a2:	68f8      	ldr	r0, [r7, #12]
 800f4a4:	f7ff fa07 	bl	800e8b6 <SWAPBYTE>
 800f4a8:	4603      	mov	r3, r0
 800f4aa:	461a      	mov	r2, r3
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	3301      	adds	r3, #1
 800f4b4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	3301      	adds	r3, #1
 800f4ba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f4bc:	68f8      	ldr	r0, [r7, #12]
 800f4be:	f7ff f9fa 	bl	800e8b6 <SWAPBYTE>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	461a      	mov	r2, r3
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	80da      	strh	r2, [r3, #6]
}
 800f4ca:	bf00      	nop
 800f4cc:	3710      	adds	r7, #16
 800f4ce:	46bd      	mov	sp, r7
 800f4d0:	bd80      	pop	{r7, pc}

0800f4d2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4d2:	b580      	push	{r7, lr}
 800f4d4:	b082      	sub	sp, #8
 800f4d6:	af00      	add	r7, sp, #0
 800f4d8:	6078      	str	r0, [r7, #4]
 800f4da:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f4dc:	2180      	movs	r1, #128	@ 0x80
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f003 fd1b 	bl	8012f1a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f4e4:	2100      	movs	r1, #0
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f003 fd17 	bl	8012f1a <USBD_LL_StallEP>
}
 800f4ec:	bf00      	nop
 800f4ee:	3708      	adds	r7, #8
 800f4f0:	46bd      	mov	sp, r7
 800f4f2:	bd80      	pop	{r7, pc}

0800f4f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b086      	sub	sp, #24
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	60f8      	str	r0, [r7, #12]
 800f4fc:	60b9      	str	r1, [r7, #8]
 800f4fe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f500:	2300      	movs	r3, #0
 800f502:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d042      	beq.n	800f590 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800f50e:	6938      	ldr	r0, [r7, #16]
 800f510:	f000 f842 	bl	800f598 <USBD_GetLen>
 800f514:	4603      	mov	r3, r0
 800f516:	3301      	adds	r3, #1
 800f518:	005b      	lsls	r3, r3, #1
 800f51a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f51e:	d808      	bhi.n	800f532 <USBD_GetString+0x3e>
 800f520:	6938      	ldr	r0, [r7, #16]
 800f522:	f000 f839 	bl	800f598 <USBD_GetLen>
 800f526:	4603      	mov	r3, r0
 800f528:	3301      	adds	r3, #1
 800f52a:	b29b      	uxth	r3, r3
 800f52c:	005b      	lsls	r3, r3, #1
 800f52e:	b29a      	uxth	r2, r3
 800f530:	e001      	b.n	800f536 <USBD_GetString+0x42>
 800f532:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f53a:	7dfb      	ldrb	r3, [r7, #23]
 800f53c:	68ba      	ldr	r2, [r7, #8]
 800f53e:	4413      	add	r3, r2
 800f540:	687a      	ldr	r2, [r7, #4]
 800f542:	7812      	ldrb	r2, [r2, #0]
 800f544:	701a      	strb	r2, [r3, #0]
  idx++;
 800f546:	7dfb      	ldrb	r3, [r7, #23]
 800f548:	3301      	adds	r3, #1
 800f54a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f54c:	7dfb      	ldrb	r3, [r7, #23]
 800f54e:	68ba      	ldr	r2, [r7, #8]
 800f550:	4413      	add	r3, r2
 800f552:	2203      	movs	r2, #3
 800f554:	701a      	strb	r2, [r3, #0]
  idx++;
 800f556:	7dfb      	ldrb	r3, [r7, #23]
 800f558:	3301      	adds	r3, #1
 800f55a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f55c:	e013      	b.n	800f586 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800f55e:	7dfb      	ldrb	r3, [r7, #23]
 800f560:	68ba      	ldr	r2, [r7, #8]
 800f562:	4413      	add	r3, r2
 800f564:	693a      	ldr	r2, [r7, #16]
 800f566:	7812      	ldrb	r2, [r2, #0]
 800f568:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f56a:	693b      	ldr	r3, [r7, #16]
 800f56c:	3301      	adds	r3, #1
 800f56e:	613b      	str	r3, [r7, #16]
    idx++;
 800f570:	7dfb      	ldrb	r3, [r7, #23]
 800f572:	3301      	adds	r3, #1
 800f574:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f576:	7dfb      	ldrb	r3, [r7, #23]
 800f578:	68ba      	ldr	r2, [r7, #8]
 800f57a:	4413      	add	r3, r2
 800f57c:	2200      	movs	r2, #0
 800f57e:	701a      	strb	r2, [r3, #0]
    idx++;
 800f580:	7dfb      	ldrb	r3, [r7, #23]
 800f582:	3301      	adds	r3, #1
 800f584:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f586:	693b      	ldr	r3, [r7, #16]
 800f588:	781b      	ldrb	r3, [r3, #0]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d1e7      	bne.n	800f55e <USBD_GetString+0x6a>
 800f58e:	e000      	b.n	800f592 <USBD_GetString+0x9e>
    return;
 800f590:	bf00      	nop
  }
}
 800f592:	3718      	adds	r7, #24
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f598:	b480      	push	{r7}
 800f59a:	b085      	sub	sp, #20
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f5a8:	e005      	b.n	800f5b6 <USBD_GetLen+0x1e>
  {
    len++;
 800f5aa:	7bfb      	ldrb	r3, [r7, #15]
 800f5ac:	3301      	adds	r3, #1
 800f5ae:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f5b0:	68bb      	ldr	r3, [r7, #8]
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f5b6:	68bb      	ldr	r3, [r7, #8]
 800f5b8:	781b      	ldrb	r3, [r3, #0]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d1f5      	bne.n	800f5aa <USBD_GetLen+0x12>
  }

  return len;
 800f5be:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	3714      	adds	r7, #20
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ca:	4770      	bx	lr

0800f5cc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b084      	sub	sp, #16
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	60f8      	str	r0, [r7, #12]
 800f5d4:	60b9      	str	r1, [r7, #8]
 800f5d6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	2202      	movs	r2, #2
 800f5dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	687a      	ldr	r2, [r7, #4]
 800f5e4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	68ba      	ldr	r2, [r7, #8]
 800f5ea:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	687a      	ldr	r2, [r7, #4]
 800f5f0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	68ba      	ldr	r2, [r7, #8]
 800f5f6:	2100      	movs	r1, #0
 800f5f8:	68f8      	ldr	r0, [r7, #12]
 800f5fa:	f003 fd17 	bl	801302c <USBD_LL_Transmit>

  return USBD_OK;
 800f5fe:	2300      	movs	r3, #0
}
 800f600:	4618      	mov	r0, r3
 800f602:	3710      	adds	r7, #16
 800f604:	46bd      	mov	sp, r7
 800f606:	bd80      	pop	{r7, pc}

0800f608 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f608:	b580      	push	{r7, lr}
 800f60a:	b084      	sub	sp, #16
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	60f8      	str	r0, [r7, #12]
 800f610:	60b9      	str	r1, [r7, #8]
 800f612:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	68ba      	ldr	r2, [r7, #8]
 800f618:	2100      	movs	r1, #0
 800f61a:	68f8      	ldr	r0, [r7, #12]
 800f61c:	f003 fd06 	bl	801302c <USBD_LL_Transmit>

  return USBD_OK;
 800f620:	2300      	movs	r3, #0
}
 800f622:	4618      	mov	r0, r3
 800f624:	3710      	adds	r7, #16
 800f626:	46bd      	mov	sp, r7
 800f628:	bd80      	pop	{r7, pc}

0800f62a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f62a:	b580      	push	{r7, lr}
 800f62c:	b084      	sub	sp, #16
 800f62e:	af00      	add	r7, sp, #0
 800f630:	60f8      	str	r0, [r7, #12]
 800f632:	60b9      	str	r1, [r7, #8]
 800f634:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	68ba      	ldr	r2, [r7, #8]
 800f63a:	2100      	movs	r1, #0
 800f63c:	68f8      	ldr	r0, [r7, #12]
 800f63e:	f003 fd16 	bl	801306e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f642:	2300      	movs	r3, #0
}
 800f644:	4618      	mov	r0, r3
 800f646:	3710      	adds	r7, #16
 800f648:	46bd      	mov	sp, r7
 800f64a:	bd80      	pop	{r7, pc}

0800f64c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f64c:	b580      	push	{r7, lr}
 800f64e:	b082      	sub	sp, #8
 800f650:	af00      	add	r7, sp, #0
 800f652:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	2204      	movs	r2, #4
 800f658:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f65c:	2300      	movs	r3, #0
 800f65e:	2200      	movs	r2, #0
 800f660:	2100      	movs	r1, #0
 800f662:	6878      	ldr	r0, [r7, #4]
 800f664:	f003 fce2 	bl	801302c <USBD_LL_Transmit>

  return USBD_OK;
 800f668:	2300      	movs	r3, #0
}
 800f66a:	4618      	mov	r0, r3
 800f66c:	3708      	adds	r7, #8
 800f66e:	46bd      	mov	sp, r7
 800f670:	bd80      	pop	{r7, pc}

0800f672 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f672:	b580      	push	{r7, lr}
 800f674:	b082      	sub	sp, #8
 800f676:	af00      	add	r7, sp, #0
 800f678:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	2205      	movs	r2, #5
 800f67e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f682:	2300      	movs	r3, #0
 800f684:	2200      	movs	r2, #0
 800f686:	2100      	movs	r1, #0
 800f688:	6878      	ldr	r0, [r7, #4]
 800f68a:	f003 fcf0 	bl	801306e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f68e:	2300      	movs	r3, #0
}
 800f690:	4618      	mov	r0, r3
 800f692:	3708      	adds	r7, #8
 800f694:	46bd      	mov	sp, r7
 800f696:	bd80      	pop	{r7, pc}

0800f698 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800f698:	b580      	push	{r7, lr}
 800f69a:	b088      	sub	sp, #32
 800f69c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800f69e:	2300      	movs	r3, #0
 800f6a0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f6a2:	f107 0308 	add.w	r3, r7, #8
 800f6a6:	2218      	movs	r2, #24
 800f6a8:	2100      	movs	r1, #0
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f001 f92d 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800f6b0:	233f      	movs	r3, #63	@ 0x3f
 800f6b2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800f6b4:	2381      	movs	r3, #129	@ 0x81
 800f6b6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800f6b8:	1dfb      	adds	r3, r7, #7
 800f6ba:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800f6bc:	2301      	movs	r3, #1
 800f6be:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f6c0:	f107 0308 	add.w	r3, r7, #8
 800f6c4:	2100      	movs	r1, #0
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	f001 fba8 	bl	8010e1c <hci_send_req>
 800f6cc:	4603      	mov	r3, r0
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	da01      	bge.n	800f6d6 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800f6d2:	23ff      	movs	r3, #255	@ 0xff
 800f6d4:	e000      	b.n	800f6d8 <aci_gap_set_non_discoverable+0x40>
  return status;
 800f6d6:	79fb      	ldrb	r3, [r7, #7]
}
 800f6d8:	4618      	mov	r0, r3
 800f6da:	3720      	adds	r7, #32
 800f6dc:	46bd      	mov	sp, r7
 800f6de:	bd80      	pop	{r7, pc}

0800f6e0 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800f6e0:	b5b0      	push	{r4, r5, r7, lr}
 800f6e2:	b0ce      	sub	sp, #312	@ 0x138
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	4605      	mov	r5, r0
 800f6e8:	460c      	mov	r4, r1
 800f6ea:	4610      	mov	r0, r2
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f6f2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800f6f6:	462a      	mov	r2, r5
 800f6f8:	701a      	strb	r2, [r3, #0]
 800f6fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f6fe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f702:	4622      	mov	r2, r4
 800f704:	801a      	strh	r2, [r3, #0]
 800f706:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f70a:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800f70e:	4602      	mov	r2, r0
 800f710:	801a      	strh	r2, [r3, #0]
 800f712:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f716:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800f71a:	460a      	mov	r2, r1
 800f71c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800f71e:	f107 0310 	add.w	r3, r7, #16
 800f722:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800f726:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800f72a:	3308      	adds	r3, #8
 800f72c:	f107 0210 	add.w	r2, r7, #16
 800f730:	4413      	add	r3, r2
 800f732:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800f736:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f73a:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800f73e:	4413      	add	r3, r2
 800f740:	3309      	adds	r3, #9
 800f742:	f107 0210 	add.w	r2, r7, #16
 800f746:	4413      	add	r3, r2
 800f748:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f74c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f750:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f754:	2200      	movs	r2, #0
 800f756:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f758:	2300      	movs	r3, #0
 800f75a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800f75e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f762:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f766:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800f76a:	7812      	ldrb	r2, [r2, #0]
 800f76c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f76e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f772:	3301      	adds	r3, #1
 800f774:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800f778:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f77c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f780:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800f784:	8812      	ldrh	r2, [r2, #0]
 800f786:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800f78a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f78e:	3302      	adds	r3, #2
 800f790:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800f794:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f798:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f79c:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800f7a0:	8812      	ldrh	r2, [r2, #0]
 800f7a2:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800f7a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7aa:	3302      	adds	r3, #2
 800f7ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800f7b0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f7b4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f7b8:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800f7bc:	7812      	ldrb	r2, [r2, #0]
 800f7be:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800f7c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7c4:	3301      	adds	r3, #1
 800f7c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800f7ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f7ce:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800f7d2:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800f7d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7d8:	3301      	adds	r3, #1
 800f7da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800f7de:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f7e2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f7e6:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800f7e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7ec:	3301      	adds	r3, #1
 800f7ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800f7f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f7f6:	3308      	adds	r3, #8
 800f7f8:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f7fc:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800f800:	4618      	mov	r0, r3
 800f802:	f001 f872 	bl	80108ea <Osal_MemCpy>
    index_input += Local_Name_Length;
 800f806:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800f80a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f80e:	4413      	add	r3, r2
 800f810:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800f814:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f818:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800f81c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800f81e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f822:	3301      	adds	r3, #1
 800f824:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800f828:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f82c:	3301      	adds	r3, #1
 800f82e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800f832:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800f836:	4618      	mov	r0, r3
 800f838:	f001 f857 	bl	80108ea <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800f83c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800f840:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f844:	4413      	add	r3, r2
 800f846:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800f84a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f84e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800f852:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800f854:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f858:	3302      	adds	r3, #2
 800f85a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800f85e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f862:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800f866:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800f868:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f86c:	3302      	adds	r3, #2
 800f86e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f872:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f876:	2218      	movs	r2, #24
 800f878:	2100      	movs	r1, #0
 800f87a:	4618      	mov	r0, r3
 800f87c:	f001 f845 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800f880:	233f      	movs	r3, #63	@ 0x3f
 800f882:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800f886:	2383      	movs	r3, #131	@ 0x83
 800f888:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f88c:	f107 0310 	add.w	r3, r7, #16
 800f890:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f894:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f898:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f89c:	f107 030f 	add.w	r3, r7, #15
 800f8a0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f8a4:	2301      	movs	r3, #1
 800f8a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f8aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f8ae:	2100      	movs	r1, #0
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	f001 fab3 	bl	8010e1c <hci_send_req>
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	da01      	bge.n	800f8c0 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800f8bc:	23ff      	movs	r3, #255	@ 0xff
 800f8be:	e004      	b.n	800f8ca <aci_gap_set_discoverable+0x1ea>
  return status;
 800f8c0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f8c4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f8c8:	781b      	ldrb	r3, [r3, #0]
}
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	bdb0      	pop	{r4, r5, r7, pc}

0800f8d4 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b0cc      	sub	sp, #304	@ 0x130
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	4602      	mov	r2, r0
 800f8dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8e0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f8e4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800f8e6:	f107 0310 	add.w	r3, r7, #16
 800f8ea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f8ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8f2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f8fa:	2300      	movs	r3, #0
 800f8fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800f900:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f904:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f908:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f90c:	7812      	ldrb	r2, [r2, #0]
 800f90e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f910:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f914:	3301      	adds	r3, #1
 800f916:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f91a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f91e:	2218      	movs	r2, #24
 800f920:	2100      	movs	r1, #0
 800f922:	4618      	mov	r0, r3
 800f924:	f000 fff1 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800f928:	233f      	movs	r3, #63	@ 0x3f
 800f92a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800f92e:	2385      	movs	r3, #133	@ 0x85
 800f930:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f934:	f107 0310 	add.w	r3, r7, #16
 800f938:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f93c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f940:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f944:	f107 030f 	add.w	r3, r7, #15
 800f948:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f94c:	2301      	movs	r3, #1
 800f94e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f952:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f956:	2100      	movs	r1, #0
 800f958:	4618      	mov	r0, r3
 800f95a:	f001 fa5f 	bl	8010e1c <hci_send_req>
 800f95e:	4603      	mov	r3, r0
 800f960:	2b00      	cmp	r3, #0
 800f962:	da01      	bge.n	800f968 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800f964:	23ff      	movs	r3, #255	@ 0xff
 800f966:	e004      	b.n	800f972 <aci_gap_set_io_capability+0x9e>
  return status;
 800f968:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f96c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f970:	781b      	ldrb	r3, [r3, #0]
}
 800f972:	4618      	mov	r0, r3
 800f974:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f978:	46bd      	mov	sp, r7
 800f97a:	bd80      	pop	{r7, pc}

0800f97c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800f97c:	b5b0      	push	{r4, r5, r7, lr}
 800f97e:	b0cc      	sub	sp, #304	@ 0x130
 800f980:	af00      	add	r7, sp, #0
 800f982:	4605      	mov	r5, r0
 800f984:	460c      	mov	r4, r1
 800f986:	4610      	mov	r0, r2
 800f988:	4619      	mov	r1, r3
 800f98a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f98e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f992:	462a      	mov	r2, r5
 800f994:	701a      	strb	r2, [r3, #0]
 800f996:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f99a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f99e:	4622      	mov	r2, r4
 800f9a0:	701a      	strb	r2, [r3, #0]
 800f9a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f9a6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800f9aa:	4602      	mov	r2, r0
 800f9ac:	701a      	strb	r2, [r3, #0]
 800f9ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f9b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800f9b6:	460a      	mov	r2, r1
 800f9b8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800f9ba:	f107 0310 	add.w	r3, r7, #16
 800f9be:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f9c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f9c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f9ca:	2200      	movs	r2, #0
 800f9cc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800f9d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f9d8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f9dc:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f9e0:	7812      	ldrb	r2, [r2, #0]
 800f9e2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f9e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f9e8:	3301      	adds	r3, #1
 800f9ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800f9ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f9f2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f9f6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f9fa:	7812      	ldrb	r2, [r2, #0]
 800f9fc:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f9fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa02:	3301      	adds	r3, #1
 800fa04:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800fa08:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa0c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fa10:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800fa14:	7812      	ldrb	r2, [r2, #0]
 800fa16:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800fa18:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa1c:	3301      	adds	r3, #1
 800fa1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800fa22:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa26:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fa2a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800fa2e:	7812      	ldrb	r2, [r2, #0]
 800fa30:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800fa32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa36:	3301      	adds	r3, #1
 800fa38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800fa3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa40:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800fa44:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800fa46:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa4a:	3301      	adds	r3, #1
 800fa4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800fa50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa54:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800fa58:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800fa5a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa5e:	3301      	adds	r3, #1
 800fa60:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800fa64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa68:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800fa6c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800fa6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa72:	3301      	adds	r3, #1
 800fa74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800fa78:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa7c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800fa80:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800fa84:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa88:	3304      	adds	r3, #4
 800fa8a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800fa8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fa92:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800fa96:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800fa98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fa9c:	3301      	adds	r3, #1
 800fa9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800faa2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800faa6:	2218      	movs	r2, #24
 800faa8:	2100      	movs	r1, #0
 800faaa:	4618      	mov	r0, r3
 800faac:	f000 ff2d 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800fab0:	233f      	movs	r3, #63	@ 0x3f
 800fab2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800fab6:	2386      	movs	r3, #134	@ 0x86
 800fab8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fabc:	f107 0310 	add.w	r3, r7, #16
 800fac0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fac4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fac8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800facc:	f107 030f 	add.w	r3, r7, #15
 800fad0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fad4:	2301      	movs	r3, #1
 800fad6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fada:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fade:	2100      	movs	r1, #0
 800fae0:	4618      	mov	r0, r3
 800fae2:	f001 f99b 	bl	8010e1c <hci_send_req>
 800fae6:	4603      	mov	r3, r0
 800fae8:	2b00      	cmp	r3, #0
 800faea:	da01      	bge.n	800faf0 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800faec:	23ff      	movs	r3, #255	@ 0xff
 800faee:	e004      	b.n	800fafa <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800faf0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800faf4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800faf8:	781b      	ldrb	r3, [r3, #0]
}
 800fafa:	4618      	mov	r0, r3
 800fafc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fb00:	46bd      	mov	sp, r7
 800fb02:	bdb0      	pop	{r4, r5, r7, pc}

0800fb04 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	b0cc      	sub	sp, #304	@ 0x130
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	4602      	mov	r2, r0
 800fb0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb10:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fb14:	6019      	str	r1, [r3, #0]
 800fb16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb1a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fb1e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800fb20:	f107 0310 	add.w	r3, r7, #16
 800fb24:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fb28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb2c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fb30:	2200      	movs	r2, #0
 800fb32:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fb34:	2300      	movs	r3, #0
 800fb36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800fb3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fb3e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fb42:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fb46:	8812      	ldrh	r2, [r2, #0]
 800fb48:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fb4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb4e:	3302      	adds	r3, #2
 800fb50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800fb54:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fb58:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fb5c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800fb60:	6812      	ldr	r2, [r2, #0]
 800fb62:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800fb66:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb6a:	3304      	adds	r3, #4
 800fb6c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fb70:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fb74:	2218      	movs	r2, #24
 800fb76:	2100      	movs	r1, #0
 800fb78:	4618      	mov	r0, r3
 800fb7a:	f000 fec6 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800fb7e:	233f      	movs	r3, #63	@ 0x3f
 800fb80:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800fb84:	2388      	movs	r3, #136	@ 0x88
 800fb86:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fb8a:	f107 0310 	add.w	r3, r7, #16
 800fb8e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fb92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb96:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fb9a:	f107 030f 	add.w	r3, r7, #15
 800fb9e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fba2:	2301      	movs	r3, #1
 800fba4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fba8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fbac:	2100      	movs	r1, #0
 800fbae:	4618      	mov	r0, r3
 800fbb0:	f001 f934 	bl	8010e1c <hci_send_req>
 800fbb4:	4603      	mov	r3, r0
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	da01      	bge.n	800fbbe <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800fbba:	23ff      	movs	r3, #255	@ 0xff
 800fbbc:	e004      	b.n	800fbc8 <aci_gap_pass_key_resp+0xc4>
  return status;
 800fbbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fbc2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fbc6:	781b      	ldrb	r3, [r3, #0]
}
 800fbc8:	4618      	mov	r0, r3
 800fbca:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	bd80      	pop	{r7, pc}

0800fbd2 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800fbd2:	b590      	push	{r4, r7, lr}
 800fbd4:	b0cd      	sub	sp, #308	@ 0x134
 800fbd6:	af00      	add	r7, sp, #0
 800fbd8:	4604      	mov	r4, r0
 800fbda:	4608      	mov	r0, r1
 800fbdc:	4611      	mov	r1, r2
 800fbde:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fbe2:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800fbe6:	6013      	str	r3, [r2, #0]
 800fbe8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fbec:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fbf0:	4622      	mov	r2, r4
 800fbf2:	701a      	strb	r2, [r3, #0]
 800fbf4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fbf8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	701a      	strb	r2, [r3, #0]
 800fc00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc04:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800fc08:	460a      	mov	r2, r1
 800fc0a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800fc0c:	f107 0310 	add.w	r3, r7, #16
 800fc10:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800fc14:	f107 0308 	add.w	r3, r7, #8
 800fc18:	2207      	movs	r2, #7
 800fc1a:	2100      	movs	r1, #0
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f000 fe74 	bl	801090a <Osal_MemSet>
  int index_input = 0;
 800fc22:	2300      	movs	r3, #0
 800fc24:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800fc28:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fc2c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fc30:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800fc34:	7812      	ldrb	r2, [r2, #0]
 800fc36:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fc38:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc3c:	3301      	adds	r3, #1
 800fc3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800fc42:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fc46:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fc4a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fc4e:	7812      	ldrb	r2, [r2, #0]
 800fc50:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800fc52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc56:	3301      	adds	r3, #1
 800fc58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800fc5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fc60:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fc64:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800fc68:	7812      	ldrb	r2, [r2, #0]
 800fc6a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800fc6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc70:	3301      	adds	r3, #1
 800fc72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fc76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fc7a:	2218      	movs	r2, #24
 800fc7c:	2100      	movs	r1, #0
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f000 fe43 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800fc84:	233f      	movs	r3, #63	@ 0x3f
 800fc86:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800fc8a:	238a      	movs	r3, #138	@ 0x8a
 800fc8c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fc90:	f107 0310 	add.w	r3, r7, #16
 800fc94:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fc98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc9c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800fca0:	f107 0308 	add.w	r3, r7, #8
 800fca4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800fca8:	2307      	movs	r3, #7
 800fcaa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fcae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fcb2:	2100      	movs	r1, #0
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f001 f8b1 	bl	8010e1c <hci_send_req>
 800fcba:	4603      	mov	r3, r0
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	da01      	bge.n	800fcc4 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800fcc0:	23ff      	movs	r3, #255	@ 0xff
 800fcc2:	e02e      	b.n	800fd22 <aci_gap_init+0x150>
  if ( resp.Status )
 800fcc4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fcc8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fccc:	781b      	ldrb	r3, [r3, #0]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d005      	beq.n	800fcde <aci_gap_init+0x10c>
    return resp.Status;
 800fcd2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fcd6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fcda:	781b      	ldrb	r3, [r3, #0]
 800fcdc:	e021      	b.n	800fd22 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800fcde:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fce2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fce6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fcea:	b29a      	uxth	r2, r3
 800fcec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fcf0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800fcf8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fcfc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fd00:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800fd04:	b29a      	uxth	r2, r3
 800fd06:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800fd0a:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800fd0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd10:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800fd14:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800fd18:	b29a      	uxth	r2, r3
 800fd1a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800fd1e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800fd20:	2300      	movs	r3, #0
}
 800fd22:	4618      	mov	r0, r3
 800fd24:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800fd28:	46bd      	mov	sp, r7
 800fd2a:	bd90      	pop	{r4, r7, pc}

0800fd2c <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b0cc      	sub	sp, #304	@ 0x130
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	4602      	mov	r2, r0
 800fd34:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd38:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fd3c:	6019      	str	r1, [r3, #0]
 800fd3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd42:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fd46:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800fd48:	f107 0310 	add.w	r3, r7, #16
 800fd4c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fd50:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd54:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fd58:	2200      	movs	r2, #0
 800fd5a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800fd62:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fd66:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fd6a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800fd6e:	7812      	ldrb	r2, [r2, #0]
 800fd70:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fd72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fd76:	3301      	adds	r3, #1
 800fd78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800fd7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fd80:	1c58      	adds	r0, r3, #1
 800fd82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd86:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fd8a:	781a      	ldrb	r2, [r3, #0]
 800fd8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd90:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800fd94:	6819      	ldr	r1, [r3, #0]
 800fd96:	f000 fda8 	bl	80108ea <Osal_MemCpy>
  index_input += AdvDataLen;
 800fd9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd9e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800fda8:	4413      	add	r3, r2
 800fdaa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fdae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fdb2:	2218      	movs	r2, #24
 800fdb4:	2100      	movs	r1, #0
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	f000 fda7 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800fdbc:	233f      	movs	r3, #63	@ 0x3f
 800fdbe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800fdc2:	238e      	movs	r3, #142	@ 0x8e
 800fdc4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fdc8:	f107 0310 	add.w	r3, r7, #16
 800fdcc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fdd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fdd4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fdd8:	f107 030f 	add.w	r3, r7, #15
 800fddc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fde0:	2301      	movs	r3, #1
 800fde2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fde6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fdea:	2100      	movs	r1, #0
 800fdec:	4618      	mov	r0, r3
 800fdee:	f001 f815 	bl	8010e1c <hci_send_req>
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	da01      	bge.n	800fdfc <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800fdf8:	23ff      	movs	r3, #255	@ 0xff
 800fdfa:	e004      	b.n	800fe06 <aci_gap_update_adv_data+0xda>
  return status;
 800fdfc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe00:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fe04:	781b      	ldrb	r3, [r3, #0]
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	bd80      	pop	{r7, pc}

0800fe10 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b088      	sub	sp, #32
 800fe14:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800fe16:	2300      	movs	r3, #0
 800fe18:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fe1a:	f107 0308 	add.w	r3, r7, #8
 800fe1e:	2218      	movs	r2, #24
 800fe20:	2100      	movs	r1, #0
 800fe22:	4618      	mov	r0, r3
 800fe24:	f000 fd71 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800fe28:	233f      	movs	r3, #63	@ 0x3f
 800fe2a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800fe2c:	2392      	movs	r3, #146	@ 0x92
 800fe2e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800fe30:	1dfb      	adds	r3, r7, #7
 800fe32:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800fe34:	2301      	movs	r3, #1
 800fe36:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fe38:	f107 0308 	add.w	r3, r7, #8
 800fe3c:	2100      	movs	r1, #0
 800fe3e:	4618      	mov	r0, r3
 800fe40:	f000 ffec 	bl	8010e1c <hci_send_req>
 800fe44:	4603      	mov	r3, r0
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	da01      	bge.n	800fe4e <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800fe4a:	23ff      	movs	r3, #255	@ 0xff
 800fe4c:	e000      	b.n	800fe50 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800fe4e:	79fb      	ldrb	r3, [r7, #7]
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3720      	adds	r7, #32
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd80      	pop	{r7, pc}

0800fe58 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b0cc      	sub	sp, #304	@ 0x130
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	4602      	mov	r2, r0
 800fe60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe64:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fe68:	801a      	strh	r2, [r3, #0]
 800fe6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe6e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800fe72:	460a      	mov	r2, r1
 800fe74:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800fe76:	f107 0310 	add.w	r3, r7, #16
 800fe7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fe7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe82:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fe86:	2200      	movs	r2, #0
 800fe88:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800fe90:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fe94:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fe98:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fe9c:	8812      	ldrh	r2, [r2, #0]
 800fe9e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fea0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fea4:	3302      	adds	r3, #2
 800fea6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800feaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800feae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800feb2:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800feb6:	7812      	ldrb	r2, [r2, #0]
 800feb8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800feba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800febe:	3301      	adds	r3, #1
 800fec0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fec4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fec8:	2218      	movs	r2, #24
 800feca:	2100      	movs	r1, #0
 800fecc:	4618      	mov	r0, r3
 800fece:	f000 fd1c 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800fed2:	233f      	movs	r3, #63	@ 0x3f
 800fed4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800fed8:	23a5      	movs	r3, #165	@ 0xa5
 800feda:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fede:	f107 0310 	add.w	r3, r7, #16
 800fee2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fee6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800feea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800feee:	f107 030f 	add.w	r3, r7, #15
 800fef2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fef6:	2301      	movs	r3, #1
 800fef8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fefc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ff00:	2100      	movs	r1, #0
 800ff02:	4618      	mov	r0, r3
 800ff04:	f000 ff8a 	bl	8010e1c <hci_send_req>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	da01      	bge.n	800ff12 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800ff0e:	23ff      	movs	r3, #255	@ 0xff
 800ff10:	e004      	b.n	800ff1c <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800ff12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ff16:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ff1a:	781b      	ldrb	r3, [r3, #0]
}
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ff22:	46bd      	mov	sp, r7
 800ff24:	bd80      	pop	{r7, pc}

0800ff26 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800ff26:	b580      	push	{r7, lr}
 800ff28:	b088      	sub	sp, #32
 800ff2a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ff30:	f107 0308 	add.w	r3, r7, #8
 800ff34:	2218      	movs	r2, #24
 800ff36:	2100      	movs	r1, #0
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f000 fce6 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 800ff3e:	233f      	movs	r3, #63	@ 0x3f
 800ff40:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800ff42:	f240 1301 	movw	r3, #257	@ 0x101
 800ff46:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ff48:	1dfb      	adds	r3, r7, #7
 800ff4a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ff50:	f107 0308 	add.w	r3, r7, #8
 800ff54:	2100      	movs	r1, #0
 800ff56:	4618      	mov	r0, r3
 800ff58:	f000 ff60 	bl	8010e1c <hci_send_req>
 800ff5c:	4603      	mov	r3, r0
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	da01      	bge.n	800ff66 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800ff62:	23ff      	movs	r3, #255	@ 0xff
 800ff64:	e000      	b.n	800ff68 <aci_gatt_init+0x42>
  return status;
 800ff66:	79fb      	ldrb	r3, [r7, #7]
}
 800ff68:	4618      	mov	r0, r3
 800ff6a:	3720      	adds	r7, #32
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd80      	pop	{r7, pc}

0800ff70 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800ff70:	b590      	push	{r4, r7, lr}
 800ff72:	b0cf      	sub	sp, #316	@ 0x13c
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	4604      	mov	r4, r0
 800ff78:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800ff7c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800ff80:	6001      	str	r1, [r0, #0]
 800ff82:	4610      	mov	r0, r2
 800ff84:	4619      	mov	r1, r3
 800ff86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ff8a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800ff8e:	4622      	mov	r2, r4
 800ff90:	701a      	strb	r2, [r3, #0]
 800ff92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ff96:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800ff9a:	4602      	mov	r2, r0
 800ff9c:	701a      	strb	r2, [r3, #0]
 800ff9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ffa2:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800ffa6:	460a      	mov	r2, r1
 800ffa8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800ffaa:	f107 0310 	add.w	r3, r7, #16
 800ffae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800ffb2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ffb6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800ffba:	781b      	ldrb	r3, [r3, #0]
 800ffbc:	2b01      	cmp	r3, #1
 800ffbe:	d00a      	beq.n	800ffd6 <aci_gatt_add_service+0x66>
 800ffc0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ffc4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800ffc8:	781b      	ldrb	r3, [r3, #0]
 800ffca:	2b02      	cmp	r3, #2
 800ffcc:	d101      	bne.n	800ffd2 <aci_gatt_add_service+0x62>
 800ffce:	2311      	movs	r3, #17
 800ffd0:	e002      	b.n	800ffd8 <aci_gatt_add_service+0x68>
 800ffd2:	2301      	movs	r3, #1
 800ffd4:	e000      	b.n	800ffd8 <aci_gatt_add_service+0x68>
 800ffd6:	2303      	movs	r3, #3
 800ffd8:	f107 0210 	add.w	r2, r7, #16
 800ffdc:	4413      	add	r3, r2
 800ffde:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800ffe2:	f107 030c 	add.w	r3, r7, #12
 800ffe6:	2203      	movs	r2, #3
 800ffe8:	2100      	movs	r1, #0
 800ffea:	4618      	mov	r0, r3
 800ffec:	f000 fc8d 	bl	801090a <Osal_MemSet>
  int index_input = 0;
 800fff0:	2300      	movs	r3, #0
 800fff2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800fff6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800fffa:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fffe:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8010002:	7812      	ldrb	r2, [r2, #0]
 8010004:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010006:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801000a:	3301      	adds	r3, #1
 801000c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8010010:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010014:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8010018:	781b      	ldrb	r3, [r3, #0]
 801001a:	2b01      	cmp	r3, #1
 801001c:	d002      	beq.n	8010024 <aci_gatt_add_service+0xb4>
 801001e:	2b02      	cmp	r3, #2
 8010020:	d004      	beq.n	801002c <aci_gatt_add_service+0xbc>
 8010022:	e007      	b.n	8010034 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8010024:	2302      	movs	r3, #2
 8010026:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 801002a:	e005      	b.n	8010038 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 801002c:	2310      	movs	r3, #16
 801002e:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8010032:	e001      	b.n	8010038 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8010034:	2397      	movs	r3, #151	@ 0x97
 8010036:	e06c      	b.n	8010112 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8010038:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801003c:	1c58      	adds	r0, r3, #1
 801003e:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8010042:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010046:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 801004a:	6819      	ldr	r1, [r3, #0]
 801004c:	f000 fc4d 	bl	80108ea <Osal_MemCpy>
    index_input += size;
 8010050:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8010054:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8010058:	4413      	add	r3, r2
 801005a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 801005e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010062:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8010066:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 801006a:	7812      	ldrb	r2, [r2, #0]
 801006c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 801006e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010072:	3301      	adds	r3, #1
 8010074:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8010078:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801007c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8010080:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8010084:	7812      	ldrb	r2, [r2, #0]
 8010086:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8010088:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801008c:	3301      	adds	r3, #1
 801008e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010092:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010096:	2218      	movs	r2, #24
 8010098:	2100      	movs	r1, #0
 801009a:	4618      	mov	r0, r3
 801009c:	f000 fc35 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 80100a0:	233f      	movs	r3, #63	@ 0x3f
 80100a2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 80100a6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80100aa:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80100ae:	f107 0310 	add.w	r3, r7, #16
 80100b2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80100b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80100ba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80100be:	f107 030c 	add.w	r3, r7, #12
 80100c2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80100c6:	2303      	movs	r3, #3
 80100c8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80100cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80100d0:	2100      	movs	r1, #0
 80100d2:	4618      	mov	r0, r3
 80100d4:	f000 fea2 	bl	8010e1c <hci_send_req>
 80100d8:	4603      	mov	r3, r0
 80100da:	2b00      	cmp	r3, #0
 80100dc:	da01      	bge.n	80100e2 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 80100de:	23ff      	movs	r3, #255	@ 0xff
 80100e0:	e017      	b.n	8010112 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80100e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80100e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80100ea:	781b      	ldrb	r3, [r3, #0]
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d005      	beq.n	80100fc <aci_gatt_add_service+0x18c>
    return resp.Status;
 80100f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80100f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80100f8:	781b      	ldrb	r3, [r3, #0]
 80100fa:	e00a      	b.n	8010112 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 80100fc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010100:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010104:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010108:	b29a      	uxth	r2, r3
 801010a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 801010e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8010110:	2300      	movs	r3, #0
}
 8010112:	4618      	mov	r0, r3
 8010114:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8010118:	46bd      	mov	sp, r7
 801011a:	bd90      	pop	{r4, r7, pc}

0801011c <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 801011c:	b590      	push	{r4, r7, lr}
 801011e:	b0d1      	sub	sp, #324	@ 0x144
 8010120:	af00      	add	r7, sp, #0
 8010122:	4604      	mov	r4, r0
 8010124:	4608      	mov	r0, r1
 8010126:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 801012a:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 801012e:	600a      	str	r2, [r1, #0]
 8010130:	4619      	mov	r1, r3
 8010132:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010136:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801013a:	4622      	mov	r2, r4
 801013c:	801a      	strh	r2, [r3, #0]
 801013e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010142:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010146:	4602      	mov	r2, r0
 8010148:	701a      	strb	r2, [r3, #0]
 801014a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801014e:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8010152:	460a      	mov	r2, r1
 8010154:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8010156:	f107 0318 	add.w	r3, r7, #24
 801015a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 801015e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010162:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010166:	781b      	ldrb	r3, [r3, #0]
 8010168:	2b01      	cmp	r3, #1
 801016a:	d00a      	beq.n	8010182 <aci_gatt_add_char+0x66>
 801016c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010170:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010174:	781b      	ldrb	r3, [r3, #0]
 8010176:	2b02      	cmp	r3, #2
 8010178:	d101      	bne.n	801017e <aci_gatt_add_char+0x62>
 801017a:	2313      	movs	r3, #19
 801017c:	e002      	b.n	8010184 <aci_gatt_add_char+0x68>
 801017e:	2303      	movs	r3, #3
 8010180:	e000      	b.n	8010184 <aci_gatt_add_char+0x68>
 8010182:	2305      	movs	r3, #5
 8010184:	f107 0218 	add.w	r2, r7, #24
 8010188:	4413      	add	r3, r2
 801018a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 801018e:	f107 0314 	add.w	r3, r7, #20
 8010192:	2203      	movs	r2, #3
 8010194:	2100      	movs	r1, #0
 8010196:	4618      	mov	r0, r3
 8010198:	f000 fbb7 	bl	801090a <Osal_MemSet>
  int index_input = 0;
 801019c:	2300      	movs	r3, #0
 801019e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 80101a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80101a6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80101aa:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80101ae:	8812      	ldrh	r2, [r2, #0]
 80101b0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80101b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80101b6:	3302      	adds	r3, #2
 80101b8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 80101bc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80101c0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80101c4:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80101c8:	7812      	ldrb	r2, [r2, #0]
 80101ca:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80101cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80101d0:	3301      	adds	r3, #1
 80101d2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 80101d6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80101da:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80101de:	781b      	ldrb	r3, [r3, #0]
 80101e0:	2b01      	cmp	r3, #1
 80101e2:	d002      	beq.n	80101ea <aci_gatt_add_char+0xce>
 80101e4:	2b02      	cmp	r3, #2
 80101e6:	d004      	beq.n	80101f2 <aci_gatt_add_char+0xd6>
 80101e8:	e007      	b.n	80101fa <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 80101ea:	2302      	movs	r3, #2
 80101ec:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80101f0:	e005      	b.n	80101fe <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 80101f2:	2310      	movs	r3, #16
 80101f4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80101f8:	e001      	b.n	80101fe <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 80101fa:	2397      	movs	r3, #151	@ 0x97
 80101fc:	e091      	b.n	8010322 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80101fe:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8010202:	1cd8      	adds	r0, r3, #3
 8010204:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8010208:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801020c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8010210:	6819      	ldr	r1, [r3, #0]
 8010212:	f000 fb6a 	bl	80108ea <Osal_MemCpy>
    index_input += size;
 8010216:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 801021a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 801021e:	4413      	add	r3, r2
 8010220:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8010224:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010228:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 801022c:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8010230:	8812      	ldrh	r2, [r2, #0]
 8010232:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8010234:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010238:	3302      	adds	r3, #2
 801023a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 801023e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010242:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8010246:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8010248:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801024c:	3301      	adds	r3, #1
 801024e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8010252:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010256:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 801025a:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 801025c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010260:	3301      	adds	r3, #1
 8010262:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8010266:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801026a:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 801026e:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8010270:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010274:	3301      	adds	r3, #1
 8010276:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 801027a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801027e:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8010282:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8010284:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010288:	3301      	adds	r3, #1
 801028a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 801028e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010292:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8010296:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8010298:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801029c:	3301      	adds	r3, #1
 801029e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80102a2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80102a6:	2218      	movs	r2, #24
 80102a8:	2100      	movs	r1, #0
 80102aa:	4618      	mov	r0, r3
 80102ac:	f000 fb2d 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 80102b0:	233f      	movs	r3, #63	@ 0x3f
 80102b2:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 80102b6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80102ba:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 80102be:	f107 0318 	add.w	r3, r7, #24
 80102c2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 80102c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80102ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 80102ce:	f107 0314 	add.w	r3, r7, #20
 80102d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 80102d6:	2303      	movs	r3, #3
 80102d8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80102dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80102e0:	2100      	movs	r1, #0
 80102e2:	4618      	mov	r0, r3
 80102e4:	f000 fd9a 	bl	8010e1c <hci_send_req>
 80102e8:	4603      	mov	r3, r0
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	da01      	bge.n	80102f2 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 80102ee:	23ff      	movs	r3, #255	@ 0xff
 80102f0:	e017      	b.n	8010322 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 80102f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80102f6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80102fa:	781b      	ldrb	r3, [r3, #0]
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d005      	beq.n	801030c <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8010300:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010304:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010308:	781b      	ldrb	r3, [r3, #0]
 801030a:	e00a      	b.n	8010322 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 801030c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010310:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010314:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010318:	b29a      	uxth	r2, r3
 801031a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 801031e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8010320:	2300      	movs	r3, #0
}
 8010322:	4618      	mov	r0, r3
 8010324:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8010328:	46bd      	mov	sp, r7
 801032a:	bd90      	pop	{r4, r7, pc}

0801032c <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 801032c:	b5b0      	push	{r4, r5, r7, lr}
 801032e:	b0cc      	sub	sp, #304	@ 0x130
 8010330:	af00      	add	r7, sp, #0
 8010332:	4605      	mov	r5, r0
 8010334:	460c      	mov	r4, r1
 8010336:	4610      	mov	r0, r2
 8010338:	4619      	mov	r1, r3
 801033a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801033e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010342:	462a      	mov	r2, r5
 8010344:	801a      	strh	r2, [r3, #0]
 8010346:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801034a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801034e:	4622      	mov	r2, r4
 8010350:	801a      	strh	r2, [r3, #0]
 8010352:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010356:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 801035a:	4602      	mov	r2, r0
 801035c:	701a      	strb	r2, [r3, #0]
 801035e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010362:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010366:	460a      	mov	r2, r1
 8010368:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 801036a:	f107 0310 	add.w	r3, r7, #16
 801036e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010372:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010376:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801037a:	2200      	movs	r2, #0
 801037c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801037e:	2300      	movs	r3, #0
 8010380:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8010384:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010388:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801038c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010390:	8812      	ldrh	r2, [r2, #0]
 8010392:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010394:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010398:	3302      	adds	r3, #2
 801039a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 801039e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80103a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80103a6:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80103aa:	8812      	ldrh	r2, [r2, #0]
 80103ac:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80103ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80103b2:	3302      	adds	r3, #2
 80103b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 80103b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80103bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80103c0:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 80103c4:	7812      	ldrb	r2, [r2, #0]
 80103c6:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80103c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80103cc:	3301      	adds	r3, #1
 80103ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 80103d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80103d6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80103da:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 80103de:	7812      	ldrb	r2, [r2, #0]
 80103e0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80103e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80103e6:	3301      	adds	r3, #1
 80103e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 80103ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80103f0:	1d98      	adds	r0, r3, #6
 80103f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80103f6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80103fa:	781b      	ldrb	r3, [r3, #0]
 80103fc:	461a      	mov	r2, r3
 80103fe:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8010402:	f000 fa72 	bl	80108ea <Osal_MemCpy>
  index_input += Char_Value_Length;
 8010406:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801040a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 801040e:	781b      	ldrb	r3, [r3, #0]
 8010410:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8010414:	4413      	add	r3, r2
 8010416:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801041a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801041e:	2218      	movs	r2, #24
 8010420:	2100      	movs	r1, #0
 8010422:	4618      	mov	r0, r3
 8010424:	f000 fa71 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 8010428:	233f      	movs	r3, #63	@ 0x3f
 801042a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 801042e:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8010432:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010436:	f107 0310 	add.w	r3, r7, #16
 801043a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801043e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010442:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010446:	f107 030f 	add.w	r3, r7, #15
 801044a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801044e:	2301      	movs	r3, #1
 8010450:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010454:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010458:	2100      	movs	r1, #0
 801045a:	4618      	mov	r0, r3
 801045c:	f000 fcde 	bl	8010e1c <hci_send_req>
 8010460:	4603      	mov	r3, r0
 8010462:	2b00      	cmp	r3, #0
 8010464:	da01      	bge.n	801046a <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8010466:	23ff      	movs	r3, #255	@ 0xff
 8010468:	e004      	b.n	8010474 <aci_gatt_update_char_value+0x148>
  return status;
 801046a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801046e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010472:	781b      	ldrb	r3, [r3, #0]
}
 8010474:	4618      	mov	r0, r3
 8010476:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801047a:	46bd      	mov	sp, r7
 801047c:	bdb0      	pop	{r4, r5, r7, pc}

0801047e <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 801047e:	b580      	push	{r7, lr}
 8010480:	b0cc      	sub	sp, #304	@ 0x130
 8010482:	af00      	add	r7, sp, #0
 8010484:	4602      	mov	r2, r0
 8010486:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801048a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801048e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8010490:	f107 0310 	add.w	r3, r7, #16
 8010494:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010498:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801049c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80104a0:	2200      	movs	r2, #0
 80104a2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80104a4:	2300      	movs	r3, #0
 80104a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80104aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80104ae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80104b2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80104b6:	8812      	ldrh	r2, [r2, #0]
 80104b8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80104ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80104be:	3302      	adds	r3, #2
 80104c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80104c4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80104c8:	2218      	movs	r2, #24
 80104ca:	2100      	movs	r1, #0
 80104cc:	4618      	mov	r0, r3
 80104ce:	f000 fa1c 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 80104d2:	233f      	movs	r3, #63	@ 0x3f
 80104d4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 80104d8:	f240 1325 	movw	r3, #293	@ 0x125
 80104dc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80104e0:	f107 0310 	add.w	r3, r7, #16
 80104e4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80104e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80104ec:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80104f0:	f107 030f 	add.w	r3, r7, #15
 80104f4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80104f8:	2301      	movs	r3, #1
 80104fa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80104fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010502:	2100      	movs	r1, #0
 8010504:	4618      	mov	r0, r3
 8010506:	f000 fc89 	bl	8010e1c <hci_send_req>
 801050a:	4603      	mov	r3, r0
 801050c:	2b00      	cmp	r3, #0
 801050e:	da01      	bge.n	8010514 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8010510:	23ff      	movs	r3, #255	@ 0xff
 8010512:	e004      	b.n	801051e <aci_gatt_confirm_indication+0xa0>
  return status;
 8010514:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010518:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801051c:	781b      	ldrb	r3, [r3, #0]
}
 801051e:	4618      	mov	r0, r3
 8010520:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010524:	46bd      	mov	sp, r7
 8010526:	bd80      	pop	{r7, pc}

08010528 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b0cc      	sub	sp, #304	@ 0x130
 801052c:	af00      	add	r7, sp, #0
 801052e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010532:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010536:	601a      	str	r2, [r3, #0]
 8010538:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801053c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010540:	4602      	mov	r2, r0
 8010542:	701a      	strb	r2, [r3, #0]
 8010544:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010548:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801054c:	460a      	mov	r2, r1
 801054e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8010550:	f107 0310 	add.w	r3, r7, #16
 8010554:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010558:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801055c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010560:	2200      	movs	r2, #0
 8010562:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010564:	2300      	movs	r3, #0
 8010566:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 801056a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801056e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010572:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010576:	7812      	ldrb	r2, [r2, #0]
 8010578:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801057a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801057e:	3301      	adds	r3, #1
 8010580:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8010584:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010588:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801058c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010590:	7812      	ldrb	r2, [r2, #0]
 8010592:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010594:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010598:	3301      	adds	r3, #1
 801059a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 801059e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80105a2:	1c98      	adds	r0, r3, #2
 80105a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80105a8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80105ac:	781a      	ldrb	r2, [r3, #0]
 80105ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80105b2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80105b6:	6819      	ldr	r1, [r3, #0]
 80105b8:	f000 f997 	bl	80108ea <Osal_MemCpy>
  index_input += Length;
 80105bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80105c0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80105c4:	781b      	ldrb	r3, [r3, #0]
 80105c6:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80105ca:	4413      	add	r3, r2
 80105cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80105d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80105d4:	2218      	movs	r2, #24
 80105d6:	2100      	movs	r1, #0
 80105d8:	4618      	mov	r0, r3
 80105da:	f000 f996 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 80105de:	233f      	movs	r3, #63	@ 0x3f
 80105e0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 80105e4:	230c      	movs	r3, #12
 80105e6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80105ea:	f107 0310 	add.w	r3, r7, #16
 80105ee:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80105f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80105f6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80105fa:	f107 030f 	add.w	r3, r7, #15
 80105fe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010602:	2301      	movs	r3, #1
 8010604:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010608:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801060c:	2100      	movs	r1, #0
 801060e:	4618      	mov	r0, r3
 8010610:	f000 fc04 	bl	8010e1c <hci_send_req>
 8010614:	4603      	mov	r3, r0
 8010616:	2b00      	cmp	r3, #0
 8010618:	da01      	bge.n	801061e <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 801061a:	23ff      	movs	r3, #255	@ 0xff
 801061c:	e004      	b.n	8010628 <aci_hal_write_config_data+0x100>
  return status;
 801061e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010622:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010626:	781b      	ldrb	r3, [r3, #0]
}
 8010628:	4618      	mov	r0, r3
 801062a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801062e:	46bd      	mov	sp, r7
 8010630:	bd80      	pop	{r7, pc}

08010632 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8010632:	b580      	push	{r7, lr}
 8010634:	b0cc      	sub	sp, #304	@ 0x130
 8010636:	af00      	add	r7, sp, #0
 8010638:	4602      	mov	r2, r0
 801063a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801063e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010642:	701a      	strb	r2, [r3, #0]
 8010644:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010648:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801064c:	460a      	mov	r2, r1
 801064e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8010650:	f107 0310 	add.w	r3, r7, #16
 8010654:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010658:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801065c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010660:	2200      	movs	r2, #0
 8010662:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010664:	2300      	movs	r3, #0
 8010666:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 801066a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801066e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010672:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010676:	7812      	ldrb	r2, [r2, #0]
 8010678:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801067a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801067e:	3301      	adds	r3, #1
 8010680:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8010684:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010688:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801068c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010690:	7812      	ldrb	r2, [r2, #0]
 8010692:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010694:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010698:	3301      	adds	r3, #1
 801069a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801069e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80106a2:	2218      	movs	r2, #24
 80106a4:	2100      	movs	r1, #0
 80106a6:	4618      	mov	r0, r3
 80106a8:	f000 f92f 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 80106ac:	233f      	movs	r3, #63	@ 0x3f
 80106ae:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 80106b2:	230f      	movs	r3, #15
 80106b4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80106b8:	f107 0310 	add.w	r3, r7, #16
 80106bc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80106c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80106c4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80106c8:	f107 030f 	add.w	r3, r7, #15
 80106cc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80106d0:	2301      	movs	r3, #1
 80106d2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80106d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80106da:	2100      	movs	r1, #0
 80106dc:	4618      	mov	r0, r3
 80106de:	f000 fb9d 	bl	8010e1c <hci_send_req>
 80106e2:	4603      	mov	r3, r0
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	da01      	bge.n	80106ec <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 80106e8:	23ff      	movs	r3, #255	@ 0xff
 80106ea:	e004      	b.n	80106f6 <aci_hal_set_tx_power_level+0xc4>
  return status;
 80106ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80106f0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80106f4:	781b      	ldrb	r3, [r3, #0]
}
 80106f6:	4618      	mov	r0, r3
 80106f8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80106fc:	46bd      	mov	sp, r7
 80106fe:	bd80      	pop	{r7, pc}

08010700 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b0cc      	sub	sp, #304	@ 0x130
 8010704:	af00      	add	r7, sp, #0
 8010706:	4602      	mov	r2, r0
 8010708:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801070c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010710:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8010712:	f107 0310 	add.w	r3, r7, #16
 8010716:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801071a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801071e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010722:	2200      	movs	r2, #0
 8010724:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010726:	2300      	movs	r3, #0
 8010728:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 801072c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010730:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010734:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010738:	8812      	ldrh	r2, [r2, #0]
 801073a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801073c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010740:	3302      	adds	r3, #2
 8010742:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010746:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801074a:	2218      	movs	r2, #24
 801074c:	2100      	movs	r1, #0
 801074e:	4618      	mov	r0, r3
 8010750:	f000 f8db 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x3f;
 8010754:	233f      	movs	r3, #63	@ 0x3f
 8010756:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 801075a:	2318      	movs	r3, #24
 801075c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010760:	f107 0310 	add.w	r3, r7, #16
 8010764:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010768:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801076c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010770:	f107 030f 	add.w	r3, r7, #15
 8010774:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010778:	2301      	movs	r3, #1
 801077a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801077e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010782:	2100      	movs	r1, #0
 8010784:	4618      	mov	r0, r3
 8010786:	f000 fb49 	bl	8010e1c <hci_send_req>
 801078a:	4603      	mov	r3, r0
 801078c:	2b00      	cmp	r3, #0
 801078e:	da01      	bge.n	8010794 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8010790:	23ff      	movs	r3, #255	@ 0xff
 8010792:	e004      	b.n	801079e <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8010794:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010798:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801079c:	781b      	ldrb	r3, [r3, #0]
}
 801079e:	4618      	mov	r0, r3
 80107a0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80107a4:	46bd      	mov	sp, r7
 80107a6:	bd80      	pop	{r7, pc}

080107a8 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b088      	sub	sp, #32
 80107ac:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80107ae:	2300      	movs	r3, #0
 80107b0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80107b2:	f107 0308 	add.w	r3, r7, #8
 80107b6:	2218      	movs	r2, #24
 80107b8:	2100      	movs	r1, #0
 80107ba:	4618      	mov	r0, r3
 80107bc:	f000 f8a5 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x03;
 80107c0:	2303      	movs	r3, #3
 80107c2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 80107c4:	2303      	movs	r3, #3
 80107c6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80107c8:	1dfb      	adds	r3, r7, #7
 80107ca:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80107cc:	2301      	movs	r3, #1
 80107ce:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80107d0:	f107 0308 	add.w	r3, r7, #8
 80107d4:	2100      	movs	r1, #0
 80107d6:	4618      	mov	r0, r3
 80107d8:	f000 fb20 	bl	8010e1c <hci_send_req>
 80107dc:	4603      	mov	r3, r0
 80107de:	2b00      	cmp	r3, #0
 80107e0:	da01      	bge.n	80107e6 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 80107e2:	23ff      	movs	r3, #255	@ 0xff
 80107e4:	e000      	b.n	80107e8 <hci_reset+0x40>
  return status;
 80107e6:	79fb      	ldrb	r3, [r7, #7]
}
 80107e8:	4618      	mov	r0, r3
 80107ea:	3720      	adds	r7, #32
 80107ec:	46bd      	mov	sp, r7
 80107ee:	bd80      	pop	{r7, pc}

080107f0 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 80107f0:	b590      	push	{r4, r7, lr}
 80107f2:	b0cd      	sub	sp, #308	@ 0x134
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	4604      	mov	r4, r0
 80107f8:	4608      	mov	r0, r1
 80107fa:	4611      	mov	r1, r2
 80107fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010800:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010804:	4622      	mov	r2, r4
 8010806:	701a      	strb	r2, [r3, #0]
 8010808:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801080c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010810:	4602      	mov	r2, r0
 8010812:	701a      	strb	r2, [r3, #0]
 8010814:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010818:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 801081c:	460a      	mov	r2, r1
 801081e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8010820:	f107 0310 	add.w	r3, r7, #16
 8010824:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010828:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801082c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010830:	2200      	movs	r2, #0
 8010832:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010834:	2300      	movs	r3, #0
 8010836:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 801083a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801083e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010842:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010846:	7812      	ldrb	r2, [r2, #0]
 8010848:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801084a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801084e:	3301      	adds	r3, #1
 8010850:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8010854:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010858:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801085c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010860:	7812      	ldrb	r2, [r2, #0]
 8010862:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010864:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010868:	3301      	adds	r3, #1
 801086a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 801086e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010872:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010876:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801087a:	7812      	ldrb	r2, [r2, #0]
 801087c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 801087e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010882:	3301      	adds	r3, #1
 8010884:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010888:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801088c:	2218      	movs	r2, #24
 801088e:	2100      	movs	r1, #0
 8010890:	4618      	mov	r0, r3
 8010892:	f000 f83a 	bl	801090a <Osal_MemSet>
  rq.ogf = 0x08;
 8010896:	2308      	movs	r3, #8
 8010898:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 801089c:	2331      	movs	r3, #49	@ 0x31
 801089e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80108a2:	f107 0310 	add.w	r3, r7, #16
 80108a6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80108aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80108ae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80108b2:	f107 030f 	add.w	r3, r7, #15
 80108b6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80108ba:	2301      	movs	r3, #1
 80108bc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80108c0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80108c4:	2100      	movs	r1, #0
 80108c6:	4618      	mov	r0, r3
 80108c8:	f000 faa8 	bl	8010e1c <hci_send_req>
 80108cc:	4603      	mov	r3, r0
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	da01      	bge.n	80108d6 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 80108d2:	23ff      	movs	r3, #255	@ 0xff
 80108d4:	e004      	b.n	80108e0 <hci_le_set_default_phy+0xf0>
  return status;
 80108d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80108da:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80108de:	781b      	ldrb	r3, [r3, #0]
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80108e6:	46bd      	mov	sp, r7
 80108e8:	bd90      	pop	{r4, r7, pc}

080108ea <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 80108ea:	b580      	push	{r7, lr}
 80108ec:	b084      	sub	sp, #16
 80108ee:	af00      	add	r7, sp, #0
 80108f0:	60f8      	str	r0, [r7, #12]
 80108f2:	60b9      	str	r1, [r7, #8]
 80108f4:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 80108f6:	687a      	ldr	r2, [r7, #4]
 80108f8:	68b9      	ldr	r1, [r7, #8]
 80108fa:	68f8      	ldr	r0, [r7, #12]
 80108fc:	f003 fd55 	bl	80143aa <memcpy>
 8010900:	4603      	mov	r3, r0
}
 8010902:	4618      	mov	r0, r3
 8010904:	3710      	adds	r7, #16
 8010906:	46bd      	mov	sp, r7
 8010908:	bd80      	pop	{r7, pc}

0801090a <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 801090a:	b580      	push	{r7, lr}
 801090c:	b084      	sub	sp, #16
 801090e:	af00      	add	r7, sp, #0
 8010910:	60f8      	str	r0, [r7, #12]
 8010912:	60b9      	str	r1, [r7, #8]
 8010914:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8010916:	687a      	ldr	r2, [r7, #4]
 8010918:	68b9      	ldr	r1, [r7, #8]
 801091a:	68f8      	ldr	r0, [r7, #12]
 801091c:	f003 fcc5 	bl	80142aa <memset>
 8010920:	4603      	mov	r3, r0
}
 8010922:	4618      	mov	r0, r3
 8010924:	3710      	adds	r7, #16
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}

0801092a <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 801092a:	b480      	push	{r7}
 801092c:	af00      	add	r7, sp, #0
  return;
 801092e:	bf00      	nop
}
 8010930:	46bd      	mov	sp, r7
 8010932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010936:	4770      	bx	lr

08010938 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8010938:	b480      	push	{r7}
 801093a:	af00      	add	r7, sp, #0
  return;
 801093c:	bf00      	nop
}
 801093e:	46bd      	mov	sp, r7
 8010940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010944:	4770      	bx	lr

08010946 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8010946:	b480      	push	{r7}
 8010948:	af00      	add	r7, sp, #0
  return;
 801094a:	bf00      	nop
}
 801094c:	46bd      	mov	sp, r7
 801094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010952:	4770      	bx	lr

08010954 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8010954:	b480      	push	{r7}
 8010956:	af00      	add	r7, sp, #0
  return;
 8010958:	bf00      	nop
}
 801095a:	46bd      	mov	sp, r7
 801095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010960:	4770      	bx	lr

08010962 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8010962:	b480      	push	{r7}
 8010964:	af00      	add	r7, sp, #0
  return;
 8010966:	bf00      	nop
}
 8010968:	46bd      	mov	sp, r7
 801096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801096e:	4770      	bx	lr

08010970 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8010970:	b480      	push	{r7}
 8010972:	af00      	add	r7, sp, #0
  return;
 8010974:	bf00      	nop
}
 8010976:	46bd      	mov	sp, r7
 8010978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097c:	4770      	bx	lr

0801097e <HRS_Init>:
__WEAK void HRS_Init( void )
{
 801097e:	b480      	push	{r7}
 8010980:	af00      	add	r7, sp, #0
  return;
 8010982:	bf00      	nop
}
 8010984:	46bd      	mov	sp, r7
 8010986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098a:	4770      	bx	lr

0801098c <HTS_Init>:
__WEAK void HTS_Init( void )
{
 801098c:	b480      	push	{r7}
 801098e:	af00      	add	r7, sp, #0
  return;
 8010990:	bf00      	nop
}
 8010992:	46bd      	mov	sp, r7
 8010994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010998:	4770      	bx	lr

0801099a <IAS_Init>:
__WEAK void IAS_Init( void )
{
 801099a:	b480      	push	{r7}
 801099c:	af00      	add	r7, sp, #0
  return;
 801099e:	bf00      	nop
}
 80109a0:	46bd      	mov	sp, r7
 80109a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a6:	4770      	bx	lr

080109a8 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 80109a8:	b480      	push	{r7}
 80109aa:	af00      	add	r7, sp, #0
  return;
 80109ac:	bf00      	nop
}
 80109ae:	46bd      	mov	sp, r7
 80109b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b4:	4770      	bx	lr

080109b6 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 80109b6:	b480      	push	{r7}
 80109b8:	af00      	add	r7, sp, #0
  return;
 80109ba:	bf00      	nop
}
 80109bc:	46bd      	mov	sp, r7
 80109be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c2:	4770      	bx	lr

080109c4 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 80109c4:	b480      	push	{r7}
 80109c6:	af00      	add	r7, sp, #0
  return;
 80109c8:	bf00      	nop
}
 80109ca:	46bd      	mov	sp, r7
 80109cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d0:	4770      	bx	lr

080109d2 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 80109d2:	b480      	push	{r7}
 80109d4:	af00      	add	r7, sp, #0
  return;
 80109d6:	bf00      	nop
}
 80109d8:	46bd      	mov	sp, r7
 80109da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109de:	4770      	bx	lr

080109e0 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 80109e0:	b480      	push	{r7}
 80109e2:	af00      	add	r7, sp, #0
  return;
 80109e4:	bf00      	nop
}
 80109e6:	46bd      	mov	sp, r7
 80109e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ec:	4770      	bx	lr

080109ee <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 80109ee:	b480      	push	{r7}
 80109f0:	af00      	add	r7, sp, #0
  return;
 80109f2:	bf00      	nop
}
 80109f4:	46bd      	mov	sp, r7
 80109f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109fa:	4770      	bx	lr

080109fc <MESH_Init>:
__WEAK void MESH_Init( void )
{
 80109fc:	b480      	push	{r7}
 80109fe:	af00      	add	r7, sp, #0
  return;
 8010a00:	bf00      	nop
}
 8010a02:	46bd      	mov	sp, r7
 8010a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a08:	4770      	bx	lr

08010a0a <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8010a0a:	b480      	push	{r7}
 8010a0c:	af00      	add	r7, sp, #0
  return;
 8010a0e:	bf00      	nop
}
 8010a10:	46bd      	mov	sp, r7
 8010a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a16:	4770      	bx	lr

08010a18 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8010a1c:	4b04      	ldr	r3, [pc, #16]	@ (8010a30 <SVCCTL_Init+0x18>)
 8010a1e:	2200      	movs	r2, #0
 8010a20:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8010a22:	4b04      	ldr	r3, [pc, #16]	@ (8010a34 <SVCCTL_Init+0x1c>)
 8010a24:	2200      	movs	r2, #0
 8010a26:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8010a28:	f000 f806 	bl	8010a38 <SVCCTL_SvcInit>

  return;
 8010a2c:	bf00      	nop
}
 8010a2e:	bd80      	pop	{r7, pc}
 8010a30:	200002f4 	.word	0x200002f4
 8010a34:	20000314 	.word	0x20000314

08010a38 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	af00      	add	r7, sp, #0
  BAS_Init();
 8010a3c:	f7ff ff75 	bl	801092a <BAS_Init>

  BLS_Init();
 8010a40:	f7ff ff7a 	bl	8010938 <BLS_Init>

  CRS_STM_Init();
 8010a44:	f7ff ff7f 	bl	8010946 <CRS_STM_Init>

  DIS_Init();
 8010a48:	f7ff ff84 	bl	8010954 <DIS_Init>

  EDS_STM_Init();
 8010a4c:	f7ff ff89 	bl	8010962 <EDS_STM_Init>

  HIDS_Init();
 8010a50:	f7ff ff8e 	bl	8010970 <HIDS_Init>

  HRS_Init();
 8010a54:	f7ff ff93 	bl	801097e <HRS_Init>

  HTS_Init();
 8010a58:	f7ff ff98 	bl	801098c <HTS_Init>

  IAS_Init();
 8010a5c:	f7ff ff9d 	bl	801099a <IAS_Init>

  LLS_Init();
 8010a60:	f7ff ffa2 	bl	80109a8 <LLS_Init>

  TPS_Init();
 8010a64:	f7ff ffa7 	bl	80109b6 <TPS_Init>

  MOTENV_STM_Init();
 8010a68:	f7ff ffac 	bl	80109c4 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8010a6c:	f7ff ffb1 	bl	80109d2 <P2PS_STM_Init>

  ZDD_STM_Init();
 8010a70:	f7ff ffb6 	bl	80109e0 <ZDD_STM_Init>

  OTAS_STM_Init();
 8010a74:	f7ff ffbb 	bl	80109ee <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8010a78:	f7ff ffc7 	bl	8010a0a <BVOPUS_STM_Init>

  MESH_Init();
 8010a7c:	f7ff ffbe 	bl	80109fc <MESH_Init>

  SVCCTL_InitCustomSvc();
 8010a80:	f001 fb6c 	bl	801215c <SVCCTL_InitCustomSvc>
  
  return;
 8010a84:	bf00      	nop
}
 8010a86:	bd80      	pop	{r7, pc}

08010a88 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8010a88:	b480      	push	{r7}
 8010a8a:	b083      	sub	sp, #12
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8010a90:	4b09      	ldr	r3, [pc, #36]	@ (8010ab8 <SVCCTL_RegisterSvcHandler+0x30>)
 8010a92:	7f1b      	ldrb	r3, [r3, #28]
 8010a94:	4619      	mov	r1, r3
 8010a96:	4a08      	ldr	r2, [pc, #32]	@ (8010ab8 <SVCCTL_RegisterSvcHandler+0x30>)
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8010a9e:	4b06      	ldr	r3, [pc, #24]	@ (8010ab8 <SVCCTL_RegisterSvcHandler+0x30>)
 8010aa0:	7f1b      	ldrb	r3, [r3, #28]
 8010aa2:	3301      	adds	r3, #1
 8010aa4:	b2da      	uxtb	r2, r3
 8010aa6:	4b04      	ldr	r3, [pc, #16]	@ (8010ab8 <SVCCTL_RegisterSvcHandler+0x30>)
 8010aa8:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8010aaa:	bf00      	nop
}
 8010aac:	370c      	adds	r7, #12
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab4:	4770      	bx	lr
 8010ab6:	bf00      	nop
 8010ab8:	200002f4 	.word	0x200002f4

08010abc <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8010abc:	b580      	push	{r7, lr}
 8010abe:	b086      	sub	sp, #24
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	3301      	adds	r3, #1
 8010ac8:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8010aca:	2300      	movs	r3, #0
 8010acc:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8010ace:	693b      	ldr	r3, [r7, #16]
 8010ad0:	781b      	ldrb	r3, [r3, #0]
 8010ad2:	2bff      	cmp	r3, #255	@ 0xff
 8010ad4:	d125      	bne.n	8010b22 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8010ad6:	693b      	ldr	r3, [r7, #16]
 8010ad8:	3302      	adds	r3, #2
 8010ada:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	881b      	ldrh	r3, [r3, #0]
 8010ae0:	b29b      	uxth	r3, r3
 8010ae2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010ae6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010aea:	d118      	bne.n	8010b1e <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8010aec:	2300      	movs	r3, #0
 8010aee:	757b      	strb	r3, [r7, #21]
 8010af0:	e00d      	b.n	8010b0e <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8010af2:	7d7b      	ldrb	r3, [r7, #21]
 8010af4:	4a1a      	ldr	r2, [pc, #104]	@ (8010b60 <SVCCTL_UserEvtRx+0xa4>)
 8010af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010afa:	6878      	ldr	r0, [r7, #4]
 8010afc:	4798      	blx	r3
 8010afe:	4603      	mov	r3, r0
 8010b00:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8010b02:	7dfb      	ldrb	r3, [r7, #23]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d108      	bne.n	8010b1a <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8010b08:	7d7b      	ldrb	r3, [r7, #21]
 8010b0a:	3301      	adds	r3, #1
 8010b0c:	757b      	strb	r3, [r7, #21]
 8010b0e:	4b14      	ldr	r3, [pc, #80]	@ (8010b60 <SVCCTL_UserEvtRx+0xa4>)
 8010b10:	7f1b      	ldrb	r3, [r3, #28]
 8010b12:	7d7a      	ldrb	r2, [r7, #21]
 8010b14:	429a      	cmp	r2, r3
 8010b16:	d3ec      	bcc.n	8010af2 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8010b18:	e002      	b.n	8010b20 <SVCCTL_UserEvtRx+0x64>
              break;
 8010b1a:	bf00      	nop
          break;
 8010b1c:	e000      	b.n	8010b20 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8010b1e:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8010b20:	e000      	b.n	8010b24 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8010b22:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8010b24:	7dfb      	ldrb	r3, [r7, #23]
 8010b26:	2b02      	cmp	r3, #2
 8010b28:	d00f      	beq.n	8010b4a <SVCCTL_UserEvtRx+0x8e>
 8010b2a:	2b02      	cmp	r3, #2
 8010b2c:	dc10      	bgt.n	8010b50 <SVCCTL_UserEvtRx+0x94>
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d002      	beq.n	8010b38 <SVCCTL_UserEvtRx+0x7c>
 8010b32:	2b01      	cmp	r3, #1
 8010b34:	d006      	beq.n	8010b44 <SVCCTL_UserEvtRx+0x88>
 8010b36:	e00b      	b.n	8010b50 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8010b38:	6878      	ldr	r0, [r7, #4]
 8010b3a:	f000 ffef 	bl	8011b1c <SVCCTL_App_Notification>
 8010b3e:	4603      	mov	r3, r0
 8010b40:	75bb      	strb	r3, [r7, #22]
      break;
 8010b42:	e008      	b.n	8010b56 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8010b44:	2301      	movs	r3, #1
 8010b46:	75bb      	strb	r3, [r7, #22]
      break;
 8010b48:	e005      	b.n	8010b56 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	75bb      	strb	r3, [r7, #22]
      break;
 8010b4e:	e002      	b.n	8010b56 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8010b50:	2301      	movs	r3, #1
 8010b52:	75bb      	strb	r3, [r7, #22]
      break;
 8010b54:	bf00      	nop
  }

  return (return_status);
 8010b56:	7dbb      	ldrb	r3, [r7, #22]
}
 8010b58:	4618      	mov	r0, r3
 8010b5a:	3718      	adds	r7, #24
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	bd80      	pop	{r7, pc}
 8010b60:	200002f4 	.word	0x200002f4

08010b64 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b088      	sub	sp, #32
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8010b6c:	f107 030c 	add.w	r3, r7, #12
 8010b70:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8010b78:	69fb      	ldr	r3, [r7, #28]
 8010b7a:	212f      	movs	r1, #47	@ 0x2f
 8010b7c:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8010b80:	f000 fae8 	bl	8011154 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8010b84:	69fb      	ldr	r3, [r7, #28]
 8010b86:	330b      	adds	r3, #11
 8010b88:	78db      	ldrb	r3, [r3, #3]
}
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	3720      	adds	r7, #32
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	bd80      	pop	{r7, pc}

08010b92 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8010b92:	b580      	push	{r7, lr}
 8010b94:	b088      	sub	sp, #32
 8010b96:	af00      	add	r7, sp, #0
 8010b98:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8010b9a:	f107 030c 	add.w	r3, r7, #12
 8010b9e:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8010ba6:	69fb      	ldr	r3, [r7, #28]
 8010ba8:	210f      	movs	r1, #15
 8010baa:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8010bae:	f000 fad1 	bl	8011154 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8010bb2:	69fb      	ldr	r3, [r7, #28]
 8010bb4:	330b      	adds	r3, #11
 8010bb6:	78db      	ldrb	r3, [r3, #3]
}
 8010bb8:	4618      	mov	r0, r3
 8010bba:	3720      	adds	r7, #32
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}

08010bc0 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b088      	sub	sp, #32
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8010bc8:	f107 030c 	add.w	r3, r7, #12
 8010bcc:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8010bce:	69fb      	ldr	r3, [r7, #28]
 8010bd0:	687a      	ldr	r2, [r7, #4]
 8010bd2:	2110      	movs	r1, #16
 8010bd4:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8010bd8:	f000 fabc 	bl	8011154 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8010bdc:	69fb      	ldr	r3, [r7, #28]
 8010bde:	330b      	adds	r3, #11
 8010be0:	78db      	ldrb	r3, [r3, #3]
}
 8010be2:	4618      	mov	r0, r3
 8010be4:	3720      	adds	r7, #32
 8010be6:	46bd      	mov	sp, r7
 8010be8:	bd80      	pop	{r7, pc}
	...

08010bec <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8010bec:	b480      	push	{r7}
 8010bee:	b08b      	sub	sp, #44	@ 0x2c
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8010bfc:	2300      	movs	r3, #0
 8010bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8010c00:	2300      	movs	r3, #0
 8010c02:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8010c04:	2300      	movs	r3, #0
 8010c06:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8010c08:	2300      	movs	r3, #0
 8010c0a:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8010c10:	2300      	movs	r3, #0
 8010c12:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8010c14:	4b4a      	ldr	r3, [pc, #296]	@ (8010d40 <SHCI_GetWirelessFwInfo+0x154>)
 8010c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c18:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010c1c:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8010c1e:	693b      	ldr	r3, [r7, #16]
 8010c20:	009b      	lsls	r3, r3, #2
 8010c22:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8010c26:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8010c2e:	68bb      	ldr	r3, [r7, #8]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	4a44      	ldr	r2, [pc, #272]	@ (8010d44 <SHCI_GetWirelessFwInfo+0x158>)
 8010c34:	4293      	cmp	r3, r2
 8010c36:	d10f      	bne.n	8010c58 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8010c38:	68bb      	ldr	r3, [r7, #8]
 8010c3a:	695b      	ldr	r3, [r3, #20]
 8010c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8010c3e:	68bb      	ldr	r3, [r7, #8]
 8010c40:	699b      	ldr	r3, [r3, #24]
 8010c42:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8010c44:	68bb      	ldr	r3, [r7, #8]
 8010c46:	69db      	ldr	r3, [r3, #28]
 8010c48:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8010c4a:	68bb      	ldr	r3, [r7, #8]
 8010c4c:	68db      	ldr	r3, [r3, #12]
 8010c4e:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8010c50:	68bb      	ldr	r3, [r7, #8]
 8010c52:	691b      	ldr	r3, [r3, #16]
 8010c54:	617b      	str	r3, [r7, #20]
 8010c56:	e01a      	b.n	8010c8e <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8010c58:	693b      	ldr	r3, [r7, #16]
 8010c5a:	009b      	lsls	r3, r3, #2
 8010c5c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8010c60:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8010c64:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	691b      	ldr	r3, [r3, #16]
 8010c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	695b      	ldr	r3, [r3, #20]
 8010c74:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	699b      	ldr	r3, [r3, #24]
 8010c7c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	685b      	ldr	r3, [r3, #4]
 8010c84:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	689b      	ldr	r3, [r3, #8]
 8010c8c:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8010c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c90:	0e1b      	lsrs	r3, r3, #24
 8010c92:	b2da      	uxtb	r2, r3
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8010c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c9a:	0c1b      	lsrs	r3, r3, #16
 8010c9c:	b2da      	uxtb	r2, r3
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8010ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ca4:	0a1b      	lsrs	r3, r3, #8
 8010ca6:	b2da      	uxtb	r2, r3
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8010cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cae:	091b      	lsrs	r3, r3, #4
 8010cb0:	b2db      	uxtb	r3, r3
 8010cb2:	f003 030f 	and.w	r3, r3, #15
 8010cb6:	b2da      	uxtb	r2, r3
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8010cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cbe:	b2db      	uxtb	r3, r3
 8010cc0:	f003 030f 	and.w	r3, r3, #15
 8010cc4:	b2da      	uxtb	r2, r3
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8010cca:	6a3b      	ldr	r3, [r7, #32]
 8010ccc:	0e1b      	lsrs	r3, r3, #24
 8010cce:	b2da      	uxtb	r2, r3
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8010cd4:	6a3b      	ldr	r3, [r7, #32]
 8010cd6:	0c1b      	lsrs	r3, r3, #16
 8010cd8:	b2da      	uxtb	r2, r3
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8010cde:	6a3b      	ldr	r3, [r7, #32]
 8010ce0:	0a1b      	lsrs	r3, r3, #8
 8010ce2:	b2da      	uxtb	r2, r3
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8010ce8:	6a3b      	ldr	r3, [r7, #32]
 8010cea:	b2da      	uxtb	r2, r3
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8010cf0:	69fb      	ldr	r3, [r7, #28]
 8010cf2:	b2da      	uxtb	r2, r3
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8010cf8:	69bb      	ldr	r3, [r7, #24]
 8010cfa:	0e1b      	lsrs	r3, r3, #24
 8010cfc:	b2da      	uxtb	r2, r3
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8010d02:	69bb      	ldr	r3, [r7, #24]
 8010d04:	0c1b      	lsrs	r3, r3, #16
 8010d06:	b2da      	uxtb	r2, r3
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8010d0c:	69bb      	ldr	r3, [r7, #24]
 8010d0e:	0a1b      	lsrs	r3, r3, #8
 8010d10:	b2da      	uxtb	r2, r3
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8010d16:	697b      	ldr	r3, [r7, #20]
 8010d18:	0e1b      	lsrs	r3, r3, #24
 8010d1a:	b2da      	uxtb	r2, r3
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8010d20:	697b      	ldr	r3, [r7, #20]
 8010d22:	0c1b      	lsrs	r3, r3, #16
 8010d24:	b2da      	uxtb	r2, r3
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8010d2a:	697b      	ldr	r3, [r7, #20]
 8010d2c:	b2da      	uxtb	r2, r3
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8010d32:	2300      	movs	r3, #0
}
 8010d34:	4618      	mov	r0, r3
 8010d36:	372c      	adds	r7, #44	@ 0x2c
 8010d38:	46bd      	mov	sp, r7
 8010d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d3e:	4770      	bx	lr
 8010d40:	58004000 	.word	0x58004000
 8010d44:	a94656b9 	.word	0xa94656b9

08010d48 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b082      	sub	sp, #8
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	6078      	str	r0, [r7, #4]
 8010d50:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8010d52:	683b      	ldr	r3, [r7, #0]
 8010d54:	685b      	ldr	r3, [r3, #4]
 8010d56:	4a08      	ldr	r2, [pc, #32]	@ (8010d78 <hci_init+0x30>)
 8010d58:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8010d5a:	4a08      	ldr	r2, [pc, #32]	@ (8010d7c <hci_init+0x34>)
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8010d60:	4806      	ldr	r0, [pc, #24]	@ (8010d7c <hci_init+0x34>)
 8010d62:	f000 f979 	bl	8011058 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8010d66:	683b      	ldr	r3, [r7, #0]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	f000 f8da 	bl	8010f24 <TlInit>

  return;
 8010d70:	bf00      	nop
}
 8010d72:	3708      	adds	r7, #8
 8010d74:	46bd      	mov	sp, r7
 8010d76:	bd80      	pop	{r7, pc}
 8010d78:	2000067c 	.word	0x2000067c
 8010d7c:	20000654 	.word	0x20000654

08010d80 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b084      	sub	sp, #16
 8010d84:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8010d86:	4822      	ldr	r0, [pc, #136]	@ (8010e10 <hci_user_evt_proc+0x90>)
 8010d88:	f000 fd3e 	bl	8011808 <LST_is_empty>
 8010d8c:	4603      	mov	r3, r0
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d12b      	bne.n	8010dea <hci_user_evt_proc+0x6a>
 8010d92:	4b20      	ldr	r3, [pc, #128]	@ (8010e14 <hci_user_evt_proc+0x94>)
 8010d94:	781b      	ldrb	r3, [r3, #0]
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d027      	beq.n	8010dea <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8010d9a:	f107 030c 	add.w	r3, r7, #12
 8010d9e:	4619      	mov	r1, r3
 8010da0:	481b      	ldr	r0, [pc, #108]	@ (8010e10 <hci_user_evt_proc+0x90>)
 8010da2:	f000 fdc0 	bl	8011926 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8010da6:	4b1c      	ldr	r3, [pc, #112]	@ (8010e18 <hci_user_evt_proc+0x98>)
 8010da8:	69db      	ldr	r3, [r3, #28]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d00c      	beq.n	8010dc8 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8010db2:	2301      	movs	r3, #1
 8010db4:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8010db6:	4b18      	ldr	r3, [pc, #96]	@ (8010e18 <hci_user_evt_proc+0x98>)
 8010db8:	69db      	ldr	r3, [r3, #28]
 8010dba:	1d3a      	adds	r2, r7, #4
 8010dbc:	4610      	mov	r0, r2
 8010dbe:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8010dc0:	793a      	ldrb	r2, [r7, #4]
 8010dc2:	4b14      	ldr	r3, [pc, #80]	@ (8010e14 <hci_user_evt_proc+0x94>)
 8010dc4:	701a      	strb	r2, [r3, #0]
 8010dc6:	e002      	b.n	8010dce <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8010dc8:	4b12      	ldr	r3, [pc, #72]	@ (8010e14 <hci_user_evt_proc+0x94>)
 8010dca:	2201      	movs	r2, #1
 8010dcc:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8010dce:	4b11      	ldr	r3, [pc, #68]	@ (8010e14 <hci_user_evt_proc+0x94>)
 8010dd0:	781b      	ldrb	r3, [r3, #0]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d004      	beq.n	8010de0 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	4618      	mov	r0, r3
 8010dda:	f000 fc11 	bl	8011600 <TL_MM_EvtDone>
 8010dde:	e004      	b.n	8010dea <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	4619      	mov	r1, r3
 8010de4:	480a      	ldr	r0, [pc, #40]	@ (8010e10 <hci_user_evt_proc+0x90>)
 8010de6:	f000 fd31 	bl	801184c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8010dea:	4809      	ldr	r0, [pc, #36]	@ (8010e10 <hci_user_evt_proc+0x90>)
 8010dec:	f000 fd0c 	bl	8011808 <LST_is_empty>
 8010df0:	4603      	mov	r3, r0
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d107      	bne.n	8010e06 <hci_user_evt_proc+0x86>
 8010df6:	4b07      	ldr	r3, [pc, #28]	@ (8010e14 <hci_user_evt_proc+0x94>)
 8010df8:	781b      	ldrb	r3, [r3, #0]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d003      	beq.n	8010e06 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8010dfe:	4804      	ldr	r0, [pc, #16]	@ (8010e10 <hci_user_evt_proc+0x90>)
 8010e00:	f001 f8c0 	bl	8011f84 <hci_notify_asynch_evt>
  }


  return;
 8010e04:	bf00      	nop
 8010e06:	bf00      	nop
}
 8010e08:	3710      	adds	r7, #16
 8010e0a:	46bd      	mov	sp, r7
 8010e0c:	bd80      	pop	{r7, pc}
 8010e0e:	bf00      	nop
 8010e10:	2000031c 	.word	0x2000031c
 8010e14:	20000328 	.word	0x20000328
 8010e18:	20000654 	.word	0x20000654

08010e1c <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b088      	sub	sp, #32
 8010e20:	af00      	add	r7, sp, #0
 8010e22:	6078      	str	r0, [r7, #4]
 8010e24:	460b      	mov	r3, r1
 8010e26:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8010e28:	2000      	movs	r0, #0
 8010e2a:	f000 f8d1 	bl	8010fd0 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8010e2e:	2300      	movs	r3, #0
 8010e30:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	885b      	ldrh	r3, [r3, #2]
 8010e36:	b21b      	sxth	r3, r3
 8010e38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010e3c:	b21a      	sxth	r2, r3
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	881b      	ldrh	r3, [r3, #0]
 8010e42:	b21b      	sxth	r3, r3
 8010e44:	029b      	lsls	r3, r3, #10
 8010e46:	b21b      	sxth	r3, r3
 8010e48:	4313      	orrs	r3, r2
 8010e4a:	b21b      	sxth	r3, r3
 8010e4c:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8010e4e:	4b33      	ldr	r3, [pc, #204]	@ (8010f1c <hci_send_req+0x100>)
 8010e50:	2201      	movs	r2, #1
 8010e52:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	68db      	ldr	r3, [r3, #12]
 8010e58:	b2d9      	uxtb	r1, r3
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	689a      	ldr	r2, [r3, #8]
 8010e5e:	8bbb      	ldrh	r3, [r7, #28]
 8010e60:	4618      	mov	r0, r3
 8010e62:	f000 f88f 	bl	8010f84 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8010e66:	e04e      	b.n	8010f06 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8010e68:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8010e6c:	f001 f8a1 	bl	8011fb2 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8010e70:	e043      	b.n	8010efa <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8010e72:	f107 030c 	add.w	r3, r7, #12
 8010e76:	4619      	mov	r1, r3
 8010e78:	4829      	ldr	r0, [pc, #164]	@ (8010f20 <hci_send_req+0x104>)
 8010e7a:	f000 fd54 	bl	8011926 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	7a5b      	ldrb	r3, [r3, #9]
 8010e82:	2b0f      	cmp	r3, #15
 8010e84:	d114      	bne.n	8010eb0 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	330b      	adds	r3, #11
 8010e8a:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8010e8c:	693b      	ldr	r3, [r7, #16]
 8010e8e:	885b      	ldrh	r3, [r3, #2]
 8010e90:	b29b      	uxth	r3, r3
 8010e92:	8bba      	ldrh	r2, [r7, #28]
 8010e94:	429a      	cmp	r2, r3
 8010e96:	d104      	bne.n	8010ea2 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	691b      	ldr	r3, [r3, #16]
 8010e9c:	693a      	ldr	r2, [r7, #16]
 8010e9e:	7812      	ldrb	r2, [r2, #0]
 8010ea0:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8010ea2:	693b      	ldr	r3, [r7, #16]
 8010ea4:	785b      	ldrb	r3, [r3, #1]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d027      	beq.n	8010efa <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8010eaa:	2301      	movs	r3, #1
 8010eac:	77fb      	strb	r3, [r7, #31]
 8010eae:	e024      	b.n	8010efa <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	330b      	adds	r3, #11
 8010eb4:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8010eb6:	69bb      	ldr	r3, [r7, #24]
 8010eb8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010ebc:	b29b      	uxth	r3, r3
 8010ebe:	8bba      	ldrh	r2, [r7, #28]
 8010ec0:	429a      	cmp	r2, r3
 8010ec2:	d114      	bne.n	8010eee <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	7a9b      	ldrb	r3, [r3, #10]
 8010ec8:	3b03      	subs	r3, #3
 8010eca:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	695a      	ldr	r2, [r3, #20]
 8010ed0:	7dfb      	ldrb	r3, [r7, #23]
 8010ed2:	429a      	cmp	r2, r3
 8010ed4:	bfa8      	it	ge
 8010ed6:	461a      	movge	r2, r3
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	6918      	ldr	r0, [r3, #16]
 8010ee0:	69bb      	ldr	r3, [r7, #24]
 8010ee2:	1cd9      	adds	r1, r3, #3
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	695b      	ldr	r3, [r3, #20]
 8010ee8:	461a      	mov	r2, r3
 8010eea:	f003 fa5e 	bl	80143aa <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8010eee:	69bb      	ldr	r3, [r7, #24]
 8010ef0:	781b      	ldrb	r3, [r3, #0]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d001      	beq.n	8010efa <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8010ef6:	2301      	movs	r3, #1
 8010ef8:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8010efa:	4809      	ldr	r0, [pc, #36]	@ (8010f20 <hci_send_req+0x104>)
 8010efc:	f000 fc84 	bl	8011808 <LST_is_empty>
 8010f00:	4603      	mov	r3, r0
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d0b5      	beq.n	8010e72 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8010f06:	7ffb      	ldrb	r3, [r7, #31]
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d0ad      	beq.n	8010e68 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8010f0c:	2001      	movs	r0, #1
 8010f0e:	f000 f85f 	bl	8010fd0 <NotifyCmdStatus>

  return 0;
 8010f12:	2300      	movs	r3, #0
}
 8010f14:	4618      	mov	r0, r3
 8010f16:	3720      	adds	r7, #32
 8010f18:	46bd      	mov	sp, r7
 8010f1a:	bd80      	pop	{r7, pc}
 8010f1c:	20000680 	.word	0x20000680
 8010f20:	20000674 	.word	0x20000674

08010f24 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8010f24:	b580      	push	{r7, lr}
 8010f26:	b086      	sub	sp, #24
 8010f28:	af00      	add	r7, sp, #0
 8010f2a:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8010f2c:	480f      	ldr	r0, [pc, #60]	@ (8010f6c <TlInit+0x48>)
 8010f2e:	f000 fc5b 	bl	80117e8 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8010f32:	4a0f      	ldr	r2, [pc, #60]	@ (8010f70 <TlInit+0x4c>)
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8010f38:	480e      	ldr	r0, [pc, #56]	@ (8010f74 <TlInit+0x50>)
 8010f3a:	f000 fc55 	bl	80117e8 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8010f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8010f78 <TlInit+0x54>)
 8010f40:	2201      	movs	r2, #1
 8010f42:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8010f44:	4b0d      	ldr	r3, [pc, #52]	@ (8010f7c <TlInit+0x58>)
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d00a      	beq.n	8010f62 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8010f50:	4b0b      	ldr	r3, [pc, #44]	@ (8010f80 <TlInit+0x5c>)
 8010f52:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8010f54:	4b09      	ldr	r3, [pc, #36]	@ (8010f7c <TlInit+0x58>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	f107 0208 	add.w	r2, r7, #8
 8010f5c:	4610      	mov	r0, r2
 8010f5e:	4798      	blx	r3
  }

  return;
 8010f60:	bf00      	nop
 8010f62:	bf00      	nop
}
 8010f64:	3718      	adds	r7, #24
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	20000674 	.word	0x20000674
 8010f70:	20000324 	.word	0x20000324
 8010f74:	2000031c 	.word	0x2000031c
 8010f78:	20000328 	.word	0x20000328
 8010f7c:	20000654 	.word	0x20000654
 8010f80:	08011011 	.word	0x08011011

08010f84 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b082      	sub	sp, #8
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	4603      	mov	r3, r0
 8010f8c:	603a      	str	r2, [r7, #0]
 8010f8e:	80fb      	strh	r3, [r7, #6]
 8010f90:	460b      	mov	r3, r1
 8010f92:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8010f94:	4b0c      	ldr	r3, [pc, #48]	@ (8010fc8 <SendCmd+0x44>)
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	88fa      	ldrh	r2, [r7, #6]
 8010f9a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8010f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8010fc8 <SendCmd+0x44>)
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	797a      	ldrb	r2, [r7, #5]
 8010fa4:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8010fa6:	4b08      	ldr	r3, [pc, #32]	@ (8010fc8 <SendCmd+0x44>)
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	330c      	adds	r3, #12
 8010fac:	797a      	ldrb	r2, [r7, #5]
 8010fae:	6839      	ldr	r1, [r7, #0]
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	f003 f9fa 	bl	80143aa <memcpy>

  hciContext.io.Send(0,0);
 8010fb6:	4b05      	ldr	r3, [pc, #20]	@ (8010fcc <SendCmd+0x48>)
 8010fb8:	691b      	ldr	r3, [r3, #16]
 8010fba:	2100      	movs	r1, #0
 8010fbc:	2000      	movs	r0, #0
 8010fbe:	4798      	blx	r3

  return;
 8010fc0:	bf00      	nop
}
 8010fc2:	3708      	adds	r7, #8
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	bd80      	pop	{r7, pc}
 8010fc8:	20000324 	.word	0x20000324
 8010fcc:	20000654 	.word	0x20000654

08010fd0 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8010fd0:	b580      	push	{r7, lr}
 8010fd2:	b082      	sub	sp, #8
 8010fd4:	af00      	add	r7, sp, #0
 8010fd6:	4603      	mov	r3, r0
 8010fd8:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8010fda:	79fb      	ldrb	r3, [r7, #7]
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d108      	bne.n	8010ff2 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8010fe0:	4b0a      	ldr	r3, [pc, #40]	@ (801100c <NotifyCmdStatus+0x3c>)
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d00d      	beq.n	8011004 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8010fe8:	4b08      	ldr	r3, [pc, #32]	@ (801100c <NotifyCmdStatus+0x3c>)
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	2000      	movs	r0, #0
 8010fee:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8010ff0:	e008      	b.n	8011004 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8010ff2:	4b06      	ldr	r3, [pc, #24]	@ (801100c <NotifyCmdStatus+0x3c>)
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d004      	beq.n	8011004 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8010ffa:	4b04      	ldr	r3, [pc, #16]	@ (801100c <NotifyCmdStatus+0x3c>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	2001      	movs	r0, #1
 8011000:	4798      	blx	r3
  return;
 8011002:	bf00      	nop
 8011004:	bf00      	nop
}
 8011006:	3708      	adds	r7, #8
 8011008:	46bd      	mov	sp, r7
 801100a:	bd80      	pop	{r7, pc}
 801100c:	2000067c 	.word	0x2000067c

08011010 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8011010:	b580      	push	{r7, lr}
 8011012:	b082      	sub	sp, #8
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	7a5b      	ldrb	r3, [r3, #9]
 801101c:	2b0f      	cmp	r3, #15
 801101e:	d003      	beq.n	8011028 <TlEvtReceived+0x18>
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	7a5b      	ldrb	r3, [r3, #9]
 8011024:	2b0e      	cmp	r3, #14
 8011026:	d107      	bne.n	8011038 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8011028:	6879      	ldr	r1, [r7, #4]
 801102a:	4809      	ldr	r0, [pc, #36]	@ (8011050 <TlEvtReceived+0x40>)
 801102c:	f000 fc34 	bl	8011898 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8011030:	2000      	movs	r0, #0
 8011032:	f000 ffb3 	bl	8011f9c <hci_cmd_resp_release>
 8011036:	e006      	b.n	8011046 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8011038:	6879      	ldr	r1, [r7, #4]
 801103a:	4806      	ldr	r0, [pc, #24]	@ (8011054 <TlEvtReceived+0x44>)
 801103c:	f000 fc2c 	bl	8011898 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8011040:	4804      	ldr	r0, [pc, #16]	@ (8011054 <TlEvtReceived+0x44>)
 8011042:	f000 ff9f 	bl	8011f84 <hci_notify_asynch_evt>
  }

  return;
 8011046:	bf00      	nop
}
 8011048:	3708      	adds	r7, #8
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}
 801104e:	bf00      	nop
 8011050:	20000674 	.word	0x20000674
 8011054:	2000031c 	.word	0x2000031c

08011058 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8011058:	b480      	push	{r7}
 801105a:	b083      	sub	sp, #12
 801105c:	af00      	add	r7, sp, #0
 801105e:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	4a05      	ldr	r2, [pc, #20]	@ (8011078 <hci_register_io_bus+0x20>)
 8011064:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	4a04      	ldr	r2, [pc, #16]	@ (801107c <hci_register_io_bus+0x24>)
 801106a:	611a      	str	r2, [r3, #16]

  return;
 801106c:	bf00      	nop
}
 801106e:	370c      	adds	r7, #12
 8011070:	46bd      	mov	sp, r7
 8011072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011076:	4770      	bx	lr
 8011078:	08011371 	.word	0x08011371
 801107c:	080113d9 	.word	0x080113d9

08011080 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8011080:	b580      	push	{r7, lr}
 8011082:	b082      	sub	sp, #8
 8011084:	af00      	add	r7, sp, #0
 8011086:	6078      	str	r0, [r7, #4]
 8011088:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 801108a:	683b      	ldr	r3, [r7, #0]
 801108c:	685b      	ldr	r3, [r3, #4]
 801108e:	4a08      	ldr	r2, [pc, #32]	@ (80110b0 <shci_init+0x30>)
 8011090:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8011092:	4a08      	ldr	r2, [pc, #32]	@ (80110b4 <shci_init+0x34>)
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8011098:	4806      	ldr	r0, [pc, #24]	@ (80110b4 <shci_init+0x34>)
 801109a:	f000 f915 	bl	80112c8 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 801109e:	683b      	ldr	r3, [r7, #0]
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	4618      	mov	r0, r3
 80110a4:	f000 f898 	bl	80111d8 <TlInit>

  return;
 80110a8:	bf00      	nop
}
 80110aa:	3708      	adds	r7, #8
 80110ac:	46bd      	mov	sp, r7
 80110ae:	bd80      	pop	{r7, pc}
 80110b0:	200006a4 	.word	0x200006a4
 80110b4:	20000684 	.word	0x20000684

080110b8 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b084      	sub	sp, #16
 80110bc:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80110be:	4822      	ldr	r0, [pc, #136]	@ (8011148 <shci_user_evt_proc+0x90>)
 80110c0:	f000 fba2 	bl	8011808 <LST_is_empty>
 80110c4:	4603      	mov	r3, r0
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d12b      	bne.n	8011122 <shci_user_evt_proc+0x6a>
 80110ca:	4b20      	ldr	r3, [pc, #128]	@ (801114c <shci_user_evt_proc+0x94>)
 80110cc:	781b      	ldrb	r3, [r3, #0]
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d027      	beq.n	8011122 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80110d2:	f107 030c 	add.w	r3, r7, #12
 80110d6:	4619      	mov	r1, r3
 80110d8:	481b      	ldr	r0, [pc, #108]	@ (8011148 <shci_user_evt_proc+0x90>)
 80110da:	f000 fc24 	bl	8011926 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80110de:	4b1c      	ldr	r3, [pc, #112]	@ (8011150 <shci_user_evt_proc+0x98>)
 80110e0:	69db      	ldr	r3, [r3, #28]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d00c      	beq.n	8011100 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80110ea:	2301      	movs	r3, #1
 80110ec:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80110ee:	4b18      	ldr	r3, [pc, #96]	@ (8011150 <shci_user_evt_proc+0x98>)
 80110f0:	69db      	ldr	r3, [r3, #28]
 80110f2:	1d3a      	adds	r2, r7, #4
 80110f4:	4610      	mov	r0, r2
 80110f6:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80110f8:	793a      	ldrb	r2, [r7, #4]
 80110fa:	4b14      	ldr	r3, [pc, #80]	@ (801114c <shci_user_evt_proc+0x94>)
 80110fc:	701a      	strb	r2, [r3, #0]
 80110fe:	e002      	b.n	8011106 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8011100:	4b12      	ldr	r3, [pc, #72]	@ (801114c <shci_user_evt_proc+0x94>)
 8011102:	2201      	movs	r2, #1
 8011104:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8011106:	4b11      	ldr	r3, [pc, #68]	@ (801114c <shci_user_evt_proc+0x94>)
 8011108:	781b      	ldrb	r3, [r3, #0]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d004      	beq.n	8011118 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	4618      	mov	r0, r3
 8011112:	f000 fa75 	bl	8011600 <TL_MM_EvtDone>
 8011116:	e004      	b.n	8011122 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	4619      	mov	r1, r3
 801111c:	480a      	ldr	r0, [pc, #40]	@ (8011148 <shci_user_evt_proc+0x90>)
 801111e:	f000 fb95 	bl	801184c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8011122:	4809      	ldr	r0, [pc, #36]	@ (8011148 <shci_user_evt_proc+0x90>)
 8011124:	f000 fb70 	bl	8011808 <LST_is_empty>
 8011128:	4603      	mov	r3, r0
 801112a:	2b00      	cmp	r3, #0
 801112c:	d107      	bne.n	801113e <shci_user_evt_proc+0x86>
 801112e:	4b07      	ldr	r3, [pc, #28]	@ (801114c <shci_user_evt_proc+0x94>)
 8011130:	781b      	ldrb	r3, [r3, #0]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d003      	beq.n	801113e <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8011136:	4804      	ldr	r0, [pc, #16]	@ (8011148 <shci_user_evt_proc+0x90>)
 8011138:	f7ef fffb 	bl	8001132 <shci_notify_asynch_evt>
  }


  return;
 801113c:	bf00      	nop
 801113e:	bf00      	nop
}
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop
 8011148:	2000032c 	.word	0x2000032c
 801114c:	2000033c 	.word	0x2000033c
 8011150:	20000684 	.word	0x20000684

08011154 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8011154:	b580      	push	{r7, lr}
 8011156:	b084      	sub	sp, #16
 8011158:	af00      	add	r7, sp, #0
 801115a:	60ba      	str	r2, [r7, #8]
 801115c:	607b      	str	r3, [r7, #4]
 801115e:	4603      	mov	r3, r0
 8011160:	81fb      	strh	r3, [r7, #14]
 8011162:	460b      	mov	r3, r1
 8011164:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8011166:	2000      	movs	r0, #0
 8011168:	f000 f868 	bl	801123c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 801116c:	4b17      	ldr	r3, [pc, #92]	@ (80111cc <shci_send+0x78>)
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	89fa      	ldrh	r2, [r7, #14]
 8011172:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8011176:	4b15      	ldr	r3, [pc, #84]	@ (80111cc <shci_send+0x78>)
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	7b7a      	ldrb	r2, [r7, #13]
 801117c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 801117e:	4b13      	ldr	r3, [pc, #76]	@ (80111cc <shci_send+0x78>)
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	330c      	adds	r3, #12
 8011184:	7b7a      	ldrb	r2, [r7, #13]
 8011186:	68b9      	ldr	r1, [r7, #8]
 8011188:	4618      	mov	r0, r3
 801118a:	f003 f90e 	bl	80143aa <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 801118e:	4b10      	ldr	r3, [pc, #64]	@ (80111d0 <shci_send+0x7c>)
 8011190:	2201      	movs	r2, #1
 8011192:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8011194:	4b0f      	ldr	r3, [pc, #60]	@ (80111d4 <shci_send+0x80>)
 8011196:	691b      	ldr	r3, [r3, #16]
 8011198:	2100      	movs	r1, #0
 801119a:	2000      	movs	r0, #0
 801119c:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 801119e:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80111a2:	f7ef ffdd 	bl	8001160 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	f103 0008 	add.w	r0, r3, #8
 80111ac:	4b07      	ldr	r3, [pc, #28]	@ (80111cc <shci_send+0x78>)
 80111ae:	6819      	ldr	r1, [r3, #0]
 80111b0:	4b06      	ldr	r3, [pc, #24]	@ (80111cc <shci_send+0x78>)
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	789b      	ldrb	r3, [r3, #2]
 80111b6:	3303      	adds	r3, #3
 80111b8:	461a      	mov	r2, r3
 80111ba:	f003 f8f6 	bl	80143aa <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80111be:	2001      	movs	r0, #1
 80111c0:	f000 f83c 	bl	801123c <Cmd_SetStatus>

  return;
 80111c4:	bf00      	nop
}
 80111c6:	3710      	adds	r7, #16
 80111c8:	46bd      	mov	sp, r7
 80111ca:	bd80      	pop	{r7, pc}
 80111cc:	20000338 	.word	0x20000338
 80111d0:	200006a8 	.word	0x200006a8
 80111d4:	20000684 	.word	0x20000684

080111d8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b086      	sub	sp, #24
 80111dc:	af00      	add	r7, sp, #0
 80111de:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80111e0:	4a10      	ldr	r2, [pc, #64]	@ (8011224 <TlInit+0x4c>)
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80111e6:	4810      	ldr	r0, [pc, #64]	@ (8011228 <TlInit+0x50>)
 80111e8:	f000 fafe 	bl	80117e8 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80111ec:	2001      	movs	r0, #1
 80111ee:	f000 f825 	bl	801123c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80111f2:	4b0e      	ldr	r3, [pc, #56]	@ (801122c <TlInit+0x54>)
 80111f4:	2201      	movs	r2, #1
 80111f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 80111f8:	4b0d      	ldr	r3, [pc, #52]	@ (8011230 <TlInit+0x58>)
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d00c      	beq.n	801121a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8011204:	4b0b      	ldr	r3, [pc, #44]	@ (8011234 <TlInit+0x5c>)
 8011206:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8011208:	4b0b      	ldr	r3, [pc, #44]	@ (8011238 <TlInit+0x60>)
 801120a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 801120c:	4b08      	ldr	r3, [pc, #32]	@ (8011230 <TlInit+0x58>)
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	f107 020c 	add.w	r2, r7, #12
 8011214:	4610      	mov	r0, r2
 8011216:	4798      	blx	r3
  }

  return;
 8011218:	bf00      	nop
 801121a:	bf00      	nop
}
 801121c:	3718      	adds	r7, #24
 801121e:	46bd      	mov	sp, r7
 8011220:	bd80      	pop	{r7, pc}
 8011222:	bf00      	nop
 8011224:	20000338 	.word	0x20000338
 8011228:	2000032c 	.word	0x2000032c
 801122c:	2000033c 	.word	0x2000033c
 8011230:	20000684 	.word	0x20000684
 8011234:	0801128d 	.word	0x0801128d
 8011238:	080112a5 	.word	0x080112a5

0801123c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 801123c:	b580      	push	{r7, lr}
 801123e:	b082      	sub	sp, #8
 8011240:	af00      	add	r7, sp, #0
 8011242:	4603      	mov	r3, r0
 8011244:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8011246:	79fb      	ldrb	r3, [r7, #7]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d10b      	bne.n	8011264 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 801124c:	4b0d      	ldr	r3, [pc, #52]	@ (8011284 <Cmd_SetStatus+0x48>)
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d003      	beq.n	801125c <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8011254:	4b0b      	ldr	r3, [pc, #44]	@ (8011284 <Cmd_SetStatus+0x48>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	2000      	movs	r0, #0
 801125a:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 801125c:	4b0a      	ldr	r3, [pc, #40]	@ (8011288 <Cmd_SetStatus+0x4c>)
 801125e:	2200      	movs	r2, #0
 8011260:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8011262:	e00b      	b.n	801127c <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8011264:	4b08      	ldr	r3, [pc, #32]	@ (8011288 <Cmd_SetStatus+0x4c>)
 8011266:	2201      	movs	r2, #1
 8011268:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 801126a:	4b06      	ldr	r3, [pc, #24]	@ (8011284 <Cmd_SetStatus+0x48>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d004      	beq.n	801127c <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8011272:	4b04      	ldr	r3, [pc, #16]	@ (8011284 <Cmd_SetStatus+0x48>)
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	2001      	movs	r0, #1
 8011278:	4798      	blx	r3
  return;
 801127a:	bf00      	nop
 801127c:	bf00      	nop
}
 801127e:	3708      	adds	r7, #8
 8011280:	46bd      	mov	sp, r7
 8011282:	bd80      	pop	{r7, pc}
 8011284:	200006a4 	.word	0x200006a4
 8011288:	20000334 	.word	0x20000334

0801128c <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 801128c:	b580      	push	{r7, lr}
 801128e:	b082      	sub	sp, #8
 8011290:	af00      	add	r7, sp, #0
 8011292:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8011294:	2000      	movs	r0, #0
 8011296:	f7ef ff58 	bl	800114a <shci_cmd_resp_release>

  return;
 801129a:	bf00      	nop
}
 801129c:	3708      	adds	r7, #8
 801129e:	46bd      	mov	sp, r7
 80112a0:	bd80      	pop	{r7, pc}
	...

080112a4 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80112a4:	b580      	push	{r7, lr}
 80112a6:	b082      	sub	sp, #8
 80112a8:	af00      	add	r7, sp, #0
 80112aa:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 80112ac:	6879      	ldr	r1, [r7, #4]
 80112ae:	4805      	ldr	r0, [pc, #20]	@ (80112c4 <TlUserEvtReceived+0x20>)
 80112b0:	f000 faf2 	bl	8011898 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80112b4:	4803      	ldr	r0, [pc, #12]	@ (80112c4 <TlUserEvtReceived+0x20>)
 80112b6:	f7ef ff3c 	bl	8001132 <shci_notify_asynch_evt>

  return;
 80112ba:	bf00      	nop
}
 80112bc:	3708      	adds	r7, #8
 80112be:	46bd      	mov	sp, r7
 80112c0:	bd80      	pop	{r7, pc}
 80112c2:	bf00      	nop
 80112c4:	2000032c 	.word	0x2000032c

080112c8 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 80112c8:	b480      	push	{r7}
 80112ca:	b083      	sub	sp, #12
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	4a05      	ldr	r2, [pc, #20]	@ (80112e8 <shci_register_io_bus+0x20>)
 80112d4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	4a04      	ldr	r2, [pc, #16]	@ (80112ec <shci_register_io_bus+0x24>)
 80112da:	611a      	str	r2, [r3, #16]

  return;
 80112dc:	bf00      	nop
}
 80112de:	370c      	adds	r7, #12
 80112e0:	46bd      	mov	sp, r7
 80112e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e6:	4770      	bx	lr
 80112e8:	0801148d 	.word	0x0801148d
 80112ec:	080114e1 	.word	0x080114e1

080112f0 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80112f4:	f001 f91e 	bl	8012534 <HW_IPCC_Enable>

  return;
 80112f8:	bf00      	nop
}
 80112fa:	bd80      	pop	{r7, pc}

080112fc <TL_Init>:


void TL_Init( void )
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8011300:	4b10      	ldr	r3, [pc, #64]	@ (8011344 <TL_Init+0x48>)
 8011302:	4a11      	ldr	r2, [pc, #68]	@ (8011348 <TL_Init+0x4c>)
 8011304:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8011306:	4b0f      	ldr	r3, [pc, #60]	@ (8011344 <TL_Init+0x48>)
 8011308:	4a10      	ldr	r2, [pc, #64]	@ (801134c <TL_Init+0x50>)
 801130a:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 801130c:	4b0d      	ldr	r3, [pc, #52]	@ (8011344 <TL_Init+0x48>)
 801130e:	4a10      	ldr	r2, [pc, #64]	@ (8011350 <TL_Init+0x54>)
 8011310:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8011312:	4b0c      	ldr	r3, [pc, #48]	@ (8011344 <TL_Init+0x48>)
 8011314:	4a0f      	ldr	r2, [pc, #60]	@ (8011354 <TL_Init+0x58>)
 8011316:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8011318:	4b0a      	ldr	r3, [pc, #40]	@ (8011344 <TL_Init+0x48>)
 801131a:	4a0f      	ldr	r2, [pc, #60]	@ (8011358 <TL_Init+0x5c>)
 801131c:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 801131e:	4b09      	ldr	r3, [pc, #36]	@ (8011344 <TL_Init+0x48>)
 8011320:	4a0e      	ldr	r2, [pc, #56]	@ (801135c <TL_Init+0x60>)
 8011322:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8011324:	4b07      	ldr	r3, [pc, #28]	@ (8011344 <TL_Init+0x48>)
 8011326:	4a0e      	ldr	r2, [pc, #56]	@ (8011360 <TL_Init+0x64>)
 8011328:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 801132a:	4b06      	ldr	r3, [pc, #24]	@ (8011344 <TL_Init+0x48>)
 801132c:	4a0d      	ldr	r2, [pc, #52]	@ (8011364 <TL_Init+0x68>)
 801132e:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8011330:	4b04      	ldr	r3, [pc, #16]	@ (8011344 <TL_Init+0x48>)
 8011332:	4a0d      	ldr	r2, [pc, #52]	@ (8011368 <TL_Init+0x6c>)
 8011334:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8011336:	4b03      	ldr	r3, [pc, #12]	@ (8011344 <TL_Init+0x48>)
 8011338:	4a0c      	ldr	r2, [pc, #48]	@ (801136c <TL_Init+0x70>)
 801133a:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 801133c:	f001 f90e 	bl	801255c <HW_IPCC_Init>

  return;
 8011340:	bf00      	nop
}
 8011342:	bd80      	pop	{r7, pc}
 8011344:	20030000 	.word	0x20030000
 8011348:	20030028 	.word	0x20030028
 801134c:	20030048 	.word	0x20030048
 8011350:	20030058 	.word	0x20030058
 8011354:	20030068 	.word	0x20030068
 8011358:	20030070 	.word	0x20030070
 801135c:	20030078 	.word	0x20030078
 8011360:	20030080 	.word	0x20030080
 8011364:	2003009c 	.word	0x2003009c
 8011368:	200300a0 	.word	0x200300a0
 801136c:	200300ac 	.word	0x200300ac

08011370 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b084      	sub	sp, #16
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 801137c:	4811      	ldr	r0, [pc, #68]	@ (80113c4 <TL_BLE_Init+0x54>)
 801137e:	f000 fa33 	bl	80117e8 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8011382:	4b11      	ldr	r3, [pc, #68]	@ (80113c8 <TL_BLE_Init+0x58>)
 8011384:	685b      	ldr	r3, [r3, #4]
 8011386:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	689a      	ldr	r2, [r3, #8]
 801138c:	68bb      	ldr	r3, [r7, #8]
 801138e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	68da      	ldr	r2, [r3, #12]
 8011394:	68bb      	ldr	r3, [r7, #8]
 8011396:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8011398:	68bb      	ldr	r3, [r7, #8]
 801139a:	4a0c      	ldr	r2, [pc, #48]	@ (80113cc <TL_BLE_Init+0x5c>)
 801139c:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 801139e:	68bb      	ldr	r3, [r7, #8]
 80113a0:	4a08      	ldr	r2, [pc, #32]	@ (80113c4 <TL_BLE_Init+0x54>)
 80113a2:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 80113a4:	f001 f8f0 	bl	8012588 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	4a08      	ldr	r2, [pc, #32]	@ (80113d0 <TL_BLE_Init+0x60>)
 80113ae:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	685b      	ldr	r3, [r3, #4]
 80113b4:	4a07      	ldr	r2, [pc, #28]	@ (80113d4 <TL_BLE_Init+0x64>)
 80113b6:	6013      	str	r3, [r2, #0]

  return 0;
 80113b8:	2300      	movs	r3, #0
}
 80113ba:	4618      	mov	r0, r3
 80113bc:	3710      	adds	r7, #16
 80113be:	46bd      	mov	sp, r7
 80113c0:	bd80      	pop	{r7, pc}
 80113c2:	bf00      	nop
 80113c4:	200300c8 	.word	0x200300c8
 80113c8:	20030000 	.word	0x20030000
 80113cc:	20030a58 	.word	0x20030a58
 80113d0:	200006b4 	.word	0x200006b4
 80113d4:	200006b8 	.word	0x200006b8

080113d8 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b082      	sub	sp, #8
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
 80113e0:	460b      	mov	r3, r1
 80113e2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 80113e4:	4b09      	ldr	r3, [pc, #36]	@ (801140c <TL_BLE_SendCmd+0x34>)
 80113e6:	685b      	ldr	r3, [r3, #4]
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	2201      	movs	r2, #1
 80113ec:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 80113ee:	4b07      	ldr	r3, [pc, #28]	@ (801140c <TL_BLE_SendCmd+0x34>)
 80113f0:	685b      	ldr	r3, [r3, #4]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	4619      	mov	r1, r3
 80113f6:	2001      	movs	r0, #1
 80113f8:	f000 f970 	bl	80116dc <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 80113fc:	f001 f8de 	bl	80125bc <HW_IPCC_BLE_SendCmd>

  return 0;
 8011400:	2300      	movs	r3, #0
}
 8011402:	4618      	mov	r0, r3
 8011404:	3708      	adds	r7, #8
 8011406:	46bd      	mov	sp, r7
 8011408:	bd80      	pop	{r7, pc}
 801140a:	bf00      	nop
 801140c:	20030000 	.word	0x20030000

08011410 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8011410:	b580      	push	{r7, lr}
 8011412:	b082      	sub	sp, #8
 8011414:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8011416:	e01c      	b.n	8011452 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8011418:	1d3b      	adds	r3, r7, #4
 801141a:	4619      	mov	r1, r3
 801141c:	4812      	ldr	r0, [pc, #72]	@ (8011468 <HW_IPCC_BLE_RxEvtNot+0x58>)
 801141e:	f000 fa82 	bl	8011926 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	7a5b      	ldrb	r3, [r3, #9]
 8011426:	2b0f      	cmp	r3, #15
 8011428:	d003      	beq.n	8011432 <HW_IPCC_BLE_RxEvtNot+0x22>
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	7a5b      	ldrb	r3, [r3, #9]
 801142e:	2b0e      	cmp	r3, #14
 8011430:	d105      	bne.n	801143e <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	4619      	mov	r1, r3
 8011436:	2002      	movs	r0, #2
 8011438:	f000 f950 	bl	80116dc <OutputDbgTrace>
 801143c:	e004      	b.n	8011448 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	4619      	mov	r1, r3
 8011442:	2005      	movs	r0, #5
 8011444:	f000 f94a 	bl	80116dc <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8011448:	4b08      	ldr	r3, [pc, #32]	@ (801146c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	687a      	ldr	r2, [r7, #4]
 801144e:	4610      	mov	r0, r2
 8011450:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8011452:	4805      	ldr	r0, [pc, #20]	@ (8011468 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8011454:	f000 f9d8 	bl	8011808 <LST_is_empty>
 8011458:	4603      	mov	r3, r0
 801145a:	2b00      	cmp	r3, #0
 801145c:	d0dc      	beq.n	8011418 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 801145e:	bf00      	nop
}
 8011460:	3708      	adds	r7, #8
 8011462:	46bd      	mov	sp, r7
 8011464:	bd80      	pop	{r7, pc}
 8011466:	bf00      	nop
 8011468:	200300c8 	.word	0x200300c8
 801146c:	200006b4 	.word	0x200006b4

08011470 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8011470:	b580      	push	{r7, lr}
 8011472:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 8011474:	2100      	movs	r1, #0
 8011476:	2004      	movs	r0, #4
 8011478:	f000 f930 	bl	80116dc <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 801147c:	4b02      	ldr	r3, [pc, #8]	@ (8011488 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	4798      	blx	r3
       
  return;
 8011482:	bf00      	nop
}
 8011484:	bd80      	pop	{r7, pc}
 8011486:	bf00      	nop
 8011488:	200006b8 	.word	0x200006b8

0801148c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b084      	sub	sp, #16
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8011498:	480d      	ldr	r0, [pc, #52]	@ (80114d0 <TL_SYS_Init+0x44>)
 801149a:	f000 f9a5 	bl	80117e8 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 801149e:	4b0d      	ldr	r3, [pc, #52]	@ (80114d4 <TL_SYS_Init+0x48>)
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	689a      	ldr	r2, [r3, #8]
 80114a8:	68bb      	ldr	r3, [r7, #8]
 80114aa:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 80114ac:	68bb      	ldr	r3, [r7, #8]
 80114ae:	4a08      	ldr	r2, [pc, #32]	@ (80114d0 <TL_SYS_Init+0x44>)
 80114b0:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 80114b2:	f001 f8b5 	bl	8012620 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	4a07      	ldr	r2, [pc, #28]	@ (80114d8 <TL_SYS_Init+0x4c>)
 80114bc:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	685b      	ldr	r3, [r3, #4]
 80114c2:	4a06      	ldr	r2, [pc, #24]	@ (80114dc <TL_SYS_Init+0x50>)
 80114c4:	6013      	str	r3, [r2, #0]

  return 0;
 80114c6:	2300      	movs	r3, #0
}
 80114c8:	4618      	mov	r0, r3
 80114ca:	3710      	adds	r7, #16
 80114cc:	46bd      	mov	sp, r7
 80114ce:	bd80      	pop	{r7, pc}
 80114d0:	200300d0 	.word	0x200300d0
 80114d4:	20030000 	.word	0x20030000
 80114d8:	200006bc 	.word	0x200006bc
 80114dc:	200006c0 	.word	0x200006c0

080114e0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 80114e0:	b580      	push	{r7, lr}
 80114e2:	b082      	sub	sp, #8
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	6078      	str	r0, [r7, #4]
 80114e8:	460b      	mov	r3, r1
 80114ea:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80114ec:	4b09      	ldr	r3, [pc, #36]	@ (8011514 <TL_SYS_SendCmd+0x34>)
 80114ee:	68db      	ldr	r3, [r3, #12]
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	2210      	movs	r2, #16
 80114f4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80114f6:	4b07      	ldr	r3, [pc, #28]	@ (8011514 <TL_SYS_SendCmd+0x34>)
 80114f8:	68db      	ldr	r3, [r3, #12]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	4619      	mov	r1, r3
 80114fe:	2006      	movs	r0, #6
 8011500:	f000 f8ec 	bl	80116dc <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8011504:	f001 f8a6 	bl	8012654 <HW_IPCC_SYS_SendCmd>

  return 0;
 8011508:	2300      	movs	r3, #0
}
 801150a:	4618      	mov	r0, r3
 801150c:	3708      	adds	r7, #8
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}
 8011512:	bf00      	nop
 8011514:	20030000 	.word	0x20030000

08011518 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801151c:	4b07      	ldr	r3, [pc, #28]	@ (801153c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 801151e:	68db      	ldr	r3, [r3, #12]
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	4619      	mov	r1, r3
 8011524:	2007      	movs	r0, #7
 8011526:	f000 f8d9 	bl	80116dc <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801152a:	4b05      	ldr	r3, [pc, #20]	@ (8011540 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	4a03      	ldr	r2, [pc, #12]	@ (801153c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8011530:	68d2      	ldr	r2, [r2, #12]
 8011532:	6812      	ldr	r2, [r2, #0]
 8011534:	4610      	mov	r0, r2
 8011536:	4798      	blx	r3

  return;
 8011538:	bf00      	nop
}
 801153a:	bd80      	pop	{r7, pc}
 801153c:	20030000 	.word	0x20030000
 8011540:	200006bc 	.word	0x200006bc

08011544 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b082      	sub	sp, #8
 8011548:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801154a:	e00e      	b.n	801156a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 801154c:	1d3b      	adds	r3, r7, #4
 801154e:	4619      	mov	r1, r3
 8011550:	480b      	ldr	r0, [pc, #44]	@ (8011580 <HW_IPCC_SYS_EvtNot+0x3c>)
 8011552:	f000 f9e8 	bl	8011926 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	4619      	mov	r1, r3
 801155a:	2008      	movs	r0, #8
 801155c:	f000 f8be 	bl	80116dc <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8011560:	4b08      	ldr	r3, [pc, #32]	@ (8011584 <HW_IPCC_SYS_EvtNot+0x40>)
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	687a      	ldr	r2, [r7, #4]
 8011566:	4610      	mov	r0, r2
 8011568:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801156a:	4805      	ldr	r0, [pc, #20]	@ (8011580 <HW_IPCC_SYS_EvtNot+0x3c>)
 801156c:	f000 f94c 	bl	8011808 <LST_is_empty>
 8011570:	4603      	mov	r3, r0
 8011572:	2b00      	cmp	r3, #0
 8011574:	d0ea      	beq.n	801154c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8011576:	bf00      	nop
}
 8011578:	3708      	adds	r7, #8
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}
 801157e:	bf00      	nop
 8011580:	200300d0 	.word	0x200300d0
 8011584:	200006c0 	.word	0x200006c0

08011588 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8011588:	b580      	push	{r7, lr}
 801158a:	b082      	sub	sp, #8
 801158c:	af00      	add	r7, sp, #0
 801158e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8011590:	4817      	ldr	r0, [pc, #92]	@ (80115f0 <TL_MM_Init+0x68>)
 8011592:	f000 f929 	bl	80117e8 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8011596:	4817      	ldr	r0, [pc, #92]	@ (80115f4 <TL_MM_Init+0x6c>)
 8011598:	f000 f926 	bl	80117e8 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 801159c:	4b16      	ldr	r3, [pc, #88]	@ (80115f8 <TL_MM_Init+0x70>)
 801159e:	691b      	ldr	r3, [r3, #16]
 80115a0:	4a16      	ldr	r2, [pc, #88]	@ (80115fc <TL_MM_Init+0x74>)
 80115a2:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 80115a4:	4b15      	ldr	r3, [pc, #84]	@ (80115fc <TL_MM_Init+0x74>)
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	687a      	ldr	r2, [r7, #4]
 80115aa:	6892      	ldr	r2, [r2, #8]
 80115ac:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 80115ae:	4b13      	ldr	r3, [pc, #76]	@ (80115fc <TL_MM_Init+0x74>)
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	687a      	ldr	r2, [r7, #4]
 80115b4:	68d2      	ldr	r2, [r2, #12]
 80115b6:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 80115b8:	4b10      	ldr	r3, [pc, #64]	@ (80115fc <TL_MM_Init+0x74>)
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	4a0c      	ldr	r2, [pc, #48]	@ (80115f0 <TL_MM_Init+0x68>)
 80115be:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 80115c0:	4b0e      	ldr	r3, [pc, #56]	@ (80115fc <TL_MM_Init+0x74>)
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	687a      	ldr	r2, [r7, #4]
 80115c6:	6812      	ldr	r2, [r2, #0]
 80115c8:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 80115ca:	4b0c      	ldr	r3, [pc, #48]	@ (80115fc <TL_MM_Init+0x74>)
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	687a      	ldr	r2, [r7, #4]
 80115d0:	6852      	ldr	r2, [r2, #4]
 80115d2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 80115d4:	4b09      	ldr	r3, [pc, #36]	@ (80115fc <TL_MM_Init+0x74>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	687a      	ldr	r2, [r7, #4]
 80115da:	6912      	ldr	r2, [r2, #16]
 80115dc:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 80115de:	4b07      	ldr	r3, [pc, #28]	@ (80115fc <TL_MM_Init+0x74>)
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	687a      	ldr	r2, [r7, #4]
 80115e4:	6952      	ldr	r2, [r2, #20]
 80115e6:	619a      	str	r2, [r3, #24]

  return;
 80115e8:	bf00      	nop
}
 80115ea:	3708      	adds	r7, #8
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}
 80115f0:	200300b8 	.word	0x200300b8
 80115f4:	200006ac 	.word	0x200006ac
 80115f8:	20030000 	.word	0x20030000
 80115fc:	200006c4 	.word	0x200006c4

08011600 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8011600:	b580      	push	{r7, lr}
 8011602:	b082      	sub	sp, #8
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8011608:	6879      	ldr	r1, [r7, #4]
 801160a:	4807      	ldr	r0, [pc, #28]	@ (8011628 <TL_MM_EvtDone+0x28>)
 801160c:	f000 f944 	bl	8011898 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8011610:	6879      	ldr	r1, [r7, #4]
 8011612:	2000      	movs	r0, #0
 8011614:	f000 f862 	bl	80116dc <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8011618:	4804      	ldr	r0, [pc, #16]	@ (801162c <TL_MM_EvtDone+0x2c>)
 801161a:	f001 f861 	bl	80126e0 <HW_IPCC_MM_SendFreeBuf>

  return;
 801161e:	bf00      	nop
}
 8011620:	3708      	adds	r7, #8
 8011622:	46bd      	mov	sp, r7
 8011624:	bd80      	pop	{r7, pc}
 8011626:	bf00      	nop
 8011628:	200006ac 	.word	0x200006ac
 801162c:	08011631 	.word	0x08011631

08011630 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8011630:	b580      	push	{r7, lr}
 8011632:	b082      	sub	sp, #8
 8011634:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8011636:	e00c      	b.n	8011652 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8011638:	1d3b      	adds	r3, r7, #4
 801163a:	4619      	mov	r1, r3
 801163c:	480a      	ldr	r0, [pc, #40]	@ (8011668 <SendFreeBuf+0x38>)
 801163e:	f000 f972 	bl	8011926 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8011642:	4b0a      	ldr	r3, [pc, #40]	@ (801166c <SendFreeBuf+0x3c>)
 8011644:	691b      	ldr	r3, [r3, #16]
 8011646:	691b      	ldr	r3, [r3, #16]
 8011648:	687a      	ldr	r2, [r7, #4]
 801164a:	4611      	mov	r1, r2
 801164c:	4618      	mov	r0, r3
 801164e:	f000 f923 	bl	8011898 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8011652:	4805      	ldr	r0, [pc, #20]	@ (8011668 <SendFreeBuf+0x38>)
 8011654:	f000 f8d8 	bl	8011808 <LST_is_empty>
 8011658:	4603      	mov	r3, r0
 801165a:	2b00      	cmp	r3, #0
 801165c:	d0ec      	beq.n	8011638 <SendFreeBuf+0x8>
  }

  return;
 801165e:	bf00      	nop
}
 8011660:	3708      	adds	r7, #8
 8011662:	46bd      	mov	sp, r7
 8011664:	bd80      	pop	{r7, pc}
 8011666:	bf00      	nop
 8011668:	200006ac 	.word	0x200006ac
 801166c:	20030000 	.word	0x20030000

08011670 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8011670:	b580      	push	{r7, lr}
 8011672:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8011674:	4805      	ldr	r0, [pc, #20]	@ (801168c <TL_TRACES_Init+0x1c>)
 8011676:	f000 f8b7 	bl	80117e8 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 801167a:	4b05      	ldr	r3, [pc, #20]	@ (8011690 <TL_TRACES_Init+0x20>)
 801167c:	695b      	ldr	r3, [r3, #20]
 801167e:	4a03      	ldr	r2, [pc, #12]	@ (801168c <TL_TRACES_Init+0x1c>)
 8011680:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8011682:	f001 f87f 	bl	8012784 <HW_IPCC_TRACES_Init>

  return;
 8011686:	bf00      	nop
}
 8011688:	bd80      	pop	{r7, pc}
 801168a:	bf00      	nop
 801168c:	200300c0 	.word	0x200300c0
 8011690:	20030000 	.word	0x20030000

08011694 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b082      	sub	sp, #8
 8011698:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 801169a:	e008      	b.n	80116ae <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 801169c:	1d3b      	adds	r3, r7, #4
 801169e:	4619      	mov	r1, r3
 80116a0:	4808      	ldr	r0, [pc, #32]	@ (80116c4 <HW_IPCC_TRACES_EvtNot+0x30>)
 80116a2:	f000 f940 	bl	8011926 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	4618      	mov	r0, r3
 80116aa:	f000 f80d 	bl	80116c8 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80116ae:	4805      	ldr	r0, [pc, #20]	@ (80116c4 <HW_IPCC_TRACES_EvtNot+0x30>)
 80116b0:	f000 f8aa 	bl	8011808 <LST_is_empty>
 80116b4:	4603      	mov	r3, r0
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d0f0      	beq.n	801169c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 80116ba:	bf00      	nop
}
 80116bc:	3708      	adds	r7, #8
 80116be:	46bd      	mov	sp, r7
 80116c0:	bd80      	pop	{r7, pc}
 80116c2:	bf00      	nop
 80116c4:	200300c0 	.word	0x200300c0

080116c8 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 80116c8:	b480      	push	{r7}
 80116ca:	b083      	sub	sp, #12
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 80116d0:	bf00      	nop
 80116d2:	370c      	adds	r7, #12
 80116d4:	46bd      	mov	sp, r7
 80116d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116da:	4770      	bx	lr

080116dc <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 80116dc:	b480      	push	{r7}
 80116de:	b087      	sub	sp, #28
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	4603      	mov	r3, r0
 80116e4:	6039      	str	r1, [r7, #0]
 80116e6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 80116e8:	79fb      	ldrb	r3, [r7, #7]
 80116ea:	2b08      	cmp	r3, #8
 80116ec:	d84c      	bhi.n	8011788 <OutputDbgTrace+0xac>
 80116ee:	a201      	add	r2, pc, #4	@ (adr r2, 80116f4 <OutputDbgTrace+0x18>)
 80116f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116f4:	08011719 	.word	0x08011719
 80116f8:	0801173d 	.word	0x0801173d
 80116fc:	08011749 	.word	0x08011749
 8011700:	08011743 	.word	0x08011743
 8011704:	08011789 	.word	0x08011789
 8011708:	0801175d 	.word	0x0801175d
 801170c:	08011769 	.word	0x08011769
 8011710:	0801176f 	.word	0x0801176f
 8011714:	0801177d 	.word	0x0801177d
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8011718:	683b      	ldr	r3, [r7, #0]
 801171a:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 801171c:	697b      	ldr	r3, [r7, #20]
 801171e:	7a5b      	ldrb	r3, [r3, #9]
 8011720:	2bff      	cmp	r3, #255	@ 0xff
 8011722:	d005      	beq.n	8011730 <OutputDbgTrace+0x54>
 8011724:	2bff      	cmp	r3, #255	@ 0xff
 8011726:	dc05      	bgt.n	8011734 <OutputDbgTrace+0x58>
 8011728:	2b0e      	cmp	r3, #14
 801172a:	d005      	beq.n	8011738 <OutputDbgTrace+0x5c>
 801172c:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 801172e:	e001      	b.n	8011734 <OutputDbgTrace+0x58>
      break;
 8011730:	bf00      	nop
 8011732:	e02a      	b.n	801178a <OutputDbgTrace+0xae>
      break;
 8011734:	bf00      	nop
 8011736:	e028      	b.n	801178a <OutputDbgTrace+0xae>
      break;
 8011738:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 801173a:	e026      	b.n	801178a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 801173c:	683b      	ldr	r3, [r7, #0]
 801173e:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8011740:	e023      	b.n	801178a <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 8011742:	683b      	ldr	r3, [r7, #0]
 8011744:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 8011746:	e020      	b.n	801178a <OutputDbgTrace+0xae>
    TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received")
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8011748:	683b      	ldr	r3, [r7, #0]
 801174a:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 801174c:	697b      	ldr	r3, [r7, #20]
 801174e:	7a5b      	ldrb	r3, [r3, #9]
 8011750:	2b0e      	cmp	r3, #14
 8011752:	d001      	beq.n	8011758 <OutputDbgTrace+0x7c>
 8011754:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 8011756:	e000      	b.n	801175a <OutputDbgTrace+0x7e>
      break;
 8011758:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 801175a:	e016      	b.n	801178a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801175c:	683b      	ldr	r3, [r7, #0]
 801175e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8011760:	697b      	ldr	r3, [r7, #20]
 8011762:	7a5b      	ldrb	r3, [r3, #9]
 8011764:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8011766:	e010      	b.n	801178a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8011768:	683b      	ldr	r3, [r7, #0]
 801176a:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 801176c:	e00d      	b.n	801178a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 801176e:	683b      	ldr	r3, [r7, #0]
 8011770:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 8011772:	693b      	ldr	r3, [r7, #16]
 8011774:	785b      	ldrb	r3, [r3, #1]
 8011776:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 8011778:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 801177a:	e006      	b.n	801178a <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801177c:	683b      	ldr	r3, [r7, #0]
 801177e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8011780:	697b      	ldr	r3, [r7, #20]
 8011782:	7a5b      	ldrb	r3, [r3, #9]
 8011784:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8011786:	e000      	b.n	801178a <OutputDbgTrace+0xae>
    
  default:
    break;
 8011788:	bf00      	nop
  }
  
  return;
 801178a:	bf00      	nop
}
 801178c:	371c      	adds	r7, #28
 801178e:	46bd      	mov	sp, r7
 8011790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011794:	4770      	bx	lr
 8011796:	bf00      	nop

08011798 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8011798:	b480      	push	{r7}
 801179a:	b085      	sub	sp, #20
 801179c:	af00      	add	r7, sp, #0
 801179e:	4603      	mov	r3, r0
 80117a0:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 80117a2:	4b0f      	ldr	r3, [pc, #60]	@ (80117e0 <OTP_Read+0x48>)
 80117a4:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 80117a6:	e002      	b.n	80117ae <OTP_Read+0x16>
  {
    p_id -= 8 ;
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	3b08      	subs	r3, #8
 80117ac:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	3307      	adds	r3, #7
 80117b2:	781b      	ldrb	r3, [r3, #0]
 80117b4:	79fa      	ldrb	r2, [r7, #7]
 80117b6:	429a      	cmp	r2, r3
 80117b8:	d003      	beq.n	80117c2 <OTP_Read+0x2a>
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	4a09      	ldr	r2, [pc, #36]	@ (80117e4 <OTP_Read+0x4c>)
 80117be:	4293      	cmp	r3, r2
 80117c0:	d1f2      	bne.n	80117a8 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	3307      	adds	r3, #7
 80117c6:	781b      	ldrb	r3, [r3, #0]
 80117c8:	79fa      	ldrb	r2, [r7, #7]
 80117ca:	429a      	cmp	r2, r3
 80117cc:	d001      	beq.n	80117d2 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 80117ce:	2300      	movs	r3, #0
 80117d0:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 80117d2:	68fb      	ldr	r3, [r7, #12]
}
 80117d4:	4618      	mov	r0, r3
 80117d6:	3714      	adds	r7, #20
 80117d8:	46bd      	mov	sp, r7
 80117da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117de:	4770      	bx	lr
 80117e0:	1fff73f8 	.word	0x1fff73f8
 80117e4:	1fff7000 	.word	0x1fff7000

080117e8 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 80117e8:	b480      	push	{r7}
 80117ea:	b083      	sub	sp, #12
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	687a      	ldr	r2, [r7, #4]
 80117f4:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	687a      	ldr	r2, [r7, #4]
 80117fa:	605a      	str	r2, [r3, #4]
}
 80117fc:	bf00      	nop
 80117fe:	370c      	adds	r7, #12
 8011800:	46bd      	mov	sp, r7
 8011802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011806:	4770      	bx	lr

08011808 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8011808:	b480      	push	{r7}
 801180a:	b087      	sub	sp, #28
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011810:	f3ef 8310 	mrs	r3, PRIMASK
 8011814:	60fb      	str	r3, [r7, #12]
  return(result);
 8011816:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8011818:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801181a:	b672      	cpsid	i
}
 801181c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	687a      	ldr	r2, [r7, #4]
 8011824:	429a      	cmp	r2, r3
 8011826:	d102      	bne.n	801182e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8011828:	2301      	movs	r3, #1
 801182a:	75fb      	strb	r3, [r7, #23]
 801182c:	e001      	b.n	8011832 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 801182e:	2300      	movs	r3, #0
 8011830:	75fb      	strb	r3, [r7, #23]
 8011832:	693b      	ldr	r3, [r7, #16]
 8011834:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011836:	68bb      	ldr	r3, [r7, #8]
 8011838:	f383 8810 	msr	PRIMASK, r3
}
 801183c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 801183e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011840:	4618      	mov	r0, r3
 8011842:	371c      	adds	r7, #28
 8011844:	46bd      	mov	sp, r7
 8011846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184a:	4770      	bx	lr

0801184c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 801184c:	b480      	push	{r7}
 801184e:	b087      	sub	sp, #28
 8011850:	af00      	add	r7, sp, #0
 8011852:	6078      	str	r0, [r7, #4]
 8011854:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011856:	f3ef 8310 	mrs	r3, PRIMASK
 801185a:	60fb      	str	r3, [r7, #12]
  return(result);
 801185c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801185e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011860:	b672      	cpsid	i
}
 8011862:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	681a      	ldr	r2, [r3, #0]
 8011868:	683b      	ldr	r3, [r7, #0]
 801186a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 801186c:	683b      	ldr	r3, [r7, #0]
 801186e:	687a      	ldr	r2, [r7, #4]
 8011870:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	683a      	ldr	r2, [r7, #0]
 8011876:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8011878:	683b      	ldr	r3, [r7, #0]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	683a      	ldr	r2, [r7, #0]
 801187e:	605a      	str	r2, [r3, #4]
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011884:	693b      	ldr	r3, [r7, #16]
 8011886:	f383 8810 	msr	PRIMASK, r3
}
 801188a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801188c:	bf00      	nop
 801188e:	371c      	adds	r7, #28
 8011890:	46bd      	mov	sp, r7
 8011892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011896:	4770      	bx	lr

08011898 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8011898:	b480      	push	{r7}
 801189a:	b087      	sub	sp, #28
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
 80118a0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80118a2:	f3ef 8310 	mrs	r3, PRIMASK
 80118a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80118a8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80118aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80118ac:	b672      	cpsid	i
}
 80118ae:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	687a      	ldr	r2, [r7, #4]
 80118b4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	685a      	ldr	r2, [r3, #4]
 80118ba:	683b      	ldr	r3, [r7, #0]
 80118bc:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	683a      	ldr	r2, [r7, #0]
 80118c2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	685b      	ldr	r3, [r3, #4]
 80118c8:	683a      	ldr	r2, [r7, #0]
 80118ca:	601a      	str	r2, [r3, #0]
 80118cc:	697b      	ldr	r3, [r7, #20]
 80118ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80118d0:	693b      	ldr	r3, [r7, #16]
 80118d2:	f383 8810 	msr	PRIMASK, r3
}
 80118d6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80118d8:	bf00      	nop
 80118da:	371c      	adds	r7, #28
 80118dc:	46bd      	mov	sp, r7
 80118de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e2:	4770      	bx	lr

080118e4 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80118e4:	b480      	push	{r7}
 80118e6:	b087      	sub	sp, #28
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80118ec:	f3ef 8310 	mrs	r3, PRIMASK
 80118f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80118f2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80118f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80118f6:	b672      	cpsid	i
}
 80118f8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	685b      	ldr	r3, [r3, #4]
 80118fe:	687a      	ldr	r2, [r7, #4]
 8011900:	6812      	ldr	r2, [r2, #0]
 8011902:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	687a      	ldr	r2, [r7, #4]
 801190a:	6852      	ldr	r2, [r2, #4]
 801190c:	605a      	str	r2, [r3, #4]
 801190e:	697b      	ldr	r3, [r7, #20]
 8011910:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011912:	693b      	ldr	r3, [r7, #16]
 8011914:	f383 8810 	msr	PRIMASK, r3
}
 8011918:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801191a:	bf00      	nop
 801191c:	371c      	adds	r7, #28
 801191e:	46bd      	mov	sp, r7
 8011920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011924:	4770      	bx	lr

08011926 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8011926:	b580      	push	{r7, lr}
 8011928:	b086      	sub	sp, #24
 801192a:	af00      	add	r7, sp, #0
 801192c:	6078      	str	r0, [r7, #4]
 801192e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011930:	f3ef 8310 	mrs	r3, PRIMASK
 8011934:	60fb      	str	r3, [r7, #12]
  return(result);
 8011936:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8011938:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801193a:	b672      	cpsid	i
}
 801193c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681a      	ldr	r2, [r3, #0]
 8011942:	683b      	ldr	r3, [r7, #0]
 8011944:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	4618      	mov	r0, r3
 801194c:	f7ff ffca 	bl	80118e4 <LST_remove_node>
 8011950:	697b      	ldr	r3, [r7, #20]
 8011952:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011954:	693b      	ldr	r3, [r7, #16]
 8011956:	f383 8810 	msr	PRIMASK, r3
}
 801195a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801195c:	bf00      	nop
 801195e:	3718      	adds	r7, #24
 8011960:	46bd      	mov	sp, r7
 8011962:	bd80      	pop	{r7, pc}

08011964 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011964:	b480      	push	{r7}
 8011966:	b087      	sub	sp, #28
 8011968:	af00      	add	r7, sp, #0
 801196a:	60f8      	str	r0, [r7, #12]
 801196c:	60b9      	str	r1, [r7, #8]
 801196e:	4613      	mov	r3, r2
 8011970:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011972:	2301      	movs	r3, #1
 8011974:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011976:	2300      	movs	r3, #0
 8011978:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801197a:	4b1f      	ldr	r3, [pc, #124]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 801197c:	7a5b      	ldrb	r3, [r3, #9]
 801197e:	b2db      	uxtb	r3, r3
 8011980:	2b00      	cmp	r3, #0
 8011982:	d131      	bne.n	80119e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011984:	4b1c      	ldr	r3, [pc, #112]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 8011986:	7a5b      	ldrb	r3, [r3, #9]
 8011988:	b2db      	uxtb	r3, r3
 801198a:	461a      	mov	r2, r3
 801198c:	4b1a      	ldr	r3, [pc, #104]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 801198e:	2100      	movs	r1, #0
 8011990:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011992:	4b19      	ldr	r3, [pc, #100]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 8011994:	7a5b      	ldrb	r3, [r3, #9]
 8011996:	b2db      	uxtb	r3, r3
 8011998:	4a17      	ldr	r2, [pc, #92]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 801199a:	009b      	lsls	r3, r3, #2
 801199c:	4413      	add	r3, r2
 801199e:	68fa      	ldr	r2, [r7, #12]
 80119a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80119a2:	4b15      	ldr	r3, [pc, #84]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 80119a4:	7a5b      	ldrb	r3, [r3, #9]
 80119a6:	b2db      	uxtb	r3, r3
 80119a8:	461a      	mov	r2, r3
 80119aa:	4b13      	ldr	r3, [pc, #76]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 80119ac:	4413      	add	r3, r2
 80119ae:	79fa      	ldrb	r2, [r7, #7]
 80119b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80119b2:	4b11      	ldr	r3, [pc, #68]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 80119b4:	7a5b      	ldrb	r3, [r3, #9]
 80119b6:	b2db      	uxtb	r3, r3
 80119b8:	1c5a      	adds	r2, r3, #1
 80119ba:	b2d1      	uxtb	r1, r2
 80119bc:	4a0e      	ldr	r2, [pc, #56]	@ (80119f8 <FATFS_LinkDriverEx+0x94>)
 80119be:	7251      	strb	r1, [r2, #9]
 80119c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80119c2:	7dbb      	ldrb	r3, [r7, #22]
 80119c4:	3330      	adds	r3, #48	@ 0x30
 80119c6:	b2da      	uxtb	r2, r3
 80119c8:	68bb      	ldr	r3, [r7, #8]
 80119ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80119cc:	68bb      	ldr	r3, [r7, #8]
 80119ce:	3301      	adds	r3, #1
 80119d0:	223a      	movs	r2, #58	@ 0x3a
 80119d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80119d4:	68bb      	ldr	r3, [r7, #8]
 80119d6:	3302      	adds	r3, #2
 80119d8:	222f      	movs	r2, #47	@ 0x2f
 80119da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80119dc:	68bb      	ldr	r3, [r7, #8]
 80119de:	3303      	adds	r3, #3
 80119e0:	2200      	movs	r2, #0
 80119e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80119e4:	2300      	movs	r3, #0
 80119e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80119e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80119ea:	4618      	mov	r0, r3
 80119ec:	371c      	adds	r7, #28
 80119ee:	46bd      	mov	sp, r7
 80119f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f4:	4770      	bx	lr
 80119f6:	bf00      	nop
 80119f8:	200006c8 	.word	0x200006c8

080119fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b082      	sub	sp, #8
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
 8011a04:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011a06:	2200      	movs	r2, #0
 8011a08:	6839      	ldr	r1, [r7, #0]
 8011a0a:	6878      	ldr	r0, [r7, #4]
 8011a0c:	f7ff ffaa 	bl	8011964 <FATFS_LinkDriverEx>
 8011a10:	4603      	mov	r3, r0
}
 8011a12:	4618      	mov	r0, r3
 8011a14:	3708      	adds	r7, #8
 8011a16:	46bd      	mov	sp, r7
 8011a18:	bd80      	pop	{r7, pc}
	...

08011a1c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8011a1c:	b480      	push	{r7}
 8011a1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8011a20:	4b03      	ldr	r3, [pc, #12]	@ (8011a30 <LL_FLASH_GetUDN+0x14>)
 8011a22:	681b      	ldr	r3, [r3, #0]
}
 8011a24:	4618      	mov	r0, r3
 8011a26:	46bd      	mov	sp, r7
 8011a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a2c:	4770      	bx	lr
 8011a2e:	bf00      	nop
 8011a30:	1fff7580 	.word	0x1fff7580

08011a34 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8011a34:	b480      	push	{r7}
 8011a36:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8011a38:	4b03      	ldr	r3, [pc, #12]	@ (8011a48 <LL_FLASH_GetDeviceID+0x14>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	b2db      	uxtb	r3, r3
}
 8011a3e:	4618      	mov	r0, r3
 8011a40:	46bd      	mov	sp, r7
 8011a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a46:	4770      	bx	lr
 8011a48:	1fff7584 	.word	0x1fff7584

08011a4c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8011a4c:	b480      	push	{r7}
 8011a4e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8011a50:	4b03      	ldr	r3, [pc, #12]	@ (8011a60 <LL_FLASH_GetSTCompanyID+0x14>)
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	0a1b      	lsrs	r3, r3, #8
}
 8011a56:	4618      	mov	r0, r3
 8011a58:	46bd      	mov	sp, r7
 8011a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a5e:	4770      	bx	lr
 8011a60:	1fff7584 	.word	0x1fff7584

08011a64 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8011a64:	b5b0      	push	{r4, r5, r7, lr}
 8011a66:	b090      	sub	sp, #64	@ 0x40
 8011a68:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8011a6a:	2392      	movs	r3, #146	@ 0x92
 8011a6c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8011a70:	4b26      	ldr	r3, [pc, #152]	@ (8011b0c <APP_BLE_Init+0xa8>)
 8011a72:	463c      	mov	r4, r7
 8011a74:	461d      	mov	r5, r3
 8011a76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011a78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011a7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011a7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011a7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011a80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011a82:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8011a86:	c403      	stmia	r4!, {r0, r1}
 8011a88:	8022      	strh	r2, [r4, #0]
 8011a8a:	3402      	adds	r4, #2
 8011a8c:	0c13      	lsrs	r3, r2, #16
 8011a8e:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8011a90:	f000 f920 	bl	8011cd4 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8011a94:	2101      	movs	r1, #1
 8011a96:	2002      	movs	r0, #2
 8011a98:	f001 fbb0 	bl	80131fc <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8011a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8011b10 <APP_BLE_Init+0xac>)
 8011a9e:	2100      	movs	r1, #0
 8011aa0:	2002      	movs	r0, #2
 8011aa2:	f001 fd5d 	bl	8013560 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8011aa6:	463b      	mov	r3, r7
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	f7ff f85b 	bl	8010b64 <SHCI_C2_BLE_Init>
 8011aae:	4603      	mov	r3, r0
 8011ab0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 8011ab4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d001      	beq.n	8011ac0 <APP_BLE_Init+0x5c>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 8011abc:	f7f0 fe28 	bl	8002710 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8011ac0:	f000 f91e 	bl	8011d00 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8011ac4:	f7fe ffa8 	bl	8010a18 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8011ac8:	4b12      	ldr	r3, [pc, #72]	@ (8011b14 <APP_BLE_Init+0xb0>)
 8011aca:	2200      	movs	r2, #0
 8011acc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8011ad0:	4b10      	ldr	r3, [pc, #64]	@ (8011b14 <APP_BLE_Init+0xb0>)
 8011ad2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011ad6:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8011ad8:	4a0f      	ldr	r2, [pc, #60]	@ (8011b18 <APP_BLE_Init+0xb4>)
 8011ada:	2100      	movs	r1, #0
 8011adc:	2001      	movs	r0, #1
 8011ade:	f001 fd3f 	bl	8013560 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8011ae2:	2006      	movs	r0, #6
 8011ae4:	f7fe fe0c 	bl	8010700 <aci_hal_set_radio_activity_mask>
 8011ae8:	4603      	mov	r3, r0
 8011aea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8011aee:	f000 fac4 	bl	801207a <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8011af2:	4b08      	ldr	r3, [pc, #32]	@ (8011b14 <APP_BLE_Init+0xb0>)
 8011af4:	2200      	movs	r2, #0
 8011af6:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8011af8:	4b06      	ldr	r3, [pc, #24]	@ (8011b14 <APP_BLE_Init+0xb0>)
 8011afa:	2200      	movs	r2, #0
 8011afc:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8011afe:	2001      	movs	r0, #1
 8011b00:	f000 f9b2 	bl	8011e68 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8011b04:	bf00      	nop
}
 8011b06:	3740      	adds	r7, #64	@ 0x40
 8011b08:	46bd      	mov	sp, r7
 8011b0a:	bdb0      	pop	{r4, r5, r7, pc}
 8011b0c:	08016158 	.word	0x08016158
 8011b10:	08010d81 	.word	0x08010d81
 8011b14:	200006dc 	.word	0x200006dc
 8011b18:	08011f51 	.word	0x08011f51

08011b1c <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b08c      	sub	sp, #48	@ 0x30
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8011b24:	2392      	movs	r3, #146	@ 0x92
 8011b26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	3301      	adds	r3, #1
 8011b2e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8011b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b32:	781b      	ldrb	r3, [r3, #0]
 8011b34:	2bff      	cmp	r3, #255	@ 0xff
 8011b36:	d05c      	beq.n	8011bf2 <SVCCTL_App_Notification+0xd6>
 8011b38:	2bff      	cmp	r3, #255	@ 0xff
 8011b3a:	f300 80bd 	bgt.w	8011cb8 <SVCCTL_App_Notification+0x19c>
 8011b3e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011b40:	d02b      	beq.n	8011b9a <SVCCTL_App_Notification+0x7e>
 8011b42:	2b3e      	cmp	r3, #62	@ 0x3e
 8011b44:	f300 80b8 	bgt.w	8011cb8 <SVCCTL_App_Notification+0x19c>
 8011b48:	2b05      	cmp	r3, #5
 8011b4a:	d002      	beq.n	8011b52 <SVCCTL_App_Notification+0x36>
 8011b4c:	2b10      	cmp	r3, #16
 8011b4e:	d020      	beq.n	8011b92 <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8011b50:	e0b2      	b.n	8011cb8 <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8011b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b54:	3302      	adds	r3, #2
 8011b56:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8011b5e:	b29a      	uxth	r2, r3
 8011b60:	4b59      	ldr	r3, [pc, #356]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011b62:	8adb      	ldrh	r3, [r3, #22]
 8011b64:	429a      	cmp	r2, r3
 8011b66:	d106      	bne.n	8011b76 <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8011b68:	4b57      	ldr	r3, [pc, #348]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011b6a:	2200      	movs	r2, #0
 8011b6c:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8011b6e:	4b56      	ldr	r3, [pc, #344]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011b70:	2200      	movs	r2, #0
 8011b72:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 8011b76:	2001      	movs	r0, #1
 8011b78:	f000 f976 	bl	8011e68 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8011b7c:	4b53      	ldr	r3, [pc, #332]	@ (8011ccc <SVCCTL_App_Notification+0x1b0>)
 8011b7e:	2201      	movs	r2, #1
 8011b80:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8011b82:	4b51      	ldr	r3, [pc, #324]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011b84:	8ada      	ldrh	r2, [r3, #22]
 8011b86:	4b51      	ldr	r3, [pc, #324]	@ (8011ccc <SVCCTL_App_Notification+0x1b0>)
 8011b88:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 8011b8a:	4850      	ldr	r0, [pc, #320]	@ (8011ccc <SVCCTL_App_Notification+0x1b0>)
 8011b8c:	f000 fa61 	bl	8012052 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8011b90:	e095      	b.n	8011cbe <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 8011b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b94:	3302      	adds	r3, #2
 8011b96:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 8011b98:	e091      	b.n	8011cbe <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8011b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b9c:	3302      	adds	r3, #2
 8011b9e:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 8011ba0:	69bb      	ldr	r3, [r7, #24]
 8011ba2:	781b      	ldrb	r3, [r3, #0]
 8011ba4:	2b01      	cmp	r3, #1
 8011ba6:	d001      	beq.n	8011bac <SVCCTL_App_Notification+0x90>
 8011ba8:	2b03      	cmp	r3, #3
          break;
 8011baa:	e021      	b.n	8011bf0 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8011bac:	69bb      	ldr	r3, [r7, #24]
 8011bae:	3301      	adds	r3, #1
 8011bb0:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8011bb2:	4b45      	ldr	r3, [pc, #276]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011bb4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8011bb8:	2b04      	cmp	r3, #4
 8011bba:	d104      	bne.n	8011bc6 <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8011bbc:	4b42      	ldr	r3, [pc, #264]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011bbe:	2206      	movs	r2, #6
 8011bc0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8011bc4:	e003      	b.n	8011bce <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8011bc6:	4b40      	ldr	r3, [pc, #256]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011bc8:	2205      	movs	r2, #5
 8011bca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8011bce:	697b      	ldr	r3, [r7, #20]
 8011bd0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8011bd4:	b29a      	uxth	r2, r3
 8011bd6:	4b3c      	ldr	r3, [pc, #240]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011bd8:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8011bda:	4b3c      	ldr	r3, [pc, #240]	@ (8011ccc <SVCCTL_App_Notification+0x1b0>)
 8011bdc:	2200      	movs	r2, #0
 8011bde:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8011be0:	4b39      	ldr	r3, [pc, #228]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011be2:	8ada      	ldrh	r2, [r3, #22]
 8011be4:	4b39      	ldr	r3, [pc, #228]	@ (8011ccc <SVCCTL_App_Notification+0x1b0>)
 8011be6:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8011be8:	4838      	ldr	r0, [pc, #224]	@ (8011ccc <SVCCTL_App_Notification+0x1b0>)
 8011bea:	f000 fa32 	bl	8012052 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8011bee:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8011bf0:	e065      	b.n	8011cbe <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8011bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bf4:	3302      	adds	r3, #2
 8011bf6:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8011bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bfa:	881b      	ldrh	r3, [r3, #0]
 8011bfc:	b29b      	uxth	r3, r3
 8011bfe:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8011c02:	4293      	cmp	r3, r2
 8011c04:	d048      	beq.n	8011c98 <SVCCTL_App_Notification+0x17c>
 8011c06:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8011c0a:	4293      	cmp	r3, r2
 8011c0c:	dc56      	bgt.n	8011cbc <SVCCTL_App_Notification+0x1a0>
 8011c0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011c12:	d04b      	beq.n	8011cac <SVCCTL_App_Notification+0x190>
 8011c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011c18:	dc50      	bgt.n	8011cbc <SVCCTL_App_Notification+0x1a0>
 8011c1a:	f240 420a 	movw	r2, #1034	@ 0x40a
 8011c1e:	4293      	cmp	r3, r2
 8011c20:	dc4c      	bgt.n	8011cbc <SVCCTL_App_Notification+0x1a0>
 8011c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011c26:	dc04      	bgt.n	8011c32 <SVCCTL_App_Notification+0x116>
 8011c28:	2b04      	cmp	r3, #4
 8011c2a:	d041      	beq.n	8011cb0 <SVCCTL_App_Notification+0x194>
 8011c2c:	2b06      	cmp	r3, #6
 8011c2e:	d039      	beq.n	8011ca4 <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8011c30:	e044      	b.n	8011cbc <SVCCTL_App_Notification+0x1a0>
      switch (p_blecore_evt->ecode)
 8011c32:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 8011c36:	2b09      	cmp	r3, #9
 8011c38:	d840      	bhi.n	8011cbc <SVCCTL_App_Notification+0x1a0>
 8011c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8011c40 <SVCCTL_App_Notification+0x124>)
 8011c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c40:	08011c91 	.word	0x08011c91
 8011c44:	08011c69 	.word	0x08011c69
 8011c48:	08011cbd 	.word	0x08011cbd
 8011c4c:	08011cbd 	.word	0x08011cbd
 8011c50:	08011cbd 	.word	0x08011cbd
 8011c54:	08011cbd 	.word	0x08011cbd
 8011c58:	08011cb5 	.word	0x08011cb5
 8011c5c:	08011cbd 	.word	0x08011cbd
 8011c60:	08011c7d 	.word	0x08011c7d
 8011c64:	08011cb5 	.word	0x08011cb5
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8011c68:	4b17      	ldr	r3, [pc, #92]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011c6a:	8adb      	ldrh	r3, [r3, #22]
 8011c6c:	4918      	ldr	r1, [pc, #96]	@ (8011cd0 <SVCCTL_App_Notification+0x1b4>)
 8011c6e:	4618      	mov	r0, r3
 8011c70:	f7fd ff48 	bl	800fb04 <aci_gap_pass_key_resp>
 8011c74:	4603      	mov	r3, r0
 8011c76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8011c7a:	e01c      	b.n	8011cb6 <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8011c7c:	4b12      	ldr	r3, [pc, #72]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011c7e:	8adb      	ldrh	r3, [r3, #22]
 8011c80:	2101      	movs	r1, #1
 8011c82:	4618      	mov	r0, r3
 8011c84:	f7fe f8e8 	bl	800fe58 <aci_gap_numeric_comparison_value_confirm_yesno>
 8011c88:	4603      	mov	r3, r0
 8011c8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8011c8e:	e012      	b.n	8011cb6 <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8011c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c92:	3302      	adds	r3, #2
 8011c94:	623b      	str	r3, [r7, #32]
          break;
 8011c96:	e00e      	b.n	8011cb6 <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8011c98:	4b0b      	ldr	r3, [pc, #44]	@ (8011cc8 <SVCCTL_App_Notification+0x1ac>)
 8011c9a:	8adb      	ldrh	r3, [r3, #22]
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f7fe fbee 	bl	801047e <aci_gatt_confirm_indication>
        break;
 8011ca2:	e008      	b.n	8011cb6 <SVCCTL_App_Notification+0x19a>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 8011ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ca6:	3302      	adds	r3, #2
 8011ca8:	61fb      	str	r3, [r7, #28]
          break;
 8011caa:	e004      	b.n	8011cb6 <SVCCTL_App_Notification+0x19a>
          break;
 8011cac:	bf00      	nop
 8011cae:	e005      	b.n	8011cbc <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8011cb0:	bf00      	nop
 8011cb2:	e003      	b.n	8011cbc <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8011cb4:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8011cb6:	e001      	b.n	8011cbc <SVCCTL_App_Notification+0x1a0>
      break;
 8011cb8:	bf00      	nop
 8011cba:	e000      	b.n	8011cbe <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8011cbc:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8011cbe:	2301      	movs	r3, #1
}
 8011cc0:	4618      	mov	r0, r3
 8011cc2:	3730      	adds	r7, #48	@ 0x30
 8011cc4:	46bd      	mov	sp, r7
 8011cc6:	bd80      	pop	{r7, pc}
 8011cc8:	200006dc 	.word	0x200006dc
 8011ccc:	20000760 	.word	0x20000760
 8011cd0:	0001b207 	.word	0x0001b207

08011cd4 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b082      	sub	sp, #8
 8011cd8:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8011cda:	4b06      	ldr	r3, [pc, #24]	@ (8011cf4 <Ble_Tl_Init+0x20>)
 8011cdc:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8011cde:	4b06      	ldr	r3, [pc, #24]	@ (8011cf8 <Ble_Tl_Init+0x24>)
 8011ce0:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8011ce2:	463b      	mov	r3, r7
 8011ce4:	4619      	mov	r1, r3
 8011ce6:	4805      	ldr	r0, [pc, #20]	@ (8011cfc <Ble_Tl_Init+0x28>)
 8011ce8:	f7ff f82e 	bl	8010d48 <hci_init>

  return;
 8011cec:	bf00      	nop
}
 8011cee:	3708      	adds	r7, #8
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}
 8011cf4:	200300d8 	.word	0x200300d8
 8011cf8:	08012001 	.word	0x08012001
 8011cfc:	08011fc9 	.word	0x08011fc9

08011d00 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8011d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d02:	b08d      	sub	sp, #52	@ 0x34
 8011d04:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8011d06:	2300      	movs	r3, #0
 8011d08:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8011d0a:	2392      	movs	r3, #146	@ 0x92
 8011d0c:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8011d0e:	f7fe fd4b 	bl	80107a8 <hci_reset>
 8011d12:	4603      	mov	r3, r0
 8011d14:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8011d16:	f000 f8d7 	bl	8011ec8 <BleGetBdAddress>
 8011d1a:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8011d1c:	693a      	ldr	r2, [r7, #16]
 8011d1e:	2106      	movs	r1, #6
 8011d20:	2000      	movs	r0, #0
 8011d22:	f7fe fc01 	bl	8010528 <aci_hal_write_config_data>
 8011d26:	4603      	mov	r3, r0
 8011d28:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8011d2a:	4a4a      	ldr	r2, [pc, #296]	@ (8011e54 <Ble_Hci_Gap_Gatt_Init+0x154>)
 8011d2c:	2110      	movs	r1, #16
 8011d2e:	2018      	movs	r0, #24
 8011d30:	f7fe fbfa 	bl	8010528 <aci_hal_write_config_data>
 8011d34:	4603      	mov	r3, r0
 8011d36:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8011d38:	4a47      	ldr	r2, [pc, #284]	@ (8011e58 <Ble_Hci_Gap_Gatt_Init+0x158>)
 8011d3a:	2110      	movs	r1, #16
 8011d3c:	2008      	movs	r0, #8
 8011d3e:	f7fe fbf3 	bl	8010528 <aci_hal_write_config_data>
 8011d42:	4603      	mov	r3, r0
 8011d44:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8011d46:	211d      	movs	r1, #29
 8011d48:	2001      	movs	r0, #1
 8011d4a:	f7fe fc72 	bl	8010632 <aci_hal_set_tx_power_level>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8011d52:	f7fe f8e8 	bl	800ff26 <aci_gatt_init>
 8011d56:	4603      	mov	r3, r0
 8011d58:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8011d5a:	2300      	movs	r3, #0
 8011d5c:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8011d5e:	7bfb      	ldrb	r3, [r7, #15]
 8011d60:	f043 0301 	orr.w	r3, r3, #1
 8011d64:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8011d66:	7bfb      	ldrb	r3, [r7, #15]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d01f      	beq.n	8011dac <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 8011d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8011e5c <Ble_Hci_Gap_Gatt_Init+0x15c>)
 8011d6e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8011d70:	1dba      	adds	r2, r7, #6
 8011d72:	7bf8      	ldrb	r0, [r7, #15]
 8011d74:	1cbb      	adds	r3, r7, #2
 8011d76:	9301      	str	r3, [sp, #4]
 8011d78:	1d3b      	adds	r3, r7, #4
 8011d7a:	9300      	str	r3, [sp, #0]
 8011d7c:	4613      	mov	r3, r2
 8011d7e:	2207      	movs	r2, #7
 8011d80:	2100      	movs	r1, #0
 8011d82:	f7fd ff26 	bl	800fbd2 <aci_gap_init>
 8011d86:	4603      	mov	r3, r0
 8011d88:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8011d8a:	88fc      	ldrh	r4, [r7, #6]
 8011d8c:	88bd      	ldrh	r5, [r7, #4]
 8011d8e:	68b8      	ldr	r0, [r7, #8]
 8011d90:	f7ee fa46 	bl	8000220 <strlen>
 8011d94:	4603      	mov	r3, r0
 8011d96:	b2da      	uxtb	r2, r3
 8011d98:	68bb      	ldr	r3, [r7, #8]
 8011d9a:	9300      	str	r3, [sp, #0]
 8011d9c:	4613      	mov	r3, r2
 8011d9e:	2200      	movs	r2, #0
 8011da0:	4629      	mov	r1, r5
 8011da2:	4620      	mov	r0, r4
 8011da4:	f7fe fac2 	bl	801032c <aci_gatt_update_char_value>
 8011da8:	4603      	mov	r3, r0
 8011daa:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8011dac:	88f8      	ldrh	r0, [r7, #6]
 8011dae:	8879      	ldrh	r1, [r7, #2]
 8011db0:	463b      	mov	r3, r7
 8011db2:	9300      	str	r3, [sp, #0]
 8011db4:	2302      	movs	r3, #2
 8011db6:	2200      	movs	r2, #0
 8011db8:	f7fe fab8 	bl	801032c <aci_gatt_update_char_value>
 8011dbc:	4603      	mov	r3, r0
 8011dbe:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8011dc0:	2202      	movs	r2, #2
 8011dc2:	2102      	movs	r1, #2
 8011dc4:	2000      	movs	r0, #0
 8011dc6:	f7fe fd13 	bl	80107f0 <hci_le_set_default_phy>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8011dce:	4b24      	ldr	r3, [pc, #144]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011dd0:	2201      	movs	r2, #1
 8011dd2:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8011dd4:	4b22      	ldr	r3, [pc, #136]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011dd6:	781b      	ldrb	r3, [r3, #0]
 8011dd8:	4618      	mov	r0, r3
 8011dda:	f7fd fd7b 	bl	800f8d4 <aci_gap_set_io_capability>
 8011dde:	4603      	mov	r3, r0
 8011de0:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8011de2:	4b1f      	ldr	r3, [pc, #124]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011de4:	2201      	movs	r2, #1
 8011de6:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8011de8:	4b1d      	ldr	r3, [pc, #116]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011dea:	2208      	movs	r2, #8
 8011dec:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8011dee:	4b1c      	ldr	r3, [pc, #112]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011df0:	2210      	movs	r2, #16
 8011df2:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8011df4:	4b1a      	ldr	r3, [pc, #104]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011df6:	2200      	movs	r2, #0
 8011df8:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8011dfa:	4b19      	ldr	r3, [pc, #100]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011dfc:	4a19      	ldr	r2, [pc, #100]	@ (8011e64 <Ble_Hci_Gap_Gatt_Init+0x164>)
 8011dfe:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8011e00:	4b17      	ldr	r3, [pc, #92]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e02:	2200      	movs	r2, #0
 8011e04:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8011e06:	4b16      	ldr	r3, [pc, #88]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e08:	789c      	ldrb	r4, [r3, #2]
 8011e0a:	4b15      	ldr	r3, [pc, #84]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e0c:	785d      	ldrb	r5, [r3, #1]
 8011e0e:	4b14      	ldr	r3, [pc, #80]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e10:	791b      	ldrb	r3, [r3, #4]
 8011e12:	4a13      	ldr	r2, [pc, #76]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e14:	7952      	ldrb	r2, [r2, #5]
 8011e16:	4912      	ldr	r1, [pc, #72]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e18:	78c9      	ldrb	r1, [r1, #3]
 8011e1a:	4811      	ldr	r0, [pc, #68]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e1c:	6880      	ldr	r0, [r0, #8]
 8011e1e:	2600      	movs	r6, #0
 8011e20:	9604      	str	r6, [sp, #16]
 8011e22:	9003      	str	r0, [sp, #12]
 8011e24:	9102      	str	r1, [sp, #8]
 8011e26:	9201      	str	r2, [sp, #4]
 8011e28:	9300      	str	r3, [sp, #0]
 8011e2a:	2300      	movs	r3, #0
 8011e2c:	2201      	movs	r2, #1
 8011e2e:	4629      	mov	r1, r5
 8011e30:	4620      	mov	r0, r4
 8011e32:	f7fd fda3 	bl	800f97c <aci_gap_set_authentication_requirement>
 8011e36:	4603      	mov	r3, r0
 8011e38:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8011e3a:	4b09      	ldr	r3, [pc, #36]	@ (8011e60 <Ble_Hci_Gap_Gatt_Init+0x160>)
 8011e3c:	789b      	ldrb	r3, [r3, #2]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d003      	beq.n	8011e4a <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 8011e42:	f7fd ffe5 	bl	800fe10 <aci_gap_configure_filter_accept_list>
 8011e46:	4603      	mov	r3, r0
 8011e48:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 8011e4a:	bf00      	nop
 8011e4c:	371c      	adds	r7, #28
 8011e4e:	46bd      	mov	sp, r7
 8011e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e52:	bf00      	nop
 8011e54:	08016418 	.word	0x08016418
 8011e58:	08016428 	.word	0x08016428
 8011e5c:	08016194 	.word	0x08016194
 8011e60:	200006dc 	.word	0x200006dc
 8011e64:	0001b207 	.word	0x0001b207

08011e68 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b08c      	sub	sp, #48	@ 0x30
 8011e6c:	af08      	add	r7, sp, #32
 8011e6e:	4603      	mov	r3, r0
 8011e70:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8011e72:	2392      	movs	r3, #146	@ 0x92
 8011e74:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8011e76:	4a12      	ldr	r2, [pc, #72]	@ (8011ec0 <Adv_Request+0x58>)
 8011e78:	79fb      	ldrb	r3, [r7, #7]
 8011e7a:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 8011e7e:	2300      	movs	r3, #0
 8011e80:	9306      	str	r3, [sp, #24]
 8011e82:	2300      	movs	r3, #0
 8011e84:	9305      	str	r3, [sp, #20]
 8011e86:	2300      	movs	r3, #0
 8011e88:	9304      	str	r3, [sp, #16]
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	9303      	str	r3, [sp, #12]
 8011e8e:	2300      	movs	r3, #0
 8011e90:	9302      	str	r3, [sp, #8]
 8011e92:	2300      	movs	r3, #0
 8011e94:	9301      	str	r3, [sp, #4]
 8011e96:	2300      	movs	r3, #0
 8011e98:	9300      	str	r3, [sp, #0]
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	22a0      	movs	r2, #160	@ 0xa0
 8011e9e:	2180      	movs	r1, #128	@ 0x80
 8011ea0:	2000      	movs	r0, #0
 8011ea2:	f7fd fc1d 	bl	800f6e0 <aci_gap_set_discoverable>
 8011ea6:	4603      	mov	r3, r0
 8011ea8:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 8011eaa:	4906      	ldr	r1, [pc, #24]	@ (8011ec4 <Adv_Request+0x5c>)
 8011eac:	2003      	movs	r0, #3
 8011eae:	f7fd ff3d 	bl	800fd2c <aci_gap_update_adv_data>
 8011eb2:	4603      	mov	r3, r0
 8011eb4:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 8011eb6:	bf00      	nop
}
 8011eb8:	3710      	adds	r7, #16
 8011eba:	46bd      	mov	sp, r7
 8011ebc:	bd80      	pop	{r7, pc}
 8011ebe:	bf00      	nop
 8011ec0:	200006dc 	.word	0x200006dc
 8011ec4:	200000a8 	.word	0x200000a8

08011ec8 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8011ec8:	b580      	push	{r7, lr}
 8011eca:	b086      	sub	sp, #24
 8011ecc:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8011ece:	f7ff fda5 	bl	8011a1c <LL_FLASH_GetUDN>
 8011ed2:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8011ed4:	693b      	ldr	r3, [r7, #16]
 8011ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011eda:	d023      	beq.n	8011f24 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8011edc:	f7ff fdb6 	bl	8011a4c <LL_FLASH_GetSTCompanyID>
 8011ee0:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8011ee2:	f7ff fda7 	bl	8011a34 <LL_FLASH_GetDeviceID>
 8011ee6:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8011ee8:	693b      	ldr	r3, [r7, #16]
 8011eea:	b2da      	uxtb	r2, r3
 8011eec:	4b16      	ldr	r3, [pc, #88]	@ (8011f48 <BleGetBdAddress+0x80>)
 8011eee:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8011ef0:	693b      	ldr	r3, [r7, #16]
 8011ef2:	0a1b      	lsrs	r3, r3, #8
 8011ef4:	b2da      	uxtb	r2, r3
 8011ef6:	4b14      	ldr	r3, [pc, #80]	@ (8011f48 <BleGetBdAddress+0x80>)
 8011ef8:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	b2da      	uxtb	r2, r3
 8011efe:	4b12      	ldr	r3, [pc, #72]	@ (8011f48 <BleGetBdAddress+0x80>)
 8011f00:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8011f02:	68bb      	ldr	r3, [r7, #8]
 8011f04:	b2da      	uxtb	r2, r3
 8011f06:	4b10      	ldr	r3, [pc, #64]	@ (8011f48 <BleGetBdAddress+0x80>)
 8011f08:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8011f0a:	68bb      	ldr	r3, [r7, #8]
 8011f0c:	0a1b      	lsrs	r3, r3, #8
 8011f0e:	b2da      	uxtb	r2, r3
 8011f10:	4b0d      	ldr	r3, [pc, #52]	@ (8011f48 <BleGetBdAddress+0x80>)
 8011f12:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8011f14:	68bb      	ldr	r3, [r7, #8]
 8011f16:	0c1b      	lsrs	r3, r3, #16
 8011f18:	b2da      	uxtb	r2, r3
 8011f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8011f48 <BleGetBdAddress+0x80>)
 8011f1c:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8011f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8011f48 <BleGetBdAddress+0x80>)
 8011f20:	617b      	str	r3, [r7, #20]
 8011f22:	e00b      	b.n	8011f3c <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8011f24:	2000      	movs	r0, #0
 8011f26:	f7ff fc37 	bl	8011798 <OTP_Read>
 8011f2a:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d002      	beq.n	8011f38 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	617b      	str	r3, [r7, #20]
 8011f36:	e001      	b.n	8011f3c <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8011f38:	4b04      	ldr	r3, [pc, #16]	@ (8011f4c <BleGetBdAddress+0x84>)
 8011f3a:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8011f3c:	697b      	ldr	r3, [r7, #20]
}
 8011f3e:	4618      	mov	r0, r3
 8011f40:	3718      	adds	r7, #24
 8011f42:	46bd      	mov	sp, r7
 8011f44:	bd80      	pop	{r7, pc}
 8011f46:	bf00      	nop
 8011f48:	200006d4 	.word	0x200006d4
 8011f4c:	08016410 	.word	0x08016410

08011f50 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8011f50:	b580      	push	{r7, lr}
 8011f52:	b082      	sub	sp, #8
 8011f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8011f56:	4b0a      	ldr	r3, [pc, #40]	@ (8011f80 <Adv_Cancel+0x30>)
 8011f58:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8011f5c:	2b05      	cmp	r3, #5
 8011f5e:	d00a      	beq.n	8011f76 <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8011f60:	2392      	movs	r3, #146	@ 0x92
 8011f62:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8011f64:	f7fd fb98 	bl	800f698 <aci_gap_set_non_discoverable>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8011f6c:	4b04      	ldr	r3, [pc, #16]	@ (8011f80 <Adv_Cancel+0x30>)
 8011f6e:	2200      	movs	r2, #0
 8011f70:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8011f74:	bf00      	nop
 8011f76:	bf00      	nop
}
 8011f78:	3708      	adds	r7, #8
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	bd80      	pop	{r7, pc}
 8011f7e:	bf00      	nop
 8011f80:	200006dc 	.word	0x200006dc

08011f84 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8011f84:	b580      	push	{r7, lr}
 8011f86:	b082      	sub	sp, #8
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8011f8c:	2100      	movs	r1, #0
 8011f8e:	2002      	movs	r0, #2
 8011f90:	f001 fb08 	bl	80135a4 <UTIL_SEQ_SetTask>

  return;
 8011f94:	bf00      	nop
}
 8011f96:	3708      	adds	r7, #8
 8011f98:	46bd      	mov	sp, r7
 8011f9a:	bd80      	pop	{r7, pc}

08011f9c <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8011f9c:	b580      	push	{r7, lr}
 8011f9e:	b082      	sub	sp, #8
 8011fa0:	af00      	add	r7, sp, #0
 8011fa2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8011fa4:	2001      	movs	r0, #1
 8011fa6:	f001 fb69 	bl	801367c <UTIL_SEQ_SetEvt>

  return;
 8011faa:	bf00      	nop
}
 8011fac:	3708      	adds	r7, #8
 8011fae:	46bd      	mov	sp, r7
 8011fb0:	bd80      	pop	{r7, pc}

08011fb2 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8011fb2:	b580      	push	{r7, lr}
 8011fb4:	b082      	sub	sp, #8
 8011fb6:	af00      	add	r7, sp, #0
 8011fb8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8011fba:	2001      	movs	r0, #1
 8011fbc:	f001 fb7e 	bl	80136bc <UTIL_SEQ_WaitEvt>

  return;
 8011fc0:	bf00      	nop
}
 8011fc2:	3708      	adds	r7, #8
 8011fc4:	46bd      	mov	sp, r7
 8011fc6:	bd80      	pop	{r7, pc}

08011fc8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8011fc8:	b580      	push	{r7, lr}
 8011fca:	b084      	sub	sp, #16
 8011fcc:	af00      	add	r7, sp, #0
 8011fce:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	685b      	ldr	r3, [r3, #4]
 8011fd8:	3308      	adds	r3, #8
 8011fda:	4618      	mov	r0, r3
 8011fdc:	f7fe fd6e 	bl	8010abc <SVCCTL_UserEvtRx>
 8011fe0:	4603      	mov	r3, r0
 8011fe2:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8011fe4:	7afb      	ldrb	r3, [r7, #11]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d003      	beq.n	8011ff2 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	2201      	movs	r2, #1
 8011fee:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8011ff0:	e003      	b.n	8011ffa <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	2200      	movs	r2, #0
 8011ff6:	701a      	strb	r2, [r3, #0]
  return;
 8011ff8:	bf00      	nop
}
 8011ffa:	3710      	adds	r7, #16
 8011ffc:	46bd      	mov	sp, r7
 8011ffe:	bd80      	pop	{r7, pc}

08012000 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8012000:	b580      	push	{r7, lr}
 8012002:	b084      	sub	sp, #16
 8012004:	af00      	add	r7, sp, #0
 8012006:	4603      	mov	r3, r0
 8012008:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 801200a:	79fb      	ldrb	r3, [r7, #7]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d002      	beq.n	8012016 <BLE_StatusNot+0x16>
 8012010:	2b01      	cmp	r3, #1
 8012012:	d006      	beq.n	8012022 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8012014:	e00b      	b.n	801202e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8012016:	2303      	movs	r3, #3
 8012018:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 801201a:	68f8      	ldr	r0, [r7, #12]
 801201c:	f001 faee 	bl	80135fc <UTIL_SEQ_PauseTask>
      break;
 8012020:	e005      	b.n	801202e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8012022:	2303      	movs	r3, #3
 8012024:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8012026:	68f8      	ldr	r0, [r7, #12]
 8012028:	f001 fb08 	bl	801363c <UTIL_SEQ_ResumeTask>
      break;
 801202c:	bf00      	nop
  }

  return;
 801202e:	bf00      	nop
}
 8012030:	3710      	adds	r7, #16
 8012032:	46bd      	mov	sp, r7
 8012034:	bd80      	pop	{r7, pc}

08012036 <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8012036:	b480      	push	{r7}
 8012038:	b083      	sub	sp, #12
 801203a:	af00      	add	r7, sp, #0
 801203c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	781b      	ldrb	r3, [r3, #0]
 8012042:	2b00      	cmp	r3, #0

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 8012044:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 8012046:	bf00      	nop
}
 8012048:	370c      	adds	r7, #12
 801204a:	46bd      	mov	sp, r7
 801204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012050:	4770      	bx	lr

08012052 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8012052:	b480      	push	{r7}
 8012054:	b083      	sub	sp, #12
 8012056:	af00      	add	r7, sp, #0
 8012058:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	781b      	ldrb	r3, [r3, #0]
 801205e:	2b00      	cmp	r3, #0
 8012060:	d002      	beq.n	8012068 <Custom_APP_Notification+0x16>
 8012062:	2b01      	cmp	r3, #1
 8012064:	d002      	beq.n	801206c <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 8012066:	e002      	b.n	801206e <Custom_APP_Notification+0x1c>
      break;
 8012068:	bf00      	nop
 801206a:	e000      	b.n	801206e <Custom_APP_Notification+0x1c>
      break;
 801206c:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 801206e:	bf00      	nop
}
 8012070:	370c      	adds	r7, #12
 8012072:	46bd      	mov	sp, r7
 8012074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012078:	4770      	bx	lr

0801207a <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 801207a:	b480      	push	{r7}
 801207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 801207e:	bf00      	nop
}
 8012080:	46bd      	mov	sp, r7
 8012082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012086:	4770      	bx	lr

08012088 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8012088:	b580      	push	{r7, lr}
 801208a:	b08c      	sub	sp, #48	@ 0x30
 801208c:	af00      	add	r7, sp, #0
 801208e:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8012090:	2300      	movs	r3, #0
 8012092:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	3301      	adds	r3, #1
 801209a:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (event_pckt->evt)
 801209c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801209e:	781b      	ldrb	r3, [r3, #0]
 80120a0:	2bff      	cmp	r3, #255	@ 0xff
 80120a2:	d154      	bne.n	801214e <Custom_STM_Event_Handler+0xc6>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 80120a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120a6:	3302      	adds	r3, #2
 80120a8:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (blecore_evt->ecode)
 80120aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120ac:	881b      	ldrh	r3, [r3, #0]
 80120ae:	b29b      	uxth	r3, r3
 80120b0:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 80120b4:	2b1a      	cmp	r3, #26
 80120b6:	d848      	bhi.n	801214a <Custom_STM_Event_Handler+0xc2>
 80120b8:	a201      	add	r2, pc, #4	@ (adr r2, 80120c0 <Custom_STM_Event_Handler+0x38>)
 80120ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120be:	bf00      	nop
 80120c0:	0801214b 	.word	0x0801214b
 80120c4:	0801214b 	.word	0x0801214b
 80120c8:	0801214b 	.word	0x0801214b
 80120cc:	0801214b 	.word	0x0801214b
 80120d0:	0801214b 	.word	0x0801214b
 80120d4:	0801214b 	.word	0x0801214b
 80120d8:	0801214b 	.word	0x0801214b
 80120dc:	0801214b 	.word	0x0801214b
 80120e0:	0801214b 	.word	0x0801214b
 80120e4:	0801214b 	.word	0x0801214b
 80120e8:	0801214b 	.word	0x0801214b
 80120ec:	0801214b 	.word	0x0801214b
 80120f0:	0801214b 	.word	0x0801214b
 80120f4:	0801214b 	.word	0x0801214b
 80120f8:	0801214b 	.word	0x0801214b
 80120fc:	0801214b 	.word	0x0801214b
 8012100:	0801214b 	.word	0x0801214b
 8012104:	0801214b 	.word	0x0801214b
 8012108:	0801214b 	.word	0x0801214b
 801210c:	0801214b 	.word	0x0801214b
 8012110:	0801214b 	.word	0x0801214b
 8012114:	0801214b 	.word	0x0801214b
 8012118:	0801214b 	.word	0x0801214b
 801211c:	0801214b 	.word	0x0801214b
 8012120:	0801214b 	.word	0x0801214b
 8012124:	0801214b 	.word	0x0801214b
 8012128:	0801212d 	.word	0x0801212d
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 801212c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801212e:	3302      	adds	r3, #2
 8012130:	623b      	str	r3, [r7, #32]
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8012132:	2300      	movs	r3, #0
 8012134:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8012136:	6a3b      	ldr	r3, [r7, #32]
 8012138:	881b      	ldrh	r3, [r3, #0]
 801213a:	b29b      	uxth	r3, r3
 801213c:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 801213e:	f107 030c 	add.w	r3, r7, #12
 8012142:	4618      	mov	r0, r3
 8012144:	f7ff ff77 	bl	8012036 <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 8012148:	e000      	b.n	801214c <Custom_STM_Event_Handler+0xc4>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 801214a:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 801214c:	e000      	b.n	8012150 <Custom_STM_Event_Handler+0xc8>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 801214e:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8012150:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Custom_STM_Event_Handler */
 8012154:	4618      	mov	r0, r3
 8012156:	3730      	adds	r7, #48	@ 0x30
 8012158:	46bd      	mov	sp, r7
 801215a:	bd80      	pop	{r7, pc}

0801215c <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 801215c:	b580      	push	{r7, lr}
 801215e:	b08c      	sub	sp, #48	@ 0x30
 8012160:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8012162:	2392      	movs	r3, #146	@ 0x92
 8012164:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 8012166:	4834      	ldr	r0, [pc, #208]	@ (8012238 <SVCCTL_InitCustomSvc+0xdc>)
 8012168:	f7fe fc8e 	bl	8010a88 <SVCCTL_RegisterSvcHandler>
   *                              = 3
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 3;
 801216c:	2303      	movs	r3, #3
 801216e:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_INSUDOS_UUID(uuid.Char_UUID_128);
 8012170:	238f      	movs	r3, #143	@ 0x8f
 8012172:	713b      	strb	r3, [r7, #4]
 8012174:	23e5      	movs	r3, #229	@ 0xe5
 8012176:	717b      	strb	r3, [r7, #5]
 8012178:	23b3      	movs	r3, #179	@ 0xb3
 801217a:	71bb      	strb	r3, [r7, #6]
 801217c:	23d5      	movs	r3, #213	@ 0xd5
 801217e:	71fb      	strb	r3, [r7, #7]
 8012180:	232e      	movs	r3, #46	@ 0x2e
 8012182:	723b      	strb	r3, [r7, #8]
 8012184:	237f      	movs	r3, #127	@ 0x7f
 8012186:	727b      	strb	r3, [r7, #9]
 8012188:	234a      	movs	r3, #74	@ 0x4a
 801218a:	72bb      	strb	r3, [r7, #10]
 801218c:	2398      	movs	r3, #152	@ 0x98
 801218e:	72fb      	strb	r3, [r7, #11]
 8012190:	232a      	movs	r3, #42	@ 0x2a
 8012192:	733b      	strb	r3, [r7, #12]
 8012194:	2348      	movs	r3, #72	@ 0x48
 8012196:	737b      	strb	r3, [r7, #13]
 8012198:	237a      	movs	r3, #122	@ 0x7a
 801219a:	73bb      	strb	r3, [r7, #14]
 801219c:	23cc      	movs	r3, #204	@ 0xcc
 801219e:	73fb      	strb	r3, [r7, #15]
 80121a0:	2300      	movs	r3, #0
 80121a2:	743b      	strb	r3, [r7, #16]
 80121a4:	2300      	movs	r3, #0
 80121a6:	747b      	strb	r3, [r7, #17]
 80121a8:	2300      	movs	r3, #0
 80121aa:	74bb      	strb	r3, [r7, #18]
 80121ac:	2300      	movs	r3, #0
 80121ae:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 80121b0:	7dbb      	ldrb	r3, [r7, #22]
 80121b2:	1d39      	adds	r1, r7, #4
 80121b4:	4a21      	ldr	r2, [pc, #132]	@ (801223c <SVCCTL_InitCustomSvc+0xe0>)
 80121b6:	9200      	str	r2, [sp, #0]
 80121b8:	2201      	movs	r2, #1
 80121ba:	2002      	movs	r0, #2
 80121bc:	f7fd fed8 	bl	800ff70 <aci_gatt_add_service>
 80121c0:	4603      	mov	r3, r0
 80121c2:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  Insudos
   */
  COPY_INSUDOS_UUID(uuid.Char_UUID_128);
 80121c4:	238f      	movs	r3, #143	@ 0x8f
 80121c6:	713b      	strb	r3, [r7, #4]
 80121c8:	23e5      	movs	r3, #229	@ 0xe5
 80121ca:	717b      	strb	r3, [r7, #5]
 80121cc:	23b3      	movs	r3, #179	@ 0xb3
 80121ce:	71bb      	strb	r3, [r7, #6]
 80121d0:	23d5      	movs	r3, #213	@ 0xd5
 80121d2:	71fb      	strb	r3, [r7, #7]
 80121d4:	232e      	movs	r3, #46	@ 0x2e
 80121d6:	723b      	strb	r3, [r7, #8]
 80121d8:	237f      	movs	r3, #127	@ 0x7f
 80121da:	727b      	strb	r3, [r7, #9]
 80121dc:	234a      	movs	r3, #74	@ 0x4a
 80121de:	72bb      	strb	r3, [r7, #10]
 80121e0:	2398      	movs	r3, #152	@ 0x98
 80121e2:	72fb      	strb	r3, [r7, #11]
 80121e4:	232a      	movs	r3, #42	@ 0x2a
 80121e6:	733b      	strb	r3, [r7, #12]
 80121e8:	2348      	movs	r3, #72	@ 0x48
 80121ea:	737b      	strb	r3, [r7, #13]
 80121ec:	237a      	movs	r3, #122	@ 0x7a
 80121ee:	73bb      	strb	r3, [r7, #14]
 80121f0:	23cc      	movs	r3, #204	@ 0xcc
 80121f2:	73fb      	strb	r3, [r7, #15]
 80121f4:	2300      	movs	r3, #0
 80121f6:	743b      	strb	r3, [r7, #16]
 80121f8:	2300      	movs	r3, #0
 80121fa:	747b      	strb	r3, [r7, #17]
 80121fc:	2300      	movs	r3, #0
 80121fe:	74bb      	strb	r3, [r7, #18]
 8012200:	2300      	movs	r3, #0
 8012202:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomServiceHdle,
 8012204:	4b0d      	ldr	r3, [pc, #52]	@ (801223c <SVCCTL_InitCustomSvc+0xe0>)
 8012206:	8818      	ldrh	r0, [r3, #0]
 8012208:	4b0d      	ldr	r3, [pc, #52]	@ (8012240 <SVCCTL_InitCustomSvc+0xe4>)
 801220a:	881b      	ldrh	r3, [r3, #0]
 801220c:	1d3a      	adds	r2, r7, #4
 801220e:	490d      	ldr	r1, [pc, #52]	@ (8012244 <SVCCTL_InitCustomSvc+0xe8>)
 8012210:	9105      	str	r1, [sp, #20]
 8012212:	2100      	movs	r1, #0
 8012214:	9104      	str	r1, [sp, #16]
 8012216:	2110      	movs	r1, #16
 8012218:	9103      	str	r1, [sp, #12]
 801221a:	2107      	movs	r1, #7
 801221c:	9102      	str	r1, [sp, #8]
 801221e:	2100      	movs	r1, #0
 8012220:	9101      	str	r1, [sp, #4]
 8012222:	2100      	movs	r1, #0
 8012224:	9100      	str	r1, [sp, #0]
 8012226:	2102      	movs	r1, #2
 8012228:	f7fd ff78 	bl	801011c <aci_gatt_add_char>
 801222c:	4603      	mov	r3, r0
 801222e:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8012230:	bf00      	nop
}
 8012232:	3718      	adds	r7, #24
 8012234:	46bd      	mov	sp, r7
 8012236:	bd80      	pop	{r7, pc}
 8012238:	08012089 	.word	0x08012089
 801223c:	20000764 	.word	0x20000764
 8012240:	200000ac 	.word	0x200000ac
 8012244:	20000766 	.word	0x20000766

08012248 <LL_PWR_EnableBootC2>:
{
 8012248:	b480      	push	{r7}
 801224a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 801224c:	4b05      	ldr	r3, [pc, #20]	@ (8012264 <LL_PWR_EnableBootC2+0x1c>)
 801224e:	68db      	ldr	r3, [r3, #12]
 8012250:	4a04      	ldr	r2, [pc, #16]	@ (8012264 <LL_PWR_EnableBootC2+0x1c>)
 8012252:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012256:	60d3      	str	r3, [r2, #12]
}
 8012258:	bf00      	nop
 801225a:	46bd      	mov	sp, r7
 801225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012260:	4770      	bx	lr
 8012262:	bf00      	nop
 8012264:	58000400 	.word	0x58000400

08012268 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8012268:	b480      	push	{r7}
 801226a:	b083      	sub	sp, #12
 801226c:	af00      	add	r7, sp, #0
 801226e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8012270:	4b06      	ldr	r3, [pc, #24]	@ (801228c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8012272:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8012276:	4905      	ldr	r1, [pc, #20]	@ (801228c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	4313      	orrs	r3, r2
 801227c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8012280:	bf00      	nop
 8012282:	370c      	adds	r7, #12
 8012284:	46bd      	mov	sp, r7
 8012286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801228a:	4770      	bx	lr
 801228c:	58000800 	.word	0x58000800

08012290 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8012290:	b480      	push	{r7}
 8012292:	b083      	sub	sp, #12
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8012298:	4b05      	ldr	r3, [pc, #20]	@ (80122b0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801229a:	6a1a      	ldr	r2, [r3, #32]
 801229c:	4904      	ldr	r1, [pc, #16]	@ (80122b0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	4313      	orrs	r3, r2
 80122a2:	620b      	str	r3, [r1, #32]
}
 80122a4:	bf00      	nop
 80122a6:	370c      	adds	r7, #12
 80122a8:	46bd      	mov	sp, r7
 80122aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ae:	4770      	bx	lr
 80122b0:	58000800 	.word	0x58000800

080122b4 <LL_AHB3_GRP1_EnableClock>:
{
 80122b4:	b480      	push	{r7}
 80122b6:	b085      	sub	sp, #20
 80122b8:	af00      	add	r7, sp, #0
 80122ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80122bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80122c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80122c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	4313      	orrs	r3, r2
 80122ca:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80122cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80122d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	4013      	ands	r3, r2
 80122d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80122d8:	68fb      	ldr	r3, [r7, #12]
}
 80122da:	bf00      	nop
 80122dc:	3714      	adds	r7, #20
 80122de:	46bd      	mov	sp, r7
 80122e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e4:	4770      	bx	lr

080122e6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80122e6:	b480      	push	{r7}
 80122e8:	b085      	sub	sp, #20
 80122ea:	af00      	add	r7, sp, #0
 80122ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80122ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80122f2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80122f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	4313      	orrs	r3, r2
 80122fe:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8012302:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012306:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	4013      	ands	r3, r2
 801230e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012310:	68fb      	ldr	r3, [r7, #12]
}
 8012312:	bf00      	nop
 8012314:	3714      	adds	r7, #20
 8012316:	46bd      	mov	sp, r7
 8012318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801231c:	4770      	bx	lr

0801231e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 801231e:	b480      	push	{r7}
 8012320:	b083      	sub	sp, #12
 8012322:	af00      	add	r7, sp, #0
 8012324:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	601a      	str	r2, [r3, #0]
}
 8012332:	bf00      	nop
 8012334:	370c      	adds	r7, #12
 8012336:	46bd      	mov	sp, r7
 8012338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801233c:	4770      	bx	lr

0801233e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 801233e:	b480      	push	{r7}
 8012340:	b083      	sub	sp, #12
 8012342:	af00      	add	r7, sp, #0
 8012344:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	f043 0201 	orr.w	r2, r3, #1
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	601a      	str	r2, [r3, #0]
}
 8012352:	bf00      	nop
 8012354:	370c      	adds	r7, #12
 8012356:	46bd      	mov	sp, r7
 8012358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801235c:	4770      	bx	lr

0801235e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801235e:	b480      	push	{r7}
 8012360:	b083      	sub	sp, #12
 8012362:	af00      	add	r7, sp, #0
 8012364:	6078      	str	r0, [r7, #4]
 8012366:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	685a      	ldr	r2, [r3, #4]
 801236c:	683b      	ldr	r3, [r7, #0]
 801236e:	041b      	lsls	r3, r3, #16
 8012370:	43db      	mvns	r3, r3
 8012372:	401a      	ands	r2, r3
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	605a      	str	r2, [r3, #4]
}
 8012378:	bf00      	nop
 801237a:	370c      	adds	r7, #12
 801237c:	46bd      	mov	sp, r7
 801237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012382:	4770      	bx	lr

08012384 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8012384:	b480      	push	{r7}
 8012386:	b083      	sub	sp, #12
 8012388:	af00      	add	r7, sp, #0
 801238a:	6078      	str	r0, [r7, #4]
 801238c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	685a      	ldr	r2, [r3, #4]
 8012392:	683b      	ldr	r3, [r7, #0]
 8012394:	041b      	lsls	r3, r3, #16
 8012396:	431a      	orrs	r2, r3
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	605a      	str	r2, [r3, #4]
}
 801239c:	bf00      	nop
 801239e:	370c      	adds	r7, #12
 80123a0:	46bd      	mov	sp, r7
 80123a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a6:	4770      	bx	lr

080123a8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80123a8:	b480      	push	{r7}
 80123aa:	b083      	sub	sp, #12
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	6078      	str	r0, [r7, #4]
 80123b0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	685a      	ldr	r2, [r3, #4]
 80123b6:	683b      	ldr	r3, [r7, #0]
 80123b8:	43db      	mvns	r3, r3
 80123ba:	401a      	ands	r2, r3
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	605a      	str	r2, [r3, #4]
}
 80123c0:	bf00      	nop
 80123c2:	370c      	adds	r7, #12
 80123c4:	46bd      	mov	sp, r7
 80123c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ca:	4770      	bx	lr

080123cc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80123cc:	b480      	push	{r7}
 80123ce:	b083      	sub	sp, #12
 80123d0:	af00      	add	r7, sp, #0
 80123d2:	6078      	str	r0, [r7, #4]
 80123d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	683a      	ldr	r2, [r7, #0]
 80123da:	609a      	str	r2, [r3, #8]
}
 80123dc:	bf00      	nop
 80123de:	370c      	adds	r7, #12
 80123e0:	46bd      	mov	sp, r7
 80123e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123e6:	4770      	bx	lr

080123e8 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80123e8:	b480      	push	{r7}
 80123ea:	b083      	sub	sp, #12
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	6078      	str	r0, [r7, #4]
 80123f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80123f2:	683b      	ldr	r3, [r7, #0]
 80123f4:	041a      	lsls	r2, r3, #16
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	609a      	str	r2, [r3, #8]
}
 80123fa:	bf00      	nop
 80123fc:	370c      	adds	r7, #12
 80123fe:	46bd      	mov	sp, r7
 8012400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012404:	4770      	bx	lr

08012406 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8012406:	b480      	push	{r7}
 8012408:	b083      	sub	sp, #12
 801240a:	af00      	add	r7, sp, #0
 801240c:	6078      	str	r0, [r7, #4]
 801240e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	68da      	ldr	r2, [r3, #12]
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	4013      	ands	r3, r2
 8012418:	683a      	ldr	r2, [r7, #0]
 801241a:	429a      	cmp	r2, r3
 801241c:	d101      	bne.n	8012422 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 801241e:	2301      	movs	r3, #1
 8012420:	e000      	b.n	8012424 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8012422:	2300      	movs	r3, #0
}
 8012424:	4618      	mov	r0, r3
 8012426:	370c      	adds	r7, #12
 8012428:	46bd      	mov	sp, r7
 801242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801242e:	4770      	bx	lr

08012430 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8012430:	b480      	push	{r7}
 8012432:	b083      	sub	sp, #12
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
 8012438:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	69da      	ldr	r2, [r3, #28]
 801243e:	683b      	ldr	r3, [r7, #0]
 8012440:	4013      	ands	r3, r2
 8012442:	683a      	ldr	r2, [r7, #0]
 8012444:	429a      	cmp	r2, r3
 8012446:	d101      	bne.n	801244c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8012448:	2301      	movs	r3, #1
 801244a:	e000      	b.n	801244e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 801244c:	2300      	movs	r3, #0
}
 801244e:	4618      	mov	r0, r3
 8012450:	370c      	adds	r7, #12
 8012452:	46bd      	mov	sp, r7
 8012454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012458:	4770      	bx	lr
	...

0801245c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 801245c:	b580      	push	{r7, lr}
 801245e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8012460:	2102      	movs	r1, #2
 8012462:	4818      	ldr	r0, [pc, #96]	@ (80124c4 <HW_IPCC_Rx_Handler+0x68>)
 8012464:	f7ff ffe4 	bl	8012430 <LL_C2_IPCC_IsActiveFlag_CHx>
 8012468:	4603      	mov	r3, r0
 801246a:	2b00      	cmp	r3, #0
 801246c:	d008      	beq.n	8012480 <HW_IPCC_Rx_Handler+0x24>
 801246e:	4b15      	ldr	r3, [pc, #84]	@ (80124c4 <HW_IPCC_Rx_Handler+0x68>)
 8012470:	685b      	ldr	r3, [r3, #4]
 8012472:	f003 0302 	and.w	r3, r3, #2
 8012476:	2b00      	cmp	r3, #0
 8012478:	d102      	bne.n	8012480 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 801247a:	f000 f925 	bl	80126c8 <HW_IPCC_SYS_EvtHandler>
 801247e:	e01e      	b.n	80124be <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8012480:	2101      	movs	r1, #1
 8012482:	4810      	ldr	r0, [pc, #64]	@ (80124c4 <HW_IPCC_Rx_Handler+0x68>)
 8012484:	f7ff ffd4 	bl	8012430 <LL_C2_IPCC_IsActiveFlag_CHx>
 8012488:	4603      	mov	r3, r0
 801248a:	2b00      	cmp	r3, #0
 801248c:	d008      	beq.n	80124a0 <HW_IPCC_Rx_Handler+0x44>
 801248e:	4b0d      	ldr	r3, [pc, #52]	@ (80124c4 <HW_IPCC_Rx_Handler+0x68>)
 8012490:	685b      	ldr	r3, [r3, #4]
 8012492:	f003 0301 	and.w	r3, r3, #1
 8012496:	2b00      	cmp	r3, #0
 8012498:	d102      	bne.n	80124a0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 801249a:	f000 f899 	bl	80125d0 <HW_IPCC_BLE_EvtHandler>
 801249e:	e00e      	b.n	80124be <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80124a0:	2108      	movs	r1, #8
 80124a2:	4808      	ldr	r0, [pc, #32]	@ (80124c4 <HW_IPCC_Rx_Handler+0x68>)
 80124a4:	f7ff ffc4 	bl	8012430 <LL_C2_IPCC_IsActiveFlag_CHx>
 80124a8:	4603      	mov	r3, r0
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d008      	beq.n	80124c0 <HW_IPCC_Rx_Handler+0x64>
 80124ae:	4b05      	ldr	r3, [pc, #20]	@ (80124c4 <HW_IPCC_Rx_Handler+0x68>)
 80124b0:	685b      	ldr	r3, [r3, #4]
 80124b2:	f003 0308 	and.w	r3, r3, #8
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d102      	bne.n	80124c0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 80124ba:	f000 f97d 	bl	80127b8 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80124be:	bf00      	nop
 80124c0:	bf00      	nop
}
 80124c2:	bd80      	pop	{r7, pc}
 80124c4:	58000c00 	.word	0x58000c00

080124c8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80124cc:	2102      	movs	r1, #2
 80124ce:	4818      	ldr	r0, [pc, #96]	@ (8012530 <HW_IPCC_Tx_Handler+0x68>)
 80124d0:	f7ff ff99 	bl	8012406 <LL_C1_IPCC_IsActiveFlag_CHx>
 80124d4:	4603      	mov	r3, r0
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d108      	bne.n	80124ec <HW_IPCC_Tx_Handler+0x24>
 80124da:	4b15      	ldr	r3, [pc, #84]	@ (8012530 <HW_IPCC_Tx_Handler+0x68>)
 80124dc:	685b      	ldr	r3, [r3, #4]
 80124de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d102      	bne.n	80124ec <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80124e6:	f000 f8d3 	bl	8012690 <HW_IPCC_SYS_CmdEvtHandler>
 80124ea:	e01e      	b.n	801252a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80124ec:	2108      	movs	r1, #8
 80124ee:	4810      	ldr	r0, [pc, #64]	@ (8012530 <HW_IPCC_Tx_Handler+0x68>)
 80124f0:	f7ff ff89 	bl	8012406 <LL_C1_IPCC_IsActiveFlag_CHx>
 80124f4:	4603      	mov	r3, r0
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d108      	bne.n	801250c <HW_IPCC_Tx_Handler+0x44>
 80124fa:	4b0d      	ldr	r3, [pc, #52]	@ (8012530 <HW_IPCC_Tx_Handler+0x68>)
 80124fc:	685b      	ldr	r3, [r3, #4]
 80124fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8012502:	2b00      	cmp	r3, #0
 8012504:	d102      	bne.n	801250c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8012506:	f000 f919 	bl	801273c <HW_IPCC_MM_FreeBufHandler>
 801250a:	e00e      	b.n	801252a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 801250c:	2120      	movs	r1, #32
 801250e:	4808      	ldr	r0, [pc, #32]	@ (8012530 <HW_IPCC_Tx_Handler+0x68>)
 8012510:	f7ff ff79 	bl	8012406 <LL_C1_IPCC_IsActiveFlag_CHx>
 8012514:	4603      	mov	r3, r0
 8012516:	2b00      	cmp	r3, #0
 8012518:	d108      	bne.n	801252c <HW_IPCC_Tx_Handler+0x64>
 801251a:	4b05      	ldr	r3, [pc, #20]	@ (8012530 <HW_IPCC_Tx_Handler+0x68>)
 801251c:	685b      	ldr	r3, [r3, #4]
 801251e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012522:	2b00      	cmp	r3, #0
 8012524:	d102      	bne.n	801252c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8012526:	f000 f85f 	bl	80125e8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 801252a:	bf00      	nop
 801252c:	bf00      	nop
}
 801252e:	bd80      	pop	{r7, pc}
 8012530:	58000c00 	.word	0x58000c00

08012534 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8012534:	b580      	push	{r7, lr}
 8012536:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8012538:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801253c:	f7ff fed3 	bl	80122e6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8012540:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8012544:	f7ff fea4 	bl	8012290 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8012548:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801254c:	f7ff fe8c 	bl	8012268 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8012550:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8012552:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8012554:	f7ff fe78 	bl	8012248 <LL_PWR_EnableBootC2>

  return;
 8012558:	bf00      	nop
}
 801255a:	bd80      	pop	{r7, pc}

0801255c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 801255c:	b580      	push	{r7, lr}
 801255e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8012560:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8012564:	f7ff fea6 	bl	80122b4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8012568:	4806      	ldr	r0, [pc, #24]	@ (8012584 <HW_IPCC_Init+0x28>)
 801256a:	f7ff fee8 	bl	801233e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 801256e:	4805      	ldr	r0, [pc, #20]	@ (8012584 <HW_IPCC_Init+0x28>)
 8012570:	f7ff fed5 	bl	801231e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8012574:	202c      	movs	r0, #44	@ 0x2c
 8012576:	f7f1 fcf6 	bl	8003f66 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 801257a:	202d      	movs	r0, #45	@ 0x2d
 801257c:	f7f1 fcf3 	bl	8003f66 <HAL_NVIC_EnableIRQ>

  return;
 8012580:	bf00      	nop
}
 8012582:	bd80      	pop	{r7, pc}
 8012584:	58000c00 	.word	0x58000c00

08012588 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8012588:	b580      	push	{r7, lr}
 801258a:	b084      	sub	sp, #16
 801258c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801258e:	f3ef 8310 	mrs	r3, PRIMASK
 8012592:	607b      	str	r3, [r7, #4]
  return(result);
 8012594:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012596:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012598:	b672      	cpsid	i
}
 801259a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 801259c:	2101      	movs	r1, #1
 801259e:	4806      	ldr	r0, [pc, #24]	@ (80125b8 <HW_IPCC_BLE_Init+0x30>)
 80125a0:	f7ff ff02 	bl	80123a8 <LL_C1_IPCC_EnableReceiveChannel>
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80125a8:	68bb      	ldr	r3, [r7, #8]
 80125aa:	f383 8810 	msr	PRIMASK, r3
}
 80125ae:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80125b0:	bf00      	nop
}
 80125b2:	3710      	adds	r7, #16
 80125b4:	46bd      	mov	sp, r7
 80125b6:	bd80      	pop	{r7, pc}
 80125b8:	58000c00 	.word	0x58000c00

080125bc <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80125c0:	2101      	movs	r1, #1
 80125c2:	4802      	ldr	r0, [pc, #8]	@ (80125cc <HW_IPCC_BLE_SendCmd+0x10>)
 80125c4:	f7ff ff10 	bl	80123e8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80125c8:	bf00      	nop
}
 80125ca:	bd80      	pop	{r7, pc}
 80125cc:	58000c00 	.word	0x58000c00

080125d0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80125d0:	b580      	push	{r7, lr}
 80125d2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80125d4:	f7fe ff1c 	bl	8011410 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80125d8:	2101      	movs	r1, #1
 80125da:	4802      	ldr	r0, [pc, #8]	@ (80125e4 <HW_IPCC_BLE_EvtHandler+0x14>)
 80125dc:	f7ff fef6 	bl	80123cc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80125e0:	bf00      	nop
}
 80125e2:	bd80      	pop	{r7, pc}
 80125e4:	58000c00 	.word	0x58000c00

080125e8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b084      	sub	sp, #16
 80125ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80125ee:	f3ef 8310 	mrs	r3, PRIMASK
 80125f2:	607b      	str	r3, [r7, #4]
  return(result);
 80125f4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80125f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80125f8:	b672      	cpsid	i
}
 80125fa:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80125fc:	2120      	movs	r1, #32
 80125fe:	4807      	ldr	r0, [pc, #28]	@ (801261c <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8012600:	f7ff fec0 	bl	8012384 <LL_C1_IPCC_DisableTransmitChannel>
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012608:	68bb      	ldr	r3, [r7, #8]
 801260a:	f383 8810 	msr	PRIMASK, r3
}
 801260e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8012610:	f7fe ff2e 	bl	8011470 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8012614:	bf00      	nop
}
 8012616:	3710      	adds	r7, #16
 8012618:	46bd      	mov	sp, r7
 801261a:	bd80      	pop	{r7, pc}
 801261c:	58000c00 	.word	0x58000c00

08012620 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b084      	sub	sp, #16
 8012624:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012626:	f3ef 8310 	mrs	r3, PRIMASK
 801262a:	607b      	str	r3, [r7, #4]
  return(result);
 801262c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 801262e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012630:	b672      	cpsid	i
}
 8012632:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8012634:	2102      	movs	r1, #2
 8012636:	4806      	ldr	r0, [pc, #24]	@ (8012650 <HW_IPCC_SYS_Init+0x30>)
 8012638:	f7ff feb6 	bl	80123a8 <LL_C1_IPCC_EnableReceiveChannel>
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012640:	68bb      	ldr	r3, [r7, #8]
 8012642:	f383 8810 	msr	PRIMASK, r3
}
 8012646:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012648:	bf00      	nop
}
 801264a:	3710      	adds	r7, #16
 801264c:	46bd      	mov	sp, r7
 801264e:	bd80      	pop	{r7, pc}
 8012650:	58000c00 	.word	0x58000c00

08012654 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b084      	sub	sp, #16
 8012658:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 801265a:	2102      	movs	r1, #2
 801265c:	480b      	ldr	r0, [pc, #44]	@ (801268c <HW_IPCC_SYS_SendCmd+0x38>)
 801265e:	f7ff fec3 	bl	80123e8 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012662:	f3ef 8310 	mrs	r3, PRIMASK
 8012666:	607b      	str	r3, [r7, #4]
  return(result);
 8012668:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 801266a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801266c:	b672      	cpsid	i
}
 801266e:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8012670:	2102      	movs	r1, #2
 8012672:	4806      	ldr	r0, [pc, #24]	@ (801268c <HW_IPCC_SYS_SendCmd+0x38>)
 8012674:	f7ff fe73 	bl	801235e <LL_C1_IPCC_EnableTransmitChannel>
 8012678:	68fb      	ldr	r3, [r7, #12]
 801267a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801267c:	68bb      	ldr	r3, [r7, #8]
 801267e:	f383 8810 	msr	PRIMASK, r3
}
 8012682:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012684:	bf00      	nop
}
 8012686:	3710      	adds	r7, #16
 8012688:	46bd      	mov	sp, r7
 801268a:	bd80      	pop	{r7, pc}
 801268c:	58000c00 	.word	0x58000c00

08012690 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8012690:	b580      	push	{r7, lr}
 8012692:	b084      	sub	sp, #16
 8012694:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012696:	f3ef 8310 	mrs	r3, PRIMASK
 801269a:	607b      	str	r3, [r7, #4]
  return(result);
 801269c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 801269e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80126a0:	b672      	cpsid	i
}
 80126a2:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80126a4:	2102      	movs	r1, #2
 80126a6:	4807      	ldr	r0, [pc, #28]	@ (80126c4 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 80126a8:	f7ff fe6c 	bl	8012384 <LL_C1_IPCC_DisableTransmitChannel>
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80126b0:	68bb      	ldr	r3, [r7, #8]
 80126b2:	f383 8810 	msr	PRIMASK, r3
}
 80126b6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 80126b8:	f7fe ff2e 	bl	8011518 <HW_IPCC_SYS_CmdEvtNot>

  return;
 80126bc:	bf00      	nop
}
 80126be:	3710      	adds	r7, #16
 80126c0:	46bd      	mov	sp, r7
 80126c2:	bd80      	pop	{r7, pc}
 80126c4:	58000c00 	.word	0x58000c00

080126c8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 80126c8:	b580      	push	{r7, lr}
 80126ca:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 80126cc:	f7fe ff3a 	bl	8011544 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80126d0:	2102      	movs	r1, #2
 80126d2:	4802      	ldr	r0, [pc, #8]	@ (80126dc <HW_IPCC_SYS_EvtHandler+0x14>)
 80126d4:	f7ff fe7a 	bl	80123cc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80126d8:	bf00      	nop
}
 80126da:	bd80      	pop	{r7, pc}
 80126dc:	58000c00 	.word	0x58000c00

080126e0 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b086      	sub	sp, #24
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 80126e8:	2108      	movs	r1, #8
 80126ea:	4812      	ldr	r0, [pc, #72]	@ (8012734 <HW_IPCC_MM_SendFreeBuf+0x54>)
 80126ec:	f7ff fe8b 	bl	8012406 <LL_C1_IPCC_IsActiveFlag_CHx>
 80126f0:	4603      	mov	r3, r0
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d013      	beq.n	801271e <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 80126f6:	4a10      	ldr	r2, [pc, #64]	@ (8012738 <HW_IPCC_MM_SendFreeBuf+0x58>)
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80126fc:	f3ef 8310 	mrs	r3, PRIMASK
 8012700:	60fb      	str	r3, [r7, #12]
  return(result);
 8012702:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8012704:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012706:	b672      	cpsid	i
}
 8012708:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 801270a:	2108      	movs	r1, #8
 801270c:	4809      	ldr	r0, [pc, #36]	@ (8012734 <HW_IPCC_MM_SendFreeBuf+0x54>)
 801270e:	f7ff fe26 	bl	801235e <LL_C1_IPCC_EnableTransmitChannel>
 8012712:	697b      	ldr	r3, [r7, #20]
 8012714:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012716:	693b      	ldr	r3, [r7, #16]
 8012718:	f383 8810 	msr	PRIMASK, r3
}
 801271c:	e005      	b.n	801272a <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012722:	2108      	movs	r1, #8
 8012724:	4803      	ldr	r0, [pc, #12]	@ (8012734 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8012726:	f7ff fe5f 	bl	80123e8 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 801272a:	bf00      	nop
}
 801272c:	3718      	adds	r7, #24
 801272e:	46bd      	mov	sp, r7
 8012730:	bd80      	pop	{r7, pc}
 8012732:	bf00      	nop
 8012734:	58000c00 	.word	0x58000c00
 8012738:	20000768 	.word	0x20000768

0801273c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b084      	sub	sp, #16
 8012740:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012742:	f3ef 8310 	mrs	r3, PRIMASK
 8012746:	607b      	str	r3, [r7, #4]
  return(result);
 8012748:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 801274a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801274c:	b672      	cpsid	i
}
 801274e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012750:	2108      	movs	r1, #8
 8012752:	480a      	ldr	r0, [pc, #40]	@ (801277c <HW_IPCC_MM_FreeBufHandler+0x40>)
 8012754:	f7ff fe16 	bl	8012384 <LL_C1_IPCC_DisableTransmitChannel>
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801275c:	68bb      	ldr	r3, [r7, #8]
 801275e:	f383 8810 	msr	PRIMASK, r3
}
 8012762:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8012764:	4b06      	ldr	r3, [pc, #24]	@ (8012780 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 801276a:	2108      	movs	r1, #8
 801276c:	4803      	ldr	r0, [pc, #12]	@ (801277c <HW_IPCC_MM_FreeBufHandler+0x40>)
 801276e:	f7ff fe3b 	bl	80123e8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8012772:	bf00      	nop
}
 8012774:	3710      	adds	r7, #16
 8012776:	46bd      	mov	sp, r7
 8012778:	bd80      	pop	{r7, pc}
 801277a:	bf00      	nop
 801277c:	58000c00 	.word	0x58000c00
 8012780:	20000768 	.word	0x20000768

08012784 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8012784:	b580      	push	{r7, lr}
 8012786:	b084      	sub	sp, #16
 8012788:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801278a:	f3ef 8310 	mrs	r3, PRIMASK
 801278e:	607b      	str	r3, [r7, #4]
  return(result);
 8012790:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012792:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012794:	b672      	cpsid	i
}
 8012796:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8012798:	2108      	movs	r1, #8
 801279a:	4806      	ldr	r0, [pc, #24]	@ (80127b4 <HW_IPCC_TRACES_Init+0x30>)
 801279c:	f7ff fe04 	bl	80123a8 <LL_C1_IPCC_EnableReceiveChannel>
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80127a4:	68bb      	ldr	r3, [r7, #8]
 80127a6:	f383 8810 	msr	PRIMASK, r3
}
 80127aa:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80127ac:	bf00      	nop
}
 80127ae:	3710      	adds	r7, #16
 80127b0:	46bd      	mov	sp, r7
 80127b2:	bd80      	pop	{r7, pc}
 80127b4:	58000c00 	.word	0x58000c00

080127b8 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80127b8:	b580      	push	{r7, lr}
 80127ba:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80127bc:	f7fe ff6a 	bl	8011694 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80127c0:	2108      	movs	r1, #8
 80127c2:	4802      	ldr	r0, [pc, #8]	@ (80127cc <HW_IPCC_TRACES_EvtHandler+0x14>)
 80127c4:	f7ff fe02 	bl	80123cc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80127c8:	bf00      	nop
}
 80127ca:	bd80      	pop	{r7, pc}
 80127cc:	58000c00 	.word	0x58000c00

080127d0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 80127d4:	2200      	movs	r2, #0
 80127d6:	4912      	ldr	r1, [pc, #72]	@ (8012820 <MX_USB_Device_Init+0x50>)
 80127d8:	4812      	ldr	r0, [pc, #72]	@ (8012824 <MX_USB_Device_Init+0x54>)
 80127da:	f7fb fcc8 	bl	800e16e <USBD_Init>
 80127de:	4603      	mov	r3, r0
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d001      	beq.n	80127e8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80127e4:	f7ef ff94 	bl	8002710 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 80127e8:	490f      	ldr	r1, [pc, #60]	@ (8012828 <MX_USB_Device_Init+0x58>)
 80127ea:	480e      	ldr	r0, [pc, #56]	@ (8012824 <MX_USB_Device_Init+0x54>)
 80127ec:	f7fb fcef 	bl	800e1ce <USBD_RegisterClass>
 80127f0:	4603      	mov	r3, r0
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d001      	beq.n	80127fa <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80127f6:	f7ef ff8b 	bl	8002710 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 80127fa:	490c      	ldr	r1, [pc, #48]	@ (801282c <MX_USB_Device_Init+0x5c>)
 80127fc:	4809      	ldr	r0, [pc, #36]	@ (8012824 <MX_USB_Device_Init+0x54>)
 80127fe:	f7f9 feab 	bl	800c558 <USBD_MSC_RegisterStorage>
 8012802:	4603      	mov	r3, r0
 8012804:	2b00      	cmp	r3, #0
 8012806:	d001      	beq.n	801280c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8012808:	f7ef ff82 	bl	8002710 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 801280c:	4805      	ldr	r0, [pc, #20]	@ (8012824 <MX_USB_Device_Init+0x54>)
 801280e:	f7fb fd14 	bl	800e23a <USBD_Start>
 8012812:	4603      	mov	r3, r0
 8012814:	2b00      	cmp	r3, #0
 8012816:	d001      	beq.n	801281c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8012818:	f7ef ff7a 	bl	8002710 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 801281c:	bf00      	nop
 801281e:	bd80      	pop	{r7, pc}
 8012820:	200000b0 	.word	0x200000b0
 8012824:	2000076c 	.word	0x2000076c
 8012828:	20000028 	.word	0x20000028
 801282c:	20000104 	.word	0x20000104

08012830 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012830:	b480      	push	{r7}
 8012832:	b083      	sub	sp, #12
 8012834:	af00      	add	r7, sp, #0
 8012836:	4603      	mov	r3, r0
 8012838:	6039      	str	r1, [r7, #0]
 801283a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 801283c:	683b      	ldr	r3, [r7, #0]
 801283e:	2212      	movs	r2, #18
 8012840:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 8012842:	4b03      	ldr	r3, [pc, #12]	@ (8012850 <USBD_MSC_DeviceDescriptor+0x20>)
}
 8012844:	4618      	mov	r0, r3
 8012846:	370c      	adds	r7, #12
 8012848:	46bd      	mov	sp, r7
 801284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284e:	4770      	bx	lr
 8012850:	200000d0 	.word	0x200000d0

08012854 <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012854:	b480      	push	{r7}
 8012856:	b083      	sub	sp, #12
 8012858:	af00      	add	r7, sp, #0
 801285a:	4603      	mov	r3, r0
 801285c:	6039      	str	r1, [r7, #0]
 801285e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012860:	683b      	ldr	r3, [r7, #0]
 8012862:	2204      	movs	r2, #4
 8012864:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012866:	4b03      	ldr	r3, [pc, #12]	@ (8012874 <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 8012868:	4618      	mov	r0, r3
 801286a:	370c      	adds	r7, #12
 801286c:	46bd      	mov	sp, r7
 801286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012872:	4770      	bx	lr
 8012874:	200000e4 	.word	0x200000e4

08012878 <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012878:	b580      	push	{r7, lr}
 801287a:	b082      	sub	sp, #8
 801287c:	af00      	add	r7, sp, #0
 801287e:	4603      	mov	r3, r0
 8012880:	6039      	str	r1, [r7, #0]
 8012882:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012884:	79fb      	ldrb	r3, [r7, #7]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d105      	bne.n	8012896 <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801288a:	683a      	ldr	r2, [r7, #0]
 801288c:	4907      	ldr	r1, [pc, #28]	@ (80128ac <USBD_MSC_ProductStrDescriptor+0x34>)
 801288e:	4808      	ldr	r0, [pc, #32]	@ (80128b0 <USBD_MSC_ProductStrDescriptor+0x38>)
 8012890:	f7fc fe30 	bl	800f4f4 <USBD_GetString>
 8012894:	e004      	b.n	80128a0 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8012896:	683a      	ldr	r2, [r7, #0]
 8012898:	4904      	ldr	r1, [pc, #16]	@ (80128ac <USBD_MSC_ProductStrDescriptor+0x34>)
 801289a:	4805      	ldr	r0, [pc, #20]	@ (80128b0 <USBD_MSC_ProductStrDescriptor+0x38>)
 801289c:	f7fc fe2a 	bl	800f4f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80128a0:	4b02      	ldr	r3, [pc, #8]	@ (80128ac <USBD_MSC_ProductStrDescriptor+0x34>)
}
 80128a2:	4618      	mov	r0, r3
 80128a4:	3708      	adds	r7, #8
 80128a6:	46bd      	mov	sp, r7
 80128a8:	bd80      	pop	{r7, pc}
 80128aa:	bf00      	nop
 80128ac:	20000a48 	.word	0x20000a48
 80128b0:	0801619c 	.word	0x0801619c

080128b4 <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80128b4:	b580      	push	{r7, lr}
 80128b6:	b082      	sub	sp, #8
 80128b8:	af00      	add	r7, sp, #0
 80128ba:	4603      	mov	r3, r0
 80128bc:	6039      	str	r1, [r7, #0]
 80128be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80128c0:	683a      	ldr	r2, [r7, #0]
 80128c2:	4904      	ldr	r1, [pc, #16]	@ (80128d4 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 80128c4:	4804      	ldr	r0, [pc, #16]	@ (80128d8 <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 80128c6:	f7fc fe15 	bl	800f4f4 <USBD_GetString>
  return USBD_StrDesc;
 80128ca:	4b02      	ldr	r3, [pc, #8]	@ (80128d4 <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 80128cc:	4618      	mov	r0, r3
 80128ce:	3708      	adds	r7, #8
 80128d0:	46bd      	mov	sp, r7
 80128d2:	bd80      	pop	{r7, pc}
 80128d4:	20000a48 	.word	0x20000a48
 80128d8:	080161b0 	.word	0x080161b0

080128dc <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80128dc:	b580      	push	{r7, lr}
 80128de:	b082      	sub	sp, #8
 80128e0:	af00      	add	r7, sp, #0
 80128e2:	4603      	mov	r3, r0
 80128e4:	6039      	str	r1, [r7, #0]
 80128e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80128e8:	683b      	ldr	r3, [r7, #0]
 80128ea:	221a      	movs	r2, #26
 80128ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80128ee:	f000 f843 	bl	8012978 <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80128f2:	4b02      	ldr	r3, [pc, #8]	@ (80128fc <USBD_MSC_SerialStrDescriptor+0x20>)
}
 80128f4:	4618      	mov	r0, r3
 80128f6:	3708      	adds	r7, #8
 80128f8:	46bd      	mov	sp, r7
 80128fa:	bd80      	pop	{r7, pc}
 80128fc:	200000e8 	.word	0x200000e8

08012900 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012900:	b580      	push	{r7, lr}
 8012902:	b082      	sub	sp, #8
 8012904:	af00      	add	r7, sp, #0
 8012906:	4603      	mov	r3, r0
 8012908:	6039      	str	r1, [r7, #0]
 801290a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801290c:	79fb      	ldrb	r3, [r7, #7]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d105      	bne.n	801291e <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8012912:	683a      	ldr	r2, [r7, #0]
 8012914:	4907      	ldr	r1, [pc, #28]	@ (8012934 <USBD_MSC_ConfigStrDescriptor+0x34>)
 8012916:	4808      	ldr	r0, [pc, #32]	@ (8012938 <USBD_MSC_ConfigStrDescriptor+0x38>)
 8012918:	f7fc fdec 	bl	800f4f4 <USBD_GetString>
 801291c:	e004      	b.n	8012928 <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801291e:	683a      	ldr	r2, [r7, #0]
 8012920:	4904      	ldr	r1, [pc, #16]	@ (8012934 <USBD_MSC_ConfigStrDescriptor+0x34>)
 8012922:	4805      	ldr	r0, [pc, #20]	@ (8012938 <USBD_MSC_ConfigStrDescriptor+0x38>)
 8012924:	f7fc fde6 	bl	800f4f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012928:	4b02      	ldr	r3, [pc, #8]	@ (8012934 <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 801292a:	4618      	mov	r0, r3
 801292c:	3708      	adds	r7, #8
 801292e:	46bd      	mov	sp, r7
 8012930:	bd80      	pop	{r7, pc}
 8012932:	bf00      	nop
 8012934:	20000a48 	.word	0x20000a48
 8012938:	080161c4 	.word	0x080161c4

0801293c <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801293c:	b580      	push	{r7, lr}
 801293e:	b082      	sub	sp, #8
 8012940:	af00      	add	r7, sp, #0
 8012942:	4603      	mov	r3, r0
 8012944:	6039      	str	r1, [r7, #0]
 8012946:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012948:	79fb      	ldrb	r3, [r7, #7]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d105      	bne.n	801295a <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801294e:	683a      	ldr	r2, [r7, #0]
 8012950:	4907      	ldr	r1, [pc, #28]	@ (8012970 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 8012952:	4808      	ldr	r0, [pc, #32]	@ (8012974 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 8012954:	f7fc fdce 	bl	800f4f4 <USBD_GetString>
 8012958:	e004      	b.n	8012964 <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801295a:	683a      	ldr	r2, [r7, #0]
 801295c:	4904      	ldr	r1, [pc, #16]	@ (8012970 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 801295e:	4805      	ldr	r0, [pc, #20]	@ (8012974 <USBD_MSC_InterfaceStrDescriptor+0x38>)
 8012960:	f7fc fdc8 	bl	800f4f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012964:	4b02      	ldr	r3, [pc, #8]	@ (8012970 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 8012966:	4618      	mov	r0, r3
 8012968:	3708      	adds	r7, #8
 801296a:	46bd      	mov	sp, r7
 801296c:	bd80      	pop	{r7, pc}
 801296e:	bf00      	nop
 8012970:	20000a48 	.word	0x20000a48
 8012974:	080161d0 	.word	0x080161d0

08012978 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012978:	b580      	push	{r7, lr}
 801297a:	b084      	sub	sp, #16
 801297c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801297e:	4b0f      	ldr	r3, [pc, #60]	@ (80129bc <Get_SerialNum+0x44>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012984:	4b0e      	ldr	r3, [pc, #56]	@ (80129c0 <Get_SerialNum+0x48>)
 8012986:	681b      	ldr	r3, [r3, #0]
 8012988:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801298a:	4b0e      	ldr	r3, [pc, #56]	@ (80129c4 <Get_SerialNum+0x4c>)
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012990:	68fa      	ldr	r2, [r7, #12]
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	4413      	add	r3, r2
 8012996:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d009      	beq.n	80129b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801299e:	2208      	movs	r2, #8
 80129a0:	4909      	ldr	r1, [pc, #36]	@ (80129c8 <Get_SerialNum+0x50>)
 80129a2:	68f8      	ldr	r0, [r7, #12]
 80129a4:	f000 f814 	bl	80129d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80129a8:	2204      	movs	r2, #4
 80129aa:	4908      	ldr	r1, [pc, #32]	@ (80129cc <Get_SerialNum+0x54>)
 80129ac:	68b8      	ldr	r0, [r7, #8]
 80129ae:	f000 f80f 	bl	80129d0 <IntToUnicode>
  }
}
 80129b2:	bf00      	nop
 80129b4:	3710      	adds	r7, #16
 80129b6:	46bd      	mov	sp, r7
 80129b8:	bd80      	pop	{r7, pc}
 80129ba:	bf00      	nop
 80129bc:	1fff7590 	.word	0x1fff7590
 80129c0:	1fff7594 	.word	0x1fff7594
 80129c4:	1fff7598 	.word	0x1fff7598
 80129c8:	200000ea 	.word	0x200000ea
 80129cc:	200000fa 	.word	0x200000fa

080129d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80129d0:	b480      	push	{r7}
 80129d2:	b087      	sub	sp, #28
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	60f8      	str	r0, [r7, #12]
 80129d8:	60b9      	str	r1, [r7, #8]
 80129da:	4613      	mov	r3, r2
 80129dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80129de:	2300      	movs	r3, #0
 80129e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80129e2:	2300      	movs	r3, #0
 80129e4:	75fb      	strb	r3, [r7, #23]
 80129e6:	e027      	b.n	8012a38 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	0f1b      	lsrs	r3, r3, #28
 80129ec:	2b09      	cmp	r3, #9
 80129ee:	d80b      	bhi.n	8012a08 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	0f1b      	lsrs	r3, r3, #28
 80129f4:	b2da      	uxtb	r2, r3
 80129f6:	7dfb      	ldrb	r3, [r7, #23]
 80129f8:	005b      	lsls	r3, r3, #1
 80129fa:	4619      	mov	r1, r3
 80129fc:	68bb      	ldr	r3, [r7, #8]
 80129fe:	440b      	add	r3, r1
 8012a00:	3230      	adds	r2, #48	@ 0x30
 8012a02:	b2d2      	uxtb	r2, r2
 8012a04:	701a      	strb	r2, [r3, #0]
 8012a06:	e00a      	b.n	8012a1e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	0f1b      	lsrs	r3, r3, #28
 8012a0c:	b2da      	uxtb	r2, r3
 8012a0e:	7dfb      	ldrb	r3, [r7, #23]
 8012a10:	005b      	lsls	r3, r3, #1
 8012a12:	4619      	mov	r1, r3
 8012a14:	68bb      	ldr	r3, [r7, #8]
 8012a16:	440b      	add	r3, r1
 8012a18:	3237      	adds	r2, #55	@ 0x37
 8012a1a:	b2d2      	uxtb	r2, r2
 8012a1c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012a1e:	68fb      	ldr	r3, [r7, #12]
 8012a20:	011b      	lsls	r3, r3, #4
 8012a22:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012a24:	7dfb      	ldrb	r3, [r7, #23]
 8012a26:	005b      	lsls	r3, r3, #1
 8012a28:	3301      	adds	r3, #1
 8012a2a:	68ba      	ldr	r2, [r7, #8]
 8012a2c:	4413      	add	r3, r2
 8012a2e:	2200      	movs	r2, #0
 8012a30:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012a32:	7dfb      	ldrb	r3, [r7, #23]
 8012a34:	3301      	adds	r3, #1
 8012a36:	75fb      	strb	r3, [r7, #23]
 8012a38:	7dfa      	ldrb	r2, [r7, #23]
 8012a3a:	79fb      	ldrb	r3, [r7, #7]
 8012a3c:	429a      	cmp	r2, r3
 8012a3e:	d3d3      	bcc.n	80129e8 <IntToUnicode+0x18>
  }
}
 8012a40:	bf00      	nop
 8012a42:	bf00      	nop
 8012a44:	371c      	adds	r7, #28
 8012a46:	46bd      	mov	sp, r7
 8012a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a4c:	4770      	bx	lr

08012a4e <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8012a4e:	b480      	push	{r7}
 8012a50:	b083      	sub	sp, #12
 8012a52:	af00      	add	r7, sp, #0
 8012a54:	4603      	mov	r3, r0
 8012a56:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 8012a58:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8012a5a:	4618      	mov	r0, r3
 8012a5c:	370c      	adds	r7, #12
 8012a5e:	46bd      	mov	sp, r7
 8012a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a64:	4770      	bx	lr

08012a66 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8012a66:	b480      	push	{r7}
 8012a68:	b085      	sub	sp, #20
 8012a6a:	af00      	add	r7, sp, #0
 8012a6c:	4603      	mov	r3, r0
 8012a6e:	60b9      	str	r1, [r7, #8]
 8012a70:	607a      	str	r2, [r7, #4]
 8012a72:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 8012a74:	68bb      	ldr	r3, [r7, #8]
 8012a76:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8012a7a:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012a82:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 8012a84:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012a86:	4618      	mov	r0, r3
 8012a88:	3714      	adds	r7, #20
 8012a8a:	46bd      	mov	sp, r7
 8012a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a90:	4770      	bx	lr

08012a92 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8012a92:	b480      	push	{r7}
 8012a94:	b083      	sub	sp, #12
 8012a96:	af00      	add	r7, sp, #0
 8012a98:	4603      	mov	r3, r0
 8012a9a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012a9c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012a9e:	4618      	mov	r0, r3
 8012aa0:	370c      	adds	r7, #12
 8012aa2:	46bd      	mov	sp, r7
 8012aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa8:	4770      	bx	lr

08012aaa <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8012aaa:	b480      	push	{r7}
 8012aac:	b083      	sub	sp, #12
 8012aae:	af00      	add	r7, sp, #0
 8012ab0:	4603      	mov	r3, r0
 8012ab2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8012ab4:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	370c      	adds	r7, #12
 8012aba:	46bd      	mov	sp, r7
 8012abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac0:	4770      	bx	lr

08012ac2 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8012ac2:	b480      	push	{r7}
 8012ac4:	b085      	sub	sp, #20
 8012ac6:	af00      	add	r7, sp, #0
 8012ac8:	60b9      	str	r1, [r7, #8]
 8012aca:	607a      	str	r2, [r7, #4]
 8012acc:	461a      	mov	r2, r3
 8012ace:	4603      	mov	r3, r0
 8012ad0:	73fb      	strb	r3, [r7, #15]
 8012ad2:	4613      	mov	r3, r2
 8012ad4:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8012ad6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	3714      	adds	r7, #20
 8012adc:	46bd      	mov	sp, r7
 8012ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae2:	4770      	bx	lr

08012ae4 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8012ae4:	b480      	push	{r7}
 8012ae6:	b085      	sub	sp, #20
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	60b9      	str	r1, [r7, #8]
 8012aec:	607a      	str	r2, [r7, #4]
 8012aee:	461a      	mov	r2, r3
 8012af0:	4603      	mov	r3, r0
 8012af2:	73fb      	strb	r3, [r7, #15]
 8012af4:	4613      	mov	r3, r2
 8012af6:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  return (USBD_OK);
 8012af8:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 8012afa:	4618      	mov	r0, r3
 8012afc:	3714      	adds	r7, #20
 8012afe:	46bd      	mov	sp, r7
 8012b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b04:	4770      	bx	lr

08012b06 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8012b06:	b480      	push	{r7}
 8012b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8012b0a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8012b0c:	4618      	mov	r0, r3
 8012b0e:	46bd      	mov	sp, r7
 8012b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b14:	4770      	bx	lr

08012b16 <LL_AHB2_GRP1_EnableClock>:
{
 8012b16:	b480      	push	{r7}
 8012b18:	b085      	sub	sp, #20
 8012b1a:	af00      	add	r7, sp, #0
 8012b1c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8012b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012b22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012b24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	4313      	orrs	r3, r2
 8012b2c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8012b2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012b32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	4013      	ands	r3, r2
 8012b38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012b3a:	68fb      	ldr	r3, [r7, #12]
}
 8012b3c:	bf00      	nop
 8012b3e:	3714      	adds	r7, #20
 8012b40:	46bd      	mov	sp, r7
 8012b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b46:	4770      	bx	lr

08012b48 <LL_APB1_GRP1_EnableClock>:
{
 8012b48:	b480      	push	{r7}
 8012b4a:	b085      	sub	sp, #20
 8012b4c:	af00      	add	r7, sp, #0
 8012b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8012b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012b54:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	4313      	orrs	r3, r2
 8012b5e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8012b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012b64:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	4013      	ands	r3, r2
 8012b6a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
}
 8012b6e:	bf00      	nop
 8012b70:	3714      	adds	r7, #20
 8012b72:	46bd      	mov	sp, r7
 8012b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b78:	4770      	bx	lr
	...

08012b7c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012b7c:	b580      	push	{r7, lr}
 8012b7e:	b09c      	sub	sp, #112	@ 0x70
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012b84:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8012b88:	2200      	movs	r2, #0
 8012b8a:	601a      	str	r2, [r3, #0]
 8012b8c:	605a      	str	r2, [r3, #4]
 8012b8e:	609a      	str	r2, [r3, #8]
 8012b90:	60da      	str	r2, [r3, #12]
 8012b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8012b94:	f107 030c 	add.w	r3, r7, #12
 8012b98:	2250      	movs	r2, #80	@ 0x50
 8012b9a:	2100      	movs	r1, #0
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	f001 fb84 	bl	80142aa <memset>
  if(pcdHandle->Instance==USB)
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8012c14 <HAL_PCD_MspInit+0x98>)
 8012ba8:	4293      	cmp	r3, r2
 8012baa:	d12f      	bne.n	8012c0c <HAL_PCD_MspInit+0x90>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012bac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012bb0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8012bb2:	2300      	movs	r3, #0
 8012bb4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8012bb6:	f107 030c 	add.w	r3, r7, #12
 8012bba:	4618      	mov	r0, r3
 8012bbc:	f7f5 fddb 	bl	8008776 <HAL_RCCEx_PeriphCLKConfig>
 8012bc0:	4603      	mov	r3, r0
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d001      	beq.n	8012bca <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8012bc6:	f7ef fda3 	bl	8002710 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012bca:	2001      	movs	r0, #1
 8012bcc:	f7ff ffa3 	bl	8012b16 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012bd0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8012bd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012bd6:	2302      	movs	r3, #2
 8012bd8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012bda:	2300      	movs	r3, #0
 8012bdc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012bde:	2300      	movs	r3, #0
 8012be0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8012be2:	230a      	movs	r3, #10
 8012be4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012be6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8012bea:	4619      	mov	r1, r3
 8012bec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8012bf0:	f7f1 f9fe 	bl	8003ff0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8012bf4:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8012bf8:	f7ff ffa6 	bl	8012b48 <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	2100      	movs	r1, #0
 8012c00:	2014      	movs	r0, #20
 8012c02:	f7f1 f996 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8012c06:	2014      	movs	r0, #20
 8012c08:	f7f1 f9ad 	bl	8003f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8012c0c:	bf00      	nop
 8012c0e:	3770      	adds	r7, #112	@ 0x70
 8012c10:	46bd      	mov	sp, r7
 8012c12:	bd80      	pop	{r7, pc}
 8012c14:	40006800 	.word	0x40006800

08012c18 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012c18:	b580      	push	{r7, lr}
 8012c1a:	b082      	sub	sp, #8
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8012c2c:	4619      	mov	r1, r3
 8012c2e:	4610      	mov	r0, r2
 8012c30:	f7fb fb50 	bl	800e2d4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8012c34:	bf00      	nop
 8012c36:	3708      	adds	r7, #8
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	bd80      	pop	{r7, pc}

08012c3c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b082      	sub	sp, #8
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	6078      	str	r0, [r7, #4]
 8012c44:	460b      	mov	r3, r1
 8012c46:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8012c4e:	78fa      	ldrb	r2, [r7, #3]
 8012c50:	6879      	ldr	r1, [r7, #4]
 8012c52:	4613      	mov	r3, r2
 8012c54:	009b      	lsls	r3, r3, #2
 8012c56:	4413      	add	r3, r2
 8012c58:	00db      	lsls	r3, r3, #3
 8012c5a:	440b      	add	r3, r1
 8012c5c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012c60:	681a      	ldr	r2, [r3, #0]
 8012c62:	78fb      	ldrb	r3, [r7, #3]
 8012c64:	4619      	mov	r1, r3
 8012c66:	f7fb fb8a 	bl	800e37e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8012c6a:	bf00      	nop
 8012c6c:	3708      	adds	r7, #8
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	bd80      	pop	{r7, pc}

08012c72 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012c72:	b580      	push	{r7, lr}
 8012c74:	b082      	sub	sp, #8
 8012c76:	af00      	add	r7, sp, #0
 8012c78:	6078      	str	r0, [r7, #4]
 8012c7a:	460b      	mov	r3, r1
 8012c7c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8012c84:	78fa      	ldrb	r2, [r7, #3]
 8012c86:	6879      	ldr	r1, [r7, #4]
 8012c88:	4613      	mov	r3, r2
 8012c8a:	009b      	lsls	r3, r3, #2
 8012c8c:	4413      	add	r3, r2
 8012c8e:	00db      	lsls	r3, r3, #3
 8012c90:	440b      	add	r3, r1
 8012c92:	3324      	adds	r3, #36	@ 0x24
 8012c94:	681a      	ldr	r2, [r3, #0]
 8012c96:	78fb      	ldrb	r3, [r7, #3]
 8012c98:	4619      	mov	r1, r3
 8012c9a:	f7fb fc2c 	bl	800e4f6 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8012c9e:	bf00      	nop
 8012ca0:	3708      	adds	r7, #8
 8012ca2:	46bd      	mov	sp, r7
 8012ca4:	bd80      	pop	{r7, pc}

08012ca6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ca6:	b580      	push	{r7, lr}
 8012ca8:	b082      	sub	sp, #8
 8012caa:	af00      	add	r7, sp, #0
 8012cac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012cb4:	4618      	mov	r0, r3
 8012cb6:	f7fb fd70 	bl	800e79a <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8012cba:	bf00      	nop
 8012cbc:	3708      	adds	r7, #8
 8012cbe:	46bd      	mov	sp, r7
 8012cc0:	bd80      	pop	{r7, pc}

08012cc2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012cc2:	b580      	push	{r7, lr}
 8012cc4:	b084      	sub	sp, #16
 8012cc6:	af00      	add	r7, sp, #0
 8012cc8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012cca:	2301      	movs	r3, #1
 8012ccc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	795b      	ldrb	r3, [r3, #5]
 8012cd2:	2b02      	cmp	r3, #2
 8012cd4:	d001      	beq.n	8012cda <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8012cd6:	f7ef fd1b 	bl	8002710 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012ce0:	7bfa      	ldrb	r2, [r7, #15]
 8012ce2:	4611      	mov	r1, r2
 8012ce4:	4618      	mov	r0, r3
 8012ce6:	f7fb fd14 	bl	800e712 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	f7fb fcbb 	bl	800e66c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8012cf6:	bf00      	nop
 8012cf8:	3710      	adds	r7, #16
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	bd80      	pop	{r7, pc}
	...

08012d00 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012d00:	b580      	push	{r7, lr}
 8012d02:	b082      	sub	sp, #8
 8012d04:	af00      	add	r7, sp, #0
 8012d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012d0e:	4618      	mov	r0, r3
 8012d10:	f7fb fd0f 	bl	800e732 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	7a5b      	ldrb	r3, [r3, #9]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d005      	beq.n	8012d28 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012d1c:	4b04      	ldr	r3, [pc, #16]	@ (8012d30 <HAL_PCD_SuspendCallback+0x30>)
 8012d1e:	691b      	ldr	r3, [r3, #16]
 8012d20:	4a03      	ldr	r2, [pc, #12]	@ (8012d30 <HAL_PCD_SuspendCallback+0x30>)
 8012d22:	f043 0306 	orr.w	r3, r3, #6
 8012d26:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8012d28:	bf00      	nop
 8012d2a:	3708      	adds	r7, #8
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	bd80      	pop	{r7, pc}
 8012d30:	e000ed00 	.word	0xe000ed00

08012d34 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b082      	sub	sp, #8
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	7a5b      	ldrb	r3, [r3, #9]
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	d007      	beq.n	8012d54 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012d44:	4b08      	ldr	r3, [pc, #32]	@ (8012d68 <HAL_PCD_ResumeCallback+0x34>)
 8012d46:	691b      	ldr	r3, [r3, #16]
 8012d48:	4a07      	ldr	r2, [pc, #28]	@ (8012d68 <HAL_PCD_ResumeCallback+0x34>)
 8012d4a:	f023 0306 	bic.w	r3, r3, #6
 8012d4e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012d50:	f000 fa10 	bl	8013174 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012d5a:	4618      	mov	r0, r3
 8012d5c:	f7fb fd05 	bl	800e76a <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8012d60:	bf00      	nop
 8012d62:	3708      	adds	r7, #8
 8012d64:	46bd      	mov	sp, r7
 8012d66:	bd80      	pop	{r7, pc}
 8012d68:	e000ed00 	.word	0xe000ed00

08012d6c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b082      	sub	sp, #8
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8012d74:	4a27      	ldr	r2, [pc, #156]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	4a25      	ldr	r2, [pc, #148]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012d80:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8012d84:	f7f3 ff5a 	bl	8006c3c <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8012d88:	4b22      	ldr	r3, [pc, #136]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012d8a:	4a23      	ldr	r2, [pc, #140]	@ (8012e18 <USBD_LL_Init+0xac>)
 8012d8c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8012d8e:	4b21      	ldr	r3, [pc, #132]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012d90:	2208      	movs	r2, #8
 8012d92:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8012d94:	4b1f      	ldr	r3, [pc, #124]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012d96:	2202      	movs	r2, #2
 8012d98:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012d9c:	2202      	movs	r2, #2
 8012d9e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8012da0:	4b1c      	ldr	r3, [pc, #112]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012da2:	2200      	movs	r2, #0
 8012da4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8012da6:	4b1b      	ldr	r3, [pc, #108]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012da8:	2200      	movs	r2, #0
 8012daa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8012dac:	4b19      	ldr	r3, [pc, #100]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012dae:	2200      	movs	r2, #0
 8012db0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8012db2:	4b18      	ldr	r3, [pc, #96]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012db4:	2200      	movs	r2, #0
 8012db6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8012db8:	4816      	ldr	r0, [pc, #88]	@ (8012e14 <USBD_LL_Init+0xa8>)
 8012dba:	f7f2 f8d3 	bl	8004f64 <HAL_PCD_Init>
 8012dbe:	4603      	mov	r3, r0
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d001      	beq.n	8012dc8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8012dc4:	f7ef fca4 	bl	8002710 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012dce:	2318      	movs	r3, #24
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	2100      	movs	r1, #0
 8012dd4:	f7f3 fdc8 	bl	8006968 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012dde:	2358      	movs	r3, #88	@ 0x58
 8012de0:	2200      	movs	r2, #0
 8012de2:	2180      	movs	r1, #128	@ 0x80
 8012de4:	f7f3 fdc0 	bl	8006968 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012dee:	2398      	movs	r3, #152	@ 0x98
 8012df0:	2200      	movs	r2, #0
 8012df2:	2181      	movs	r1, #129	@ 0x81
 8012df4:	f7f3 fdb8 	bl	8006968 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012dfe:	23d8      	movs	r3, #216	@ 0xd8
 8012e00:	2200      	movs	r2, #0
 8012e02:	2101      	movs	r1, #1
 8012e04:	f7f3 fdb0 	bl	8006968 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 8012e08:	2300      	movs	r3, #0
}
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	3708      	adds	r7, #8
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	bd80      	pop	{r7, pc}
 8012e12:	bf00      	nop
 8012e14:	20000c48 	.word	0x20000c48
 8012e18:	40006800 	.word	0x40006800

08012e1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012e1c:	b580      	push	{r7, lr}
 8012e1e:	b084      	sub	sp, #16
 8012e20:	af00      	add	r7, sp, #0
 8012e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012e24:	2300      	movs	r3, #0
 8012e26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012e28:	2300      	movs	r3, #0
 8012e2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012e32:	4618      	mov	r0, r3
 8012e34:	f7f2 f964 	bl	8005100 <HAL_PCD_Start>
 8012e38:	4603      	mov	r3, r0
 8012e3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012e3c:	7bfb      	ldrb	r3, [r7, #15]
 8012e3e:	4618      	mov	r0, r3
 8012e40:	f000 f99e 	bl	8013180 <USBD_Get_USB_Status>
 8012e44:	4603      	mov	r3, r0
 8012e46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012e48:	7bbb      	ldrb	r3, [r7, #14]
}
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	3710      	adds	r7, #16
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	bd80      	pop	{r7, pc}

08012e52 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012e52:	b580      	push	{r7, lr}
 8012e54:	b084      	sub	sp, #16
 8012e56:	af00      	add	r7, sp, #0
 8012e58:	6078      	str	r0, [r7, #4]
 8012e5a:	4608      	mov	r0, r1
 8012e5c:	4611      	mov	r1, r2
 8012e5e:	461a      	mov	r2, r3
 8012e60:	4603      	mov	r3, r0
 8012e62:	70fb      	strb	r3, [r7, #3]
 8012e64:	460b      	mov	r3, r1
 8012e66:	70bb      	strb	r3, [r7, #2]
 8012e68:	4613      	mov	r3, r2
 8012e6a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012e6c:	2300      	movs	r3, #0
 8012e6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012e70:	2300      	movs	r3, #0
 8012e72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012e7a:	78bb      	ldrb	r3, [r7, #2]
 8012e7c:	883a      	ldrh	r2, [r7, #0]
 8012e7e:	78f9      	ldrb	r1, [r7, #3]
 8012e80:	f7f2 faab 	bl	80053da <HAL_PCD_EP_Open>
 8012e84:	4603      	mov	r3, r0
 8012e86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012e88:	7bfb      	ldrb	r3, [r7, #15]
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	f000 f978 	bl	8013180 <USBD_Get_USB_Status>
 8012e90:	4603      	mov	r3, r0
 8012e92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012e94:	7bbb      	ldrb	r3, [r7, #14]
}
 8012e96:	4618      	mov	r0, r3
 8012e98:	3710      	adds	r7, #16
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}

08012e9e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012e9e:	b580      	push	{r7, lr}
 8012ea0:	b084      	sub	sp, #16
 8012ea2:	af00      	add	r7, sp, #0
 8012ea4:	6078      	str	r0, [r7, #4]
 8012ea6:	460b      	mov	r3, r1
 8012ea8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012eaa:	2300      	movs	r3, #0
 8012eac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012eae:	2300      	movs	r3, #0
 8012eb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012eb8:	78fa      	ldrb	r2, [r7, #3]
 8012eba:	4611      	mov	r1, r2
 8012ebc:	4618      	mov	r0, r3
 8012ebe:	f7f2 faeb 	bl	8005498 <HAL_PCD_EP_Close>
 8012ec2:	4603      	mov	r3, r0
 8012ec4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012ec6:	7bfb      	ldrb	r3, [r7, #15]
 8012ec8:	4618      	mov	r0, r3
 8012eca:	f000 f959 	bl	8013180 <USBD_Get_USB_Status>
 8012ece:	4603      	mov	r3, r0
 8012ed0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012ed2:	7bbb      	ldrb	r3, [r7, #14]
}
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	3710      	adds	r7, #16
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	bd80      	pop	{r7, pc}

08012edc <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b084      	sub	sp, #16
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
 8012ee4:	460b      	mov	r3, r1
 8012ee6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ee8:	2300      	movs	r3, #0
 8012eea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012eec:	2300      	movs	r3, #0
 8012eee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012ef6:	78fa      	ldrb	r2, [r7, #3]
 8012ef8:	4611      	mov	r1, r2
 8012efa:	4618      	mov	r0, r3
 8012efc:	f7f2 fc3a 	bl	8005774 <HAL_PCD_EP_Flush>
 8012f00:	4603      	mov	r3, r0
 8012f02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012f04:	7bfb      	ldrb	r3, [r7, #15]
 8012f06:	4618      	mov	r0, r3
 8012f08:	f000 f93a 	bl	8013180 <USBD_Get_USB_Status>
 8012f0c:	4603      	mov	r3, r0
 8012f0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012f10:	7bbb      	ldrb	r3, [r7, #14]
}
 8012f12:	4618      	mov	r0, r3
 8012f14:	3710      	adds	r7, #16
 8012f16:	46bd      	mov	sp, r7
 8012f18:	bd80      	pop	{r7, pc}

08012f1a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012f1a:	b580      	push	{r7, lr}
 8012f1c:	b084      	sub	sp, #16
 8012f1e:	af00      	add	r7, sp, #0
 8012f20:	6078      	str	r0, [r7, #4]
 8012f22:	460b      	mov	r3, r1
 8012f24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012f26:	2300      	movs	r3, #0
 8012f28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012f34:	78fa      	ldrb	r2, [r7, #3]
 8012f36:	4611      	mov	r1, r2
 8012f38:	4618      	mov	r0, r3
 8012f3a:	f7f2 fb75 	bl	8005628 <HAL_PCD_EP_SetStall>
 8012f3e:	4603      	mov	r3, r0
 8012f40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012f42:	7bfb      	ldrb	r3, [r7, #15]
 8012f44:	4618      	mov	r0, r3
 8012f46:	f000 f91b 	bl	8013180 <USBD_Get_USB_Status>
 8012f4a:	4603      	mov	r3, r0
 8012f4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012f4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8012f50:	4618      	mov	r0, r3
 8012f52:	3710      	adds	r7, #16
 8012f54:	46bd      	mov	sp, r7
 8012f56:	bd80      	pop	{r7, pc}

08012f58 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b084      	sub	sp, #16
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	6078      	str	r0, [r7, #4]
 8012f60:	460b      	mov	r3, r1
 8012f62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012f64:	2300      	movs	r3, #0
 8012f66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012f68:	2300      	movs	r3, #0
 8012f6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012f72:	78fa      	ldrb	r2, [r7, #3]
 8012f74:	4611      	mov	r1, r2
 8012f76:	4618      	mov	r0, r3
 8012f78:	f7f2 fba8 	bl	80056cc <HAL_PCD_EP_ClrStall>
 8012f7c:	4603      	mov	r3, r0
 8012f7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012f80:	7bfb      	ldrb	r3, [r7, #15]
 8012f82:	4618      	mov	r0, r3
 8012f84:	f000 f8fc 	bl	8013180 <USBD_Get_USB_Status>
 8012f88:	4603      	mov	r3, r0
 8012f8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012f8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8012f8e:	4618      	mov	r0, r3
 8012f90:	3710      	adds	r7, #16
 8012f92:	46bd      	mov	sp, r7
 8012f94:	bd80      	pop	{r7, pc}

08012f96 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012f96:	b480      	push	{r7}
 8012f98:	b085      	sub	sp, #20
 8012f9a:	af00      	add	r7, sp, #0
 8012f9c:	6078      	str	r0, [r7, #4]
 8012f9e:	460b      	mov	r3, r1
 8012fa0:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012fa8:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012faa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	da0b      	bge.n	8012fca <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012fb2:	78fb      	ldrb	r3, [r7, #3]
 8012fb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012fb8:	68f9      	ldr	r1, [r7, #12]
 8012fba:	4613      	mov	r3, r2
 8012fbc:	009b      	lsls	r3, r3, #2
 8012fbe:	4413      	add	r3, r2
 8012fc0:	00db      	lsls	r3, r3, #3
 8012fc2:	440b      	add	r3, r1
 8012fc4:	3312      	adds	r3, #18
 8012fc6:	781b      	ldrb	r3, [r3, #0]
 8012fc8:	e00b      	b.n	8012fe2 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012fca:	78fb      	ldrb	r3, [r7, #3]
 8012fcc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012fd0:	68f9      	ldr	r1, [r7, #12]
 8012fd2:	4613      	mov	r3, r2
 8012fd4:	009b      	lsls	r3, r3, #2
 8012fd6:	4413      	add	r3, r2
 8012fd8:	00db      	lsls	r3, r3, #3
 8012fda:	440b      	add	r3, r1
 8012fdc:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8012fe0:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012fe2:	4618      	mov	r0, r3
 8012fe4:	3714      	adds	r7, #20
 8012fe6:	46bd      	mov	sp, r7
 8012fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fec:	4770      	bx	lr

08012fee <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012fee:	b580      	push	{r7, lr}
 8012ff0:	b084      	sub	sp, #16
 8012ff2:	af00      	add	r7, sp, #0
 8012ff4:	6078      	str	r0, [r7, #4]
 8012ff6:	460b      	mov	r3, r1
 8012ff8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ffa:	2300      	movs	r3, #0
 8012ffc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012ffe:	2300      	movs	r3, #0
 8013000:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013008:	78fa      	ldrb	r2, [r7, #3]
 801300a:	4611      	mov	r1, r2
 801300c:	4618      	mov	r0, r3
 801300e:	f7f2 f9c0 	bl	8005392 <HAL_PCD_SetAddress>
 8013012:	4603      	mov	r3, r0
 8013014:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013016:	7bfb      	ldrb	r3, [r7, #15]
 8013018:	4618      	mov	r0, r3
 801301a:	f000 f8b1 	bl	8013180 <USBD_Get_USB_Status>
 801301e:	4603      	mov	r3, r0
 8013020:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013022:	7bbb      	ldrb	r3, [r7, #14]
}
 8013024:	4618      	mov	r0, r3
 8013026:	3710      	adds	r7, #16
 8013028:	46bd      	mov	sp, r7
 801302a:	bd80      	pop	{r7, pc}

0801302c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801302c:	b580      	push	{r7, lr}
 801302e:	b086      	sub	sp, #24
 8013030:	af00      	add	r7, sp, #0
 8013032:	60f8      	str	r0, [r7, #12]
 8013034:	607a      	str	r2, [r7, #4]
 8013036:	603b      	str	r3, [r7, #0]
 8013038:	460b      	mov	r3, r1
 801303a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801303c:	2300      	movs	r3, #0
 801303e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013040:	2300      	movs	r3, #0
 8013042:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801304a:	7af9      	ldrb	r1, [r7, #11]
 801304c:	683b      	ldr	r3, [r7, #0]
 801304e:	687a      	ldr	r2, [r7, #4]
 8013050:	f7f2 fab3 	bl	80055ba <HAL_PCD_EP_Transmit>
 8013054:	4603      	mov	r3, r0
 8013056:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013058:	7dfb      	ldrb	r3, [r7, #23]
 801305a:	4618      	mov	r0, r3
 801305c:	f000 f890 	bl	8013180 <USBD_Get_USB_Status>
 8013060:	4603      	mov	r3, r0
 8013062:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013064:	7dbb      	ldrb	r3, [r7, #22]
}
 8013066:	4618      	mov	r0, r3
 8013068:	3718      	adds	r7, #24
 801306a:	46bd      	mov	sp, r7
 801306c:	bd80      	pop	{r7, pc}

0801306e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801306e:	b580      	push	{r7, lr}
 8013070:	b086      	sub	sp, #24
 8013072:	af00      	add	r7, sp, #0
 8013074:	60f8      	str	r0, [r7, #12]
 8013076:	607a      	str	r2, [r7, #4]
 8013078:	603b      	str	r3, [r7, #0]
 801307a:	460b      	mov	r3, r1
 801307c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801307e:	2300      	movs	r3, #0
 8013080:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013082:	2300      	movs	r3, #0
 8013084:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801308c:	7af9      	ldrb	r1, [r7, #11]
 801308e:	683b      	ldr	r3, [r7, #0]
 8013090:	687a      	ldr	r2, [r7, #4]
 8013092:	f7f2 fa49 	bl	8005528 <HAL_PCD_EP_Receive>
 8013096:	4603      	mov	r3, r0
 8013098:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801309a:	7dfb      	ldrb	r3, [r7, #23]
 801309c:	4618      	mov	r0, r3
 801309e:	f000 f86f 	bl	8013180 <USBD_Get_USB_Status>
 80130a2:	4603      	mov	r3, r0
 80130a4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80130a6:	7dbb      	ldrb	r3, [r7, #22]
}
 80130a8:	4618      	mov	r0, r3
 80130aa:	3718      	adds	r7, #24
 80130ac:	46bd      	mov	sp, r7
 80130ae:	bd80      	pop	{r7, pc}

080130b0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80130b0:	b580      	push	{r7, lr}
 80130b2:	b082      	sub	sp, #8
 80130b4:	af00      	add	r7, sp, #0
 80130b6:	6078      	str	r0, [r7, #4]
 80130b8:	460b      	mov	r3, r1
 80130ba:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80130c2:	78fa      	ldrb	r2, [r7, #3]
 80130c4:	4611      	mov	r1, r2
 80130c6:	4618      	mov	r0, r3
 80130c8:	f7f2 fa5f 	bl	800558a <HAL_PCD_EP_GetRxCount>
 80130cc:	4603      	mov	r3, r0
}
 80130ce:	4618      	mov	r0, r3
 80130d0:	3708      	adds	r7, #8
 80130d2:	46bd      	mov	sp, r7
 80130d4:	bd80      	pop	{r7, pc}
	...

080130d8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80130d8:	b580      	push	{r7, lr}
 80130da:	b082      	sub	sp, #8
 80130dc:	af00      	add	r7, sp, #0
 80130de:	6078      	str	r0, [r7, #4]
 80130e0:	460b      	mov	r3, r1
 80130e2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80130e4:	78fb      	ldrb	r3, [r7, #3]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d002      	beq.n	80130f0 <HAL_PCDEx_LPM_Callback+0x18>
 80130ea:	2b01      	cmp	r3, #1
 80130ec:	d013      	beq.n	8013116 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80130ee:	e023      	b.n	8013138 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	7a5b      	ldrb	r3, [r3, #9]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d007      	beq.n	8013108 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80130f8:	f000 f83c 	bl	8013174 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80130fc:	4b10      	ldr	r3, [pc, #64]	@ (8013140 <HAL_PCDEx_LPM_Callback+0x68>)
 80130fe:	691b      	ldr	r3, [r3, #16]
 8013100:	4a0f      	ldr	r2, [pc, #60]	@ (8013140 <HAL_PCDEx_LPM_Callback+0x68>)
 8013102:	f023 0306 	bic.w	r3, r3, #6
 8013106:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801310e:	4618      	mov	r0, r3
 8013110:	f7fb fb2b 	bl	800e76a <USBD_LL_Resume>
    break;
 8013114:	e010      	b.n	8013138 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801311c:	4618      	mov	r0, r3
 801311e:	f7fb fb08 	bl	800e732 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	7a5b      	ldrb	r3, [r3, #9]
 8013126:	2b00      	cmp	r3, #0
 8013128:	d005      	beq.n	8013136 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801312a:	4b05      	ldr	r3, [pc, #20]	@ (8013140 <HAL_PCDEx_LPM_Callback+0x68>)
 801312c:	691b      	ldr	r3, [r3, #16]
 801312e:	4a04      	ldr	r2, [pc, #16]	@ (8013140 <HAL_PCDEx_LPM_Callback+0x68>)
 8013130:	f043 0306 	orr.w	r3, r3, #6
 8013134:	6113      	str	r3, [r2, #16]
    break;
 8013136:	bf00      	nop
}
 8013138:	bf00      	nop
 801313a:	3708      	adds	r7, #8
 801313c:	46bd      	mov	sp, r7
 801313e:	bd80      	pop	{r7, pc}
 8013140:	e000ed00 	.word	0xe000ed00

08013144 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8013144:	b480      	push	{r7}
 8013146:	b083      	sub	sp, #12
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801314c:	4b03      	ldr	r3, [pc, #12]	@ (801315c <USBD_static_malloc+0x18>)
}
 801314e:	4618      	mov	r0, r3
 8013150:	370c      	adds	r7, #12
 8013152:	46bd      	mov	sp, r7
 8013154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013158:	4770      	bx	lr
 801315a:	bf00      	nop
 801315c:	20000f24 	.word	0x20000f24

08013160 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013160:	b480      	push	{r7}
 8013162:	b083      	sub	sp, #12
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8013168:	bf00      	nop
 801316a:	370c      	adds	r7, #12
 801316c:	46bd      	mov	sp, r7
 801316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013172:	4770      	bx	lr

08013174 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8013174:	b580      	push	{r7, lr}
 8013176:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8013178:	f7ef f9aa 	bl	80024d0 <SystemClock_Config>
}
 801317c:	bf00      	nop
 801317e:	bd80      	pop	{r7, pc}

08013180 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8013180:	b480      	push	{r7}
 8013182:	b085      	sub	sp, #20
 8013184:	af00      	add	r7, sp, #0
 8013186:	4603      	mov	r3, r0
 8013188:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801318a:	2300      	movs	r3, #0
 801318c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801318e:	79fb      	ldrb	r3, [r7, #7]
 8013190:	2b03      	cmp	r3, #3
 8013192:	d817      	bhi.n	80131c4 <USBD_Get_USB_Status+0x44>
 8013194:	a201      	add	r2, pc, #4	@ (adr r2, 801319c <USBD_Get_USB_Status+0x1c>)
 8013196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801319a:	bf00      	nop
 801319c:	080131ad 	.word	0x080131ad
 80131a0:	080131b3 	.word	0x080131b3
 80131a4:	080131b9 	.word	0x080131b9
 80131a8:	080131bf 	.word	0x080131bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80131ac:	2300      	movs	r3, #0
 80131ae:	73fb      	strb	r3, [r7, #15]
    break;
 80131b0:	e00b      	b.n	80131ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80131b2:	2303      	movs	r3, #3
 80131b4:	73fb      	strb	r3, [r7, #15]
    break;
 80131b6:	e008      	b.n	80131ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80131b8:	2301      	movs	r3, #1
 80131ba:	73fb      	strb	r3, [r7, #15]
    break;
 80131bc:	e005      	b.n	80131ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80131be:	2303      	movs	r3, #3
 80131c0:	73fb      	strb	r3, [r7, #15]
    break;
 80131c2:	e002      	b.n	80131ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80131c4:	2303      	movs	r3, #3
 80131c6:	73fb      	strb	r3, [r7, #15]
    break;
 80131c8:	bf00      	nop
  }
  return usb_status;
 80131ca:	7bfb      	ldrb	r3, [r7, #15]
 80131cc:	4618      	mov	r0, r3
 80131ce:	3714      	adds	r7, #20
 80131d0:	46bd      	mov	sp, r7
 80131d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131d6:	4770      	bx	lr

080131d8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80131d8:	b480      	push	{r7}
 80131da:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80131dc:	4b05      	ldr	r3, [pc, #20]	@ (80131f4 <UTIL_LPM_Init+0x1c>)
 80131de:	2200      	movs	r2, #0
 80131e0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80131e2:	4b05      	ldr	r3, [pc, #20]	@ (80131f8 <UTIL_LPM_Init+0x20>)
 80131e4:	2200      	movs	r2, #0
 80131e6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80131e8:	bf00      	nop
 80131ea:	46bd      	mov	sp, r7
 80131ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f0:	4770      	bx	lr
 80131f2:	bf00      	nop
 80131f4:	200011ac 	.word	0x200011ac
 80131f8:	200011b0 	.word	0x200011b0

080131fc <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80131fc:	b480      	push	{r7}
 80131fe:	b087      	sub	sp, #28
 8013200:	af00      	add	r7, sp, #0
 8013202:	6078      	str	r0, [r7, #4]
 8013204:	460b      	mov	r3, r1
 8013206:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013208:	f3ef 8310 	mrs	r3, PRIMASK
 801320c:	613b      	str	r3, [r7, #16]
  return(result);
 801320e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8013210:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013212:	b672      	cpsid	i
}
 8013214:	bf00      	nop
  
  switch(state)
 8013216:	78fb      	ldrb	r3, [r7, #3]
 8013218:	2b00      	cmp	r3, #0
 801321a:	d008      	beq.n	801322e <UTIL_LPM_SetOffMode+0x32>
 801321c:	2b01      	cmp	r3, #1
 801321e:	d10e      	bne.n	801323e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8013220:	4b0d      	ldr	r3, [pc, #52]	@ (8013258 <UTIL_LPM_SetOffMode+0x5c>)
 8013222:	681a      	ldr	r2, [r3, #0]
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	4313      	orrs	r3, r2
 8013228:	4a0b      	ldr	r2, [pc, #44]	@ (8013258 <UTIL_LPM_SetOffMode+0x5c>)
 801322a:	6013      	str	r3, [r2, #0]
      break;
 801322c:	e008      	b.n	8013240 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	43da      	mvns	r2, r3
 8013232:	4b09      	ldr	r3, [pc, #36]	@ (8013258 <UTIL_LPM_SetOffMode+0x5c>)
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	4013      	ands	r3, r2
 8013238:	4a07      	ldr	r2, [pc, #28]	@ (8013258 <UTIL_LPM_SetOffMode+0x5c>)
 801323a:	6013      	str	r3, [r2, #0]
      break;
 801323c:	e000      	b.n	8013240 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801323e:	bf00      	nop
 8013240:	697b      	ldr	r3, [r7, #20]
 8013242:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	f383 8810 	msr	PRIMASK, r3
}
 801324a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801324c:	bf00      	nop
 801324e:	371c      	adds	r7, #28
 8013250:	46bd      	mov	sp, r7
 8013252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013256:	4770      	bx	lr
 8013258:	200011b0 	.word	0x200011b0

0801325c <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801325c:	b580      	push	{r7, lr}
 801325e:	b094      	sub	sp, #80	@ 0x50
 8013260:	af00      	add	r7, sp, #0
 8013262:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 8013264:	4b89      	ldr	r3, [pc, #548]	@ (801348c <UTIL_SEQ_Run+0x230>)
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 801326a:	4b88      	ldr	r3, [pc, #544]	@ (801348c <UTIL_SEQ_Run+0x230>)
 801326c:	681a      	ldr	r2, [r3, #0]
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	4013      	ands	r3, r2
 8013272:	4a86      	ldr	r2, [pc, #536]	@ (801348c <UTIL_SEQ_Run+0x230>)
 8013274:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 8013276:	4b86      	ldr	r3, [pc, #536]	@ (8013490 <UTIL_SEQ_Run+0x234>)
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 801327c:	4b85      	ldr	r3, [pc, #532]	@ (8013494 <UTIL_SEQ_Run+0x238>)
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 8013282:	4b85      	ldr	r3, [pc, #532]	@ (8013498 <UTIL_SEQ_Run+0x23c>)
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8013288:	4b84      	ldr	r3, [pc, #528]	@ (801349c <UTIL_SEQ_Run+0x240>)
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801328e:	e112      	b.n	80134b6 <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8013290:	2300      	movs	r3, #0
 8013292:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8013294:	e002      	b.n	801329c <UTIL_SEQ_Run+0x40>
        {
            counter++;
 8013296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013298:	3301      	adds	r3, #1
 801329a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801329c:	4a80      	ldr	r2, [pc, #512]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 801329e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80132a0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80132a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132a6:	401a      	ands	r2, r3
 80132a8:	4b78      	ldr	r3, [pc, #480]	@ (801348c <UTIL_SEQ_Run+0x230>)
 80132aa:	681b      	ldr	r3, [r3, #0]
 80132ac:	4013      	ands	r3, r2
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d0f1      	beq.n	8013296 <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80132b2:	4a7b      	ldr	r2, [pc, #492]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 80132b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80132b6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80132ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132bc:	401a      	ands	r2, r3
 80132be:	4b73      	ldr	r3, [pc, #460]	@ (801348c <UTIL_SEQ_Run+0x230>)
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	4013      	ands	r3, r2
 80132c4:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80132c6:	4a76      	ldr	r2, [pc, #472]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 80132c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80132ca:	00db      	lsls	r3, r3, #3
 80132cc:	4413      	add	r3, r2
 80132ce:	685a      	ldr	r2, [r3, #4]
 80132d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80132d2:	4013      	ands	r3, r2
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d106      	bne.n	80132e6 <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80132d8:	4a71      	ldr	r2, [pc, #452]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 80132da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80132dc:	00db      	lsls	r3, r3, #3
 80132de:	4413      	add	r3, r2
 80132e0:	f04f 32ff 	mov.w	r2, #4294967295
 80132e4:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 80132e6:	4b6a      	ldr	r3, [pc, #424]	@ (8013490 <UTIL_SEQ_Run+0x234>)
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 80132ec:	4a6c      	ldr	r2, [pc, #432]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 80132ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80132f0:	00db      	lsls	r3, r3, #3
 80132f2:	4413      	add	r3, r2
 80132f4:	685b      	ldr	r3, [r3, #4]
 80132f6:	43da      	mvns	r2, r3
 80132f8:	4b6a      	ldr	r3, [pc, #424]	@ (80134a4 <UTIL_SEQ_Run+0x248>)
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	4313      	orrs	r3, r2
 80132fe:	4a69      	ldr	r2, [pc, #420]	@ (80134a4 <UTIL_SEQ_Run+0x248>)
 8013300:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 8013302:	4b68      	ldr	r3, [pc, #416]	@ (80134a4 <UTIL_SEQ_Run+0x248>)
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	43db      	mvns	r3, r3
 8013308:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801330a:	4013      	ands	r3, r2
 801330c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 801330e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013310:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013312:	4013      	ands	r3, r2
 8013314:	2b00      	cmp	r3, #0
 8013316:	d003      	beq.n	8013320 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8013318:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801331a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801331c:	4013      	ands	r3, r2
 801331e:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8013320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013322:	2b00      	cmp	r3, #0
 8013324:	d102      	bne.n	801332c <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 8013326:	4b5f      	ldr	r3, [pc, #380]	@ (80134a4 <UTIL_SEQ_Run+0x248>)
 8013328:	2200      	movs	r2, #0
 801332a:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801332c:	4a5c      	ldr	r2, [pc, #368]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 801332e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013330:	00db      	lsls	r3, r3, #3
 8013332:	4413      	add	r3, r2
 8013334:	685a      	ldr	r2, [r3, #4]
 8013336:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013338:	4013      	ands	r3, r2
 801333a:	4618      	mov	r0, r3
 801333c:	f000 fa43 	bl	80137c6 <SEQ_BitPosition>
 8013340:	4603      	mov	r3, r0
 8013342:	461a      	mov	r2, r3
 8013344:	4b58      	ldr	r3, [pc, #352]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 8013346:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013348:	f3ef 8310 	mrs	r3, PRIMASK
 801334c:	61fb      	str	r3, [r7, #28]
  return(result);
 801334e:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8013350:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8013352:	b672      	cpsid	i
}
 8013354:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 8013356:	4b54      	ldr	r3, [pc, #336]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	2201      	movs	r2, #1
 801335c:	fa02 f303 	lsl.w	r3, r2, r3
 8013360:	43da      	mvns	r2, r3
 8013362:	4b4b      	ldr	r3, [pc, #300]	@ (8013490 <UTIL_SEQ_Run+0x234>)
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	4013      	ands	r3, r2
 8013368:	4a49      	ldr	r2, [pc, #292]	@ (8013490 <UTIL_SEQ_Run+0x234>)
 801336a:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801336c:	2301      	movs	r3, #1
 801336e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013370:	e013      	b.n	801339a <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 8013372:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013374:	3b01      	subs	r3, #1
 8013376:	4a4a      	ldr	r2, [pc, #296]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 8013378:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801337c:	4b4a      	ldr	r3, [pc, #296]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	2201      	movs	r2, #1
 8013382:	fa02 f303 	lsl.w	r3, r2, r3
 8013386:	43da      	mvns	r2, r3
 8013388:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801338a:	3b01      	subs	r3, #1
 801338c:	400a      	ands	r2, r1
 801338e:	4944      	ldr	r1, [pc, #272]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 8013390:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8013394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013396:	3b01      	subs	r3, #1
 8013398:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801339a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801339c:	2b00      	cmp	r3, #0
 801339e:	d1e8      	bne.n	8013372 <UTIL_SEQ_Run+0x116>
 80133a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80133a4:	69bb      	ldr	r3, [r7, #24]
 80133a6:	f383 8810 	msr	PRIMASK, r3
}
 80133aa:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 80133ac:	4b3e      	ldr	r3, [pc, #248]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	4618      	mov	r0, r3
 80133b2:	f000 f9e9 	bl	8013788 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 80133b6:	4b3c      	ldr	r3, [pc, #240]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	2b1f      	cmp	r3, #31
 80133bc:	d878      	bhi.n	80134b0 <UTIL_SEQ_Run+0x254>
 80133be:	4b3a      	ldr	r3, [pc, #232]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	4a3a      	ldr	r2, [pc, #232]	@ (80134ac <UTIL_SEQ_Run+0x250>)
 80133c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d071      	beq.n	80134b0 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 80133cc:	2300      	movs	r3, #0
 80133ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80133d0:	e01e      	b.n	8013410 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 80133d2:	4a33      	ldr	r2, [pc, #204]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 80133d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133d6:	00db      	lsls	r3, r3, #3
 80133d8:	4413      	add	r3, r2
 80133da:	685a      	ldr	r2, [r3, #4]
 80133dc:	4b32      	ldr	r3, [pc, #200]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	2101      	movs	r1, #1
 80133e2:	fa01 f303 	lsl.w	r3, r1, r3
 80133e6:	43db      	mvns	r3, r3
 80133e8:	401a      	ands	r2, r3
 80133ea:	492d      	ldr	r1, [pc, #180]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 80133ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133ee:	00db      	lsls	r3, r3, #3
 80133f0:	440b      	add	r3, r1
 80133f2:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 80133f4:	4a2a      	ldr	r2, [pc, #168]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 80133f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133f8:	00db      	lsls	r3, r3, #3
 80133fa:	4413      	add	r3, r2
 80133fc:	685a      	ldr	r2, [r3, #4]
 80133fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013400:	009b      	lsls	r3, r3, #2
 8013402:	3350      	adds	r3, #80	@ 0x50
 8013404:	443b      	add	r3, r7
 8013406:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801340a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801340c:	3301      	adds	r3, #1
 801340e:	637b      	str	r3, [r7, #52]	@ 0x34
 8013410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013412:	2b00      	cmp	r3, #0
 8013414:	d0dd      	beq.n	80133d2 <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 8013416:	4b24      	ldr	r3, [pc, #144]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 8013418:	681b      	ldr	r3, [r3, #0]
 801341a:	4a24      	ldr	r2, [pc, #144]	@ (80134ac <UTIL_SEQ_Run+0x250>)
 801341c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013420:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8013422:	2300      	movs	r3, #0
 8013424:	633b      	str	r3, [r7, #48]	@ 0x30
 8013426:	e013      	b.n	8013450 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8013428:	4a1d      	ldr	r2, [pc, #116]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 801342a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801342c:	00db      	lsls	r3, r3, #3
 801342e:	4413      	add	r3, r2
 8013430:	685a      	ldr	r2, [r3, #4]
 8013432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013434:	009b      	lsls	r3, r3, #2
 8013436:	3350      	adds	r3, #80	@ 0x50
 8013438:	443b      	add	r3, r7
 801343a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801343e:	401a      	ands	r2, r3
 8013440:	4917      	ldr	r1, [pc, #92]	@ (80134a0 <UTIL_SEQ_Run+0x244>)
 8013442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013444:	00db      	lsls	r3, r3, #3
 8013446:	440b      	add	r3, r1
 8013448:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801344a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801344c:	3301      	adds	r3, #1
 801344e:	633b      	str	r3, [r7, #48]	@ 0x30
 8013450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013452:	2b00      	cmp	r3, #0
 8013454:	d0e8      	beq.n	8013428 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8013456:	4b14      	ldr	r3, [pc, #80]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	4618      	mov	r0, r3
 801345c:	f000 f99e 	bl	801379c <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8013460:	4b0b      	ldr	r3, [pc, #44]	@ (8013490 <UTIL_SEQ_Run+0x234>)
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8013466:	4b0b      	ldr	r3, [pc, #44]	@ (8013494 <UTIL_SEQ_Run+0x238>)
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 801346c:	4b0a      	ldr	r3, [pc, #40]	@ (8013498 <UTIL_SEQ_Run+0x23c>)
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8013472:	4b0a      	ldr	r3, [pc, #40]	@ (801349c <UTIL_SEQ_Run+0x240>)
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8013478:	4b0b      	ldr	r3, [pc, #44]	@ (80134a8 <UTIL_SEQ_Run+0x24c>)
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	2201      	movs	r2, #1
 801347e:	409a      	lsls	r2, r3
 8013480:	4b08      	ldr	r3, [pc, #32]	@ (80134a4 <UTIL_SEQ_Run+0x248>)
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	4313      	orrs	r3, r2
 8013486:	4a07      	ldr	r2, [pc, #28]	@ (80134a4 <UTIL_SEQ_Run+0x248>)
 8013488:	6013      	str	r3, [r2, #0]
 801348a:	e014      	b.n	80134b6 <UTIL_SEQ_Run+0x25a>
 801348c:	20000128 	.word	0x20000128
 8013490:	200011b4 	.word	0x200011b4
 8013494:	200011b8 	.word	0x200011b8
 8013498:	20000124 	.word	0x20000124
 801349c:	200011bc 	.word	0x200011bc
 80134a0:	20001244 	.word	0x20001244
 80134a4:	2000124c 	.word	0x2000124c
 80134a8:	200011c0 	.word	0x200011c0
 80134ac:	200011c4 	.word	0x200011c4
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 80134b0:	2000      	movs	r0, #0
 80134b2:	f000 f97d 	bl	80137b0 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80134b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80134b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134ba:	401a      	ands	r2, r3
 80134bc:	4b22      	ldr	r3, [pc, #136]	@ (8013548 <UTIL_SEQ_Run+0x2ec>)
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	4013      	ands	r3, r2
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d005      	beq.n	80134d2 <UTIL_SEQ_Run+0x276>
 80134c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80134c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134ca:	4013      	ands	r3, r2
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	f43f aedf 	beq.w	8013290 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80134d2:	4b1e      	ldr	r3, [pc, #120]	@ (801354c <UTIL_SEQ_Run+0x2f0>)
 80134d4:	f04f 32ff 	mov.w	r2, #4294967295
 80134d8:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 80134da:	4b1d      	ldr	r3, [pc, #116]	@ (8013550 <UTIL_SEQ_Run+0x2f4>)
 80134dc:	681a      	ldr	r2, [r3, #0]
 80134de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134e0:	4013      	ands	r3, r2
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d129      	bne.n	801353a <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 80134e6:	f000 f941 	bl	801376c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80134ea:	f3ef 8310 	mrs	r3, PRIMASK
 80134ee:	617b      	str	r3, [r7, #20]
  return(result);
 80134f0:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80134f2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80134f4:	b672      	cpsid	i
}
 80134f6:	bf00      	nop
        local_taskset = TaskSet;
 80134f8:	4b16      	ldr	r3, [pc, #88]	@ (8013554 <UTIL_SEQ_Run+0x2f8>)
 80134fa:	681b      	ldr	r3, [r3, #0]
 80134fc:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 80134fe:	4b16      	ldr	r3, [pc, #88]	@ (8013558 <UTIL_SEQ_Run+0x2fc>)
 8013500:	681b      	ldr	r3, [r3, #0]
 8013502:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8013504:	4b15      	ldr	r3, [pc, #84]	@ (801355c <UTIL_SEQ_Run+0x300>)
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801350a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801350c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801350e:	401a      	ands	r2, r3
 8013510:	4b0d      	ldr	r3, [pc, #52]	@ (8013548 <UTIL_SEQ_Run+0x2ec>)
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	4013      	ands	r3, r2
 8013516:	2b00      	cmp	r3, #0
 8013518:	d107      	bne.n	801352a <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 801351a:	4b0d      	ldr	r3, [pc, #52]	@ (8013550 <UTIL_SEQ_Run+0x2f4>)
 801351c:	681a      	ldr	r2, [r3, #0]
 801351e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013520:	4013      	ands	r3, r2
 8013522:	2b00      	cmp	r3, #0
 8013524:	d101      	bne.n	801352a <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 8013526:	f7ed fdfd 	bl	8001124 <UTIL_SEQ_Idle>
 801352a:	6a3b      	ldr	r3, [r7, #32]
 801352c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801352e:	693b      	ldr	r3, [r7, #16]
 8013530:	f383 8810 	msr	PRIMASK, r3
}
 8013534:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 8013536:	f000 f920 	bl	801377a <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 801353a:	4a03      	ldr	r2, [pc, #12]	@ (8013548 <UTIL_SEQ_Run+0x2ec>)
 801353c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801353e:	6013      	str	r3, [r2, #0]

    return;
 8013540:	bf00      	nop
}
 8013542:	3750      	adds	r7, #80	@ 0x50
 8013544:	46bd      	mov	sp, r7
 8013546:	bd80      	pop	{r7, pc}
 8013548:	20000128 	.word	0x20000128
 801354c:	200011c0 	.word	0x200011c0
 8013550:	200011bc 	.word	0x200011bc
 8013554:	200011b4 	.word	0x200011b4
 8013558:	200011b8 	.word	0x200011b8
 801355c:	20000124 	.word	0x20000124

08013560 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b088      	sub	sp, #32
 8013564:	af00      	add	r7, sp, #0
 8013566:	60f8      	str	r0, [r7, #12]
 8013568:	60b9      	str	r1, [r7, #8]
 801356a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801356c:	f3ef 8310 	mrs	r3, PRIMASK
 8013570:	617b      	str	r3, [r7, #20]
  return(result);
 8013572:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8013574:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8013576:	b672      	cpsid	i
}
 8013578:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801357a:	68f8      	ldr	r0, [r7, #12]
 801357c:	f000 f923 	bl	80137c6 <SEQ_BitPosition>
 8013580:	4603      	mov	r3, r0
 8013582:	4619      	mov	r1, r3
 8013584:	4a06      	ldr	r2, [pc, #24]	@ (80135a0 <UTIL_SEQ_RegTask+0x40>)
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801358c:	69fb      	ldr	r3, [r7, #28]
 801358e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013590:	69bb      	ldr	r3, [r7, #24]
 8013592:	f383 8810 	msr	PRIMASK, r3
}
 8013596:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 8013598:	bf00      	nop
}
 801359a:	3720      	adds	r7, #32
 801359c:	46bd      	mov	sp, r7
 801359e:	bd80      	pop	{r7, pc}
 80135a0:	200011c4 	.word	0x200011c4

080135a4 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 80135a4:	b480      	push	{r7}
 80135a6:	b087      	sub	sp, #28
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	6078      	str	r0, [r7, #4]
 80135ac:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80135ae:	f3ef 8310 	mrs	r3, PRIMASK
 80135b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80135b4:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80135b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80135b8:	b672      	cpsid	i
}
 80135ba:	bf00      	nop

    TaskSet |= TaskId_bm;
 80135bc:	4b0d      	ldr	r3, [pc, #52]	@ (80135f4 <UTIL_SEQ_SetTask+0x50>)
 80135be:	681a      	ldr	r2, [r3, #0]
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	4313      	orrs	r3, r2
 80135c4:	4a0b      	ldr	r2, [pc, #44]	@ (80135f4 <UTIL_SEQ_SetTask+0x50>)
 80135c6:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 80135c8:	4a0b      	ldr	r2, [pc, #44]	@ (80135f8 <UTIL_SEQ_SetTask+0x54>)
 80135ca:	683b      	ldr	r3, [r7, #0]
 80135cc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	431a      	orrs	r2, r3
 80135d4:	4908      	ldr	r1, [pc, #32]	@ (80135f8 <UTIL_SEQ_SetTask+0x54>)
 80135d6:	683b      	ldr	r3, [r7, #0]
 80135d8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80135dc:	697b      	ldr	r3, [r7, #20]
 80135de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80135e0:	693b      	ldr	r3, [r7, #16]
 80135e2:	f383 8810 	msr	PRIMASK, r3
}
 80135e6:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 80135e8:	bf00      	nop
}
 80135ea:	371c      	adds	r7, #28
 80135ec:	46bd      	mov	sp, r7
 80135ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135f2:	4770      	bx	lr
 80135f4:	200011b4 	.word	0x200011b4
 80135f8:	20001244 	.word	0x20001244

080135fc <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80135fc:	b480      	push	{r7}
 80135fe:	b087      	sub	sp, #28
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013604:	f3ef 8310 	mrs	r3, PRIMASK
 8013608:	60fb      	str	r3, [r7, #12]
  return(result);
 801360a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801360c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801360e:	b672      	cpsid	i
}
 8013610:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	43da      	mvns	r2, r3
 8013616:	4b08      	ldr	r3, [pc, #32]	@ (8013638 <UTIL_SEQ_PauseTask+0x3c>)
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	4013      	ands	r3, r2
 801361c:	4a06      	ldr	r2, [pc, #24]	@ (8013638 <UTIL_SEQ_PauseTask+0x3c>)
 801361e:	6013      	str	r3, [r2, #0]
 8013620:	697b      	ldr	r3, [r7, #20]
 8013622:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013624:	693b      	ldr	r3, [r7, #16]
 8013626:	f383 8810 	msr	PRIMASK, r3
}
 801362a:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 801362c:	bf00      	nop
}
 801362e:	371c      	adds	r7, #28
 8013630:	46bd      	mov	sp, r7
 8013632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013636:	4770      	bx	lr
 8013638:	20000124 	.word	0x20000124

0801363c <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 801363c:	b480      	push	{r7}
 801363e:	b087      	sub	sp, #28
 8013640:	af00      	add	r7, sp, #0
 8013642:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013644:	f3ef 8310 	mrs	r3, PRIMASK
 8013648:	60fb      	str	r3, [r7, #12]
  return(result);
 801364a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801364c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801364e:	b672      	cpsid	i
}
 8013650:	bf00      	nop

    TaskMask |= TaskId_bm;
 8013652:	4b09      	ldr	r3, [pc, #36]	@ (8013678 <UTIL_SEQ_ResumeTask+0x3c>)
 8013654:	681a      	ldr	r2, [r3, #0]
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	4313      	orrs	r3, r2
 801365a:	4a07      	ldr	r2, [pc, #28]	@ (8013678 <UTIL_SEQ_ResumeTask+0x3c>)
 801365c:	6013      	str	r3, [r2, #0]
 801365e:	697b      	ldr	r3, [r7, #20]
 8013660:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013662:	693b      	ldr	r3, [r7, #16]
 8013664:	f383 8810 	msr	PRIMASK, r3
}
 8013668:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 801366a:	bf00      	nop
}
 801366c:	371c      	adds	r7, #28
 801366e:	46bd      	mov	sp, r7
 8013670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013674:	4770      	bx	lr
 8013676:	bf00      	nop
 8013678:	20000124 	.word	0x20000124

0801367c <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 801367c:	b480      	push	{r7}
 801367e:	b087      	sub	sp, #28
 8013680:	af00      	add	r7, sp, #0
 8013682:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013684:	f3ef 8310 	mrs	r3, PRIMASK
 8013688:	60fb      	str	r3, [r7, #12]
  return(result);
 801368a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801368c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801368e:	b672      	cpsid	i
}
 8013690:	bf00      	nop

    EvtSet |= EvtId_bm;
 8013692:	4b09      	ldr	r3, [pc, #36]	@ (80136b8 <UTIL_SEQ_SetEvt+0x3c>)
 8013694:	681a      	ldr	r2, [r3, #0]
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	4313      	orrs	r3, r2
 801369a:	4a07      	ldr	r2, [pc, #28]	@ (80136b8 <UTIL_SEQ_SetEvt+0x3c>)
 801369c:	6013      	str	r3, [r2, #0]
 801369e:	697b      	ldr	r3, [r7, #20]
 80136a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80136a2:	693b      	ldr	r3, [r7, #16]
 80136a4:	f383 8810 	msr	PRIMASK, r3
}
 80136a8:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 80136aa:	bf00      	nop
}
 80136ac:	371c      	adds	r7, #28
 80136ae:	46bd      	mov	sp, r7
 80136b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136b4:	4770      	bx	lr
 80136b6:	bf00      	nop
 80136b8:	200011b8 	.word	0x200011b8

080136bc <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 80136bc:	b580      	push	{r7, lr}
 80136be:	b088      	sub	sp, #32
 80136c0:	af00      	add	r7, sp, #0
 80136c2:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 80136c4:	4b1f      	ldr	r3, [pc, #124]	@ (8013744 <UTIL_SEQ_WaitEvt+0x88>)
 80136c6:	681b      	ldr	r3, [r3, #0]
 80136c8:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80136ca:	4b1e      	ldr	r3, [pc, #120]	@ (8013744 <UTIL_SEQ_WaitEvt+0x88>)
 80136cc:	681b      	ldr	r3, [r3, #0]
 80136ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136d2:	d102      	bne.n	80136da <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 80136d4:	2300      	movs	r3, #0
 80136d6:	61fb      	str	r3, [r7, #28]
 80136d8:	e005      	b.n	80136e6 <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80136da:	4b1a      	ldr	r3, [pc, #104]	@ (8013744 <UTIL_SEQ_WaitEvt+0x88>)
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	2201      	movs	r2, #1
 80136e0:	fa02 f303 	lsl.w	r3, r2, r3
 80136e4:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 80136e6:	4b18      	ldr	r3, [pc, #96]	@ (8013748 <UTIL_SEQ_WaitEvt+0x8c>)
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 80136ec:	4a16      	ldr	r2, [pc, #88]	@ (8013748 <UTIL_SEQ_WaitEvt+0x8c>)
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 80136f2:	e003      	b.n	80136fc <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80136f4:	6879      	ldr	r1, [r7, #4]
 80136f6:	69f8      	ldr	r0, [r7, #28]
 80136f8:	f000 f82a 	bl	8013750 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 80136fc:	4b13      	ldr	r3, [pc, #76]	@ (801374c <UTIL_SEQ_WaitEvt+0x90>)
 80136fe:	681a      	ldr	r2, [r3, #0]
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	4013      	ands	r3, r2
 8013704:	2b00      	cmp	r3, #0
 8013706:	d0f5      	beq.n	80136f4 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 8013708:	4a0e      	ldr	r2, [pc, #56]	@ (8013744 <UTIL_SEQ_WaitEvt+0x88>)
 801370a:	69bb      	ldr	r3, [r7, #24]
 801370c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801370e:	f3ef 8310 	mrs	r3, PRIMASK
 8013712:	60bb      	str	r3, [r7, #8]
  return(result);
 8013714:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8013716:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8013718:	b672      	cpsid	i
}
 801371a:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	43da      	mvns	r2, r3
 8013720:	4b0a      	ldr	r3, [pc, #40]	@ (801374c <UTIL_SEQ_WaitEvt+0x90>)
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	4013      	ands	r3, r2
 8013726:	4a09      	ldr	r2, [pc, #36]	@ (801374c <UTIL_SEQ_WaitEvt+0x90>)
 8013728:	6013      	str	r3, [r2, #0]
 801372a:	693b      	ldr	r3, [r7, #16]
 801372c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	f383 8810 	msr	PRIMASK, r3
}
 8013734:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 8013736:	4a04      	ldr	r2, [pc, #16]	@ (8013748 <UTIL_SEQ_WaitEvt+0x8c>)
 8013738:	697b      	ldr	r3, [r7, #20]
 801373a:	6013      	str	r3, [r2, #0]
    return;
 801373c:	bf00      	nop
}
 801373e:	3720      	adds	r7, #32
 8013740:	46bd      	mov	sp, r7
 8013742:	bd80      	pop	{r7, pc}
 8013744:	200011c0 	.word	0x200011c0
 8013748:	200011bc 	.word	0x200011bc
 801374c:	200011b8 	.word	0x200011b8

08013750 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8013750:	b580      	push	{r7, lr}
 8013752:	b082      	sub	sp, #8
 8013754:	af00      	add	r7, sp, #0
 8013756:	6078      	str	r0, [r7, #4]
 8013758:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	43db      	mvns	r3, r3
 801375e:	4618      	mov	r0, r3
 8013760:	f7ff fd7c 	bl	801325c <UTIL_SEQ_Run>
    return;
 8013764:	bf00      	nop
}
 8013766:	3708      	adds	r7, #8
 8013768:	46bd      	mov	sp, r7
 801376a:	bd80      	pop	{r7, pc}

0801376c <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801376c:	b480      	push	{r7}
 801376e:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8013770:	bf00      	nop
}
 8013772:	46bd      	mov	sp, r7
 8013774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013778:	4770      	bx	lr

0801377a <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801377a:	b480      	push	{r7}
 801377c:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 801377e:	bf00      	nop
}
 8013780:	46bd      	mov	sp, r7
 8013782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013786:	4770      	bx	lr

08013788 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8013788:	b480      	push	{r7}
 801378a:	b083      	sub	sp, #12
 801378c:	af00      	add	r7, sp, #0
 801378e:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8013790:	bf00      	nop
}
 8013792:	370c      	adds	r7, #12
 8013794:	46bd      	mov	sp, r7
 8013796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801379a:	4770      	bx	lr

0801379c <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 801379c:	b480      	push	{r7}
 801379e:	b083      	sub	sp, #12
 80137a0:	af00      	add	r7, sp, #0
 80137a2:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 80137a4:	bf00      	nop
}
 80137a6:	370c      	adds	r7, #12
 80137a8:	46bd      	mov	sp, r7
 80137aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ae:	4770      	bx	lr

080137b0 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 80137b0:	b480      	push	{r7}
 80137b2:	b083      	sub	sp, #12
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	4603      	mov	r3, r0
 80137b8:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 80137ba:	bf00      	nop
}
 80137bc:	370c      	adds	r7, #12
 80137be:	46bd      	mov	sp, r7
 80137c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c4:	4770      	bx	lr

080137c6 <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 80137c6:	b480      	push	{r7}
 80137c8:	b085      	sub	sp, #20
 80137ca:	af00      	add	r7, sp, #0
 80137cc:	6078      	str	r0, [r7, #4]
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d101      	bne.n	80137dc <SEQ_BitPosition+0x16>
    return 32U;
 80137d8:	2320      	movs	r3, #32
 80137da:	e003      	b.n	80137e4 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	fab3 f383 	clz	r3, r3
 80137e2:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 80137e4:	f1c3 031f 	rsb	r3, r3, #31
 80137e8:	b2db      	uxtb	r3, r3
}
 80137ea:	4618      	mov	r0, r3
 80137ec:	3714      	adds	r7, #20
 80137ee:	46bd      	mov	sp, r7
 80137f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137f4:	4770      	bx	lr

080137f6 <__cvt>:
 80137f6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80137fa:	ec57 6b10 	vmov	r6, r7, d0
 80137fe:	2f00      	cmp	r7, #0
 8013800:	460c      	mov	r4, r1
 8013802:	4619      	mov	r1, r3
 8013804:	463b      	mov	r3, r7
 8013806:	bfbb      	ittet	lt
 8013808:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801380c:	461f      	movlt	r7, r3
 801380e:	2300      	movge	r3, #0
 8013810:	232d      	movlt	r3, #45	@ 0x2d
 8013812:	700b      	strb	r3, [r1, #0]
 8013814:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013816:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801381a:	4691      	mov	r9, r2
 801381c:	f023 0820 	bic.w	r8, r3, #32
 8013820:	bfbc      	itt	lt
 8013822:	4632      	movlt	r2, r6
 8013824:	4616      	movlt	r6, r2
 8013826:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801382a:	d005      	beq.n	8013838 <__cvt+0x42>
 801382c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013830:	d100      	bne.n	8013834 <__cvt+0x3e>
 8013832:	3401      	adds	r4, #1
 8013834:	2102      	movs	r1, #2
 8013836:	e000      	b.n	801383a <__cvt+0x44>
 8013838:	2103      	movs	r1, #3
 801383a:	ab03      	add	r3, sp, #12
 801383c:	9301      	str	r3, [sp, #4]
 801383e:	ab02      	add	r3, sp, #8
 8013840:	9300      	str	r3, [sp, #0]
 8013842:	ec47 6b10 	vmov	d0, r6, r7
 8013846:	4653      	mov	r3, sl
 8013848:	4622      	mov	r2, r4
 801384a:	f000 fe45 	bl	80144d8 <_dtoa_r>
 801384e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013852:	4605      	mov	r5, r0
 8013854:	d119      	bne.n	801388a <__cvt+0x94>
 8013856:	f019 0f01 	tst.w	r9, #1
 801385a:	d00e      	beq.n	801387a <__cvt+0x84>
 801385c:	eb00 0904 	add.w	r9, r0, r4
 8013860:	2200      	movs	r2, #0
 8013862:	2300      	movs	r3, #0
 8013864:	4630      	mov	r0, r6
 8013866:	4639      	mov	r1, r7
 8013868:	f7ed f906 	bl	8000a78 <__aeabi_dcmpeq>
 801386c:	b108      	cbz	r0, 8013872 <__cvt+0x7c>
 801386e:	f8cd 900c 	str.w	r9, [sp, #12]
 8013872:	2230      	movs	r2, #48	@ 0x30
 8013874:	9b03      	ldr	r3, [sp, #12]
 8013876:	454b      	cmp	r3, r9
 8013878:	d31e      	bcc.n	80138b8 <__cvt+0xc2>
 801387a:	9b03      	ldr	r3, [sp, #12]
 801387c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801387e:	1b5b      	subs	r3, r3, r5
 8013880:	4628      	mov	r0, r5
 8013882:	6013      	str	r3, [r2, #0]
 8013884:	b004      	add	sp, #16
 8013886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801388a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801388e:	eb00 0904 	add.w	r9, r0, r4
 8013892:	d1e5      	bne.n	8013860 <__cvt+0x6a>
 8013894:	7803      	ldrb	r3, [r0, #0]
 8013896:	2b30      	cmp	r3, #48	@ 0x30
 8013898:	d10a      	bne.n	80138b0 <__cvt+0xba>
 801389a:	2200      	movs	r2, #0
 801389c:	2300      	movs	r3, #0
 801389e:	4630      	mov	r0, r6
 80138a0:	4639      	mov	r1, r7
 80138a2:	f7ed f8e9 	bl	8000a78 <__aeabi_dcmpeq>
 80138a6:	b918      	cbnz	r0, 80138b0 <__cvt+0xba>
 80138a8:	f1c4 0401 	rsb	r4, r4, #1
 80138ac:	f8ca 4000 	str.w	r4, [sl]
 80138b0:	f8da 3000 	ldr.w	r3, [sl]
 80138b4:	4499      	add	r9, r3
 80138b6:	e7d3      	b.n	8013860 <__cvt+0x6a>
 80138b8:	1c59      	adds	r1, r3, #1
 80138ba:	9103      	str	r1, [sp, #12]
 80138bc:	701a      	strb	r2, [r3, #0]
 80138be:	e7d9      	b.n	8013874 <__cvt+0x7e>

080138c0 <__exponent>:
 80138c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80138c2:	2900      	cmp	r1, #0
 80138c4:	bfba      	itte	lt
 80138c6:	4249      	neglt	r1, r1
 80138c8:	232d      	movlt	r3, #45	@ 0x2d
 80138ca:	232b      	movge	r3, #43	@ 0x2b
 80138cc:	2909      	cmp	r1, #9
 80138ce:	7002      	strb	r2, [r0, #0]
 80138d0:	7043      	strb	r3, [r0, #1]
 80138d2:	dd29      	ble.n	8013928 <__exponent+0x68>
 80138d4:	f10d 0307 	add.w	r3, sp, #7
 80138d8:	461d      	mov	r5, r3
 80138da:	270a      	movs	r7, #10
 80138dc:	461a      	mov	r2, r3
 80138de:	fbb1 f6f7 	udiv	r6, r1, r7
 80138e2:	fb07 1416 	mls	r4, r7, r6, r1
 80138e6:	3430      	adds	r4, #48	@ 0x30
 80138e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80138ec:	460c      	mov	r4, r1
 80138ee:	2c63      	cmp	r4, #99	@ 0x63
 80138f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80138f4:	4631      	mov	r1, r6
 80138f6:	dcf1      	bgt.n	80138dc <__exponent+0x1c>
 80138f8:	3130      	adds	r1, #48	@ 0x30
 80138fa:	1e94      	subs	r4, r2, #2
 80138fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013900:	1c41      	adds	r1, r0, #1
 8013902:	4623      	mov	r3, r4
 8013904:	42ab      	cmp	r3, r5
 8013906:	d30a      	bcc.n	801391e <__exponent+0x5e>
 8013908:	f10d 0309 	add.w	r3, sp, #9
 801390c:	1a9b      	subs	r3, r3, r2
 801390e:	42ac      	cmp	r4, r5
 8013910:	bf88      	it	hi
 8013912:	2300      	movhi	r3, #0
 8013914:	3302      	adds	r3, #2
 8013916:	4403      	add	r3, r0
 8013918:	1a18      	subs	r0, r3, r0
 801391a:	b003      	add	sp, #12
 801391c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801391e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013922:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013926:	e7ed      	b.n	8013904 <__exponent+0x44>
 8013928:	2330      	movs	r3, #48	@ 0x30
 801392a:	3130      	adds	r1, #48	@ 0x30
 801392c:	7083      	strb	r3, [r0, #2]
 801392e:	70c1      	strb	r1, [r0, #3]
 8013930:	1d03      	adds	r3, r0, #4
 8013932:	e7f1      	b.n	8013918 <__exponent+0x58>

08013934 <_printf_float>:
 8013934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013938:	b08d      	sub	sp, #52	@ 0x34
 801393a:	460c      	mov	r4, r1
 801393c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013940:	4616      	mov	r6, r2
 8013942:	461f      	mov	r7, r3
 8013944:	4605      	mov	r5, r0
 8013946:	f000 fcb9 	bl	80142bc <_localeconv_r>
 801394a:	6803      	ldr	r3, [r0, #0]
 801394c:	9304      	str	r3, [sp, #16]
 801394e:	4618      	mov	r0, r3
 8013950:	f7ec fc66 	bl	8000220 <strlen>
 8013954:	2300      	movs	r3, #0
 8013956:	930a      	str	r3, [sp, #40]	@ 0x28
 8013958:	f8d8 3000 	ldr.w	r3, [r8]
 801395c:	9005      	str	r0, [sp, #20]
 801395e:	3307      	adds	r3, #7
 8013960:	f023 0307 	bic.w	r3, r3, #7
 8013964:	f103 0208 	add.w	r2, r3, #8
 8013968:	f894 a018 	ldrb.w	sl, [r4, #24]
 801396c:	f8d4 b000 	ldr.w	fp, [r4]
 8013970:	f8c8 2000 	str.w	r2, [r8]
 8013974:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013978:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801397c:	9307      	str	r3, [sp, #28]
 801397e:	f8cd 8018 	str.w	r8, [sp, #24]
 8013982:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801398a:	4b9c      	ldr	r3, [pc, #624]	@ (8013bfc <_printf_float+0x2c8>)
 801398c:	f04f 32ff 	mov.w	r2, #4294967295
 8013990:	f7ed f8a4 	bl	8000adc <__aeabi_dcmpun>
 8013994:	bb70      	cbnz	r0, 80139f4 <_printf_float+0xc0>
 8013996:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801399a:	4b98      	ldr	r3, [pc, #608]	@ (8013bfc <_printf_float+0x2c8>)
 801399c:	f04f 32ff 	mov.w	r2, #4294967295
 80139a0:	f7ed f87e 	bl	8000aa0 <__aeabi_dcmple>
 80139a4:	bb30      	cbnz	r0, 80139f4 <_printf_float+0xc0>
 80139a6:	2200      	movs	r2, #0
 80139a8:	2300      	movs	r3, #0
 80139aa:	4640      	mov	r0, r8
 80139ac:	4649      	mov	r1, r9
 80139ae:	f7ed f86d 	bl	8000a8c <__aeabi_dcmplt>
 80139b2:	b110      	cbz	r0, 80139ba <_printf_float+0x86>
 80139b4:	232d      	movs	r3, #45	@ 0x2d
 80139b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80139ba:	4a91      	ldr	r2, [pc, #580]	@ (8013c00 <_printf_float+0x2cc>)
 80139bc:	4b91      	ldr	r3, [pc, #580]	@ (8013c04 <_printf_float+0x2d0>)
 80139be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80139c2:	bf8c      	ite	hi
 80139c4:	4690      	movhi	r8, r2
 80139c6:	4698      	movls	r8, r3
 80139c8:	2303      	movs	r3, #3
 80139ca:	6123      	str	r3, [r4, #16]
 80139cc:	f02b 0304 	bic.w	r3, fp, #4
 80139d0:	6023      	str	r3, [r4, #0]
 80139d2:	f04f 0900 	mov.w	r9, #0
 80139d6:	9700      	str	r7, [sp, #0]
 80139d8:	4633      	mov	r3, r6
 80139da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80139dc:	4621      	mov	r1, r4
 80139de:	4628      	mov	r0, r5
 80139e0:	f000 f9d2 	bl	8013d88 <_printf_common>
 80139e4:	3001      	adds	r0, #1
 80139e6:	f040 808d 	bne.w	8013b04 <_printf_float+0x1d0>
 80139ea:	f04f 30ff 	mov.w	r0, #4294967295
 80139ee:	b00d      	add	sp, #52	@ 0x34
 80139f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139f4:	4642      	mov	r2, r8
 80139f6:	464b      	mov	r3, r9
 80139f8:	4640      	mov	r0, r8
 80139fa:	4649      	mov	r1, r9
 80139fc:	f7ed f86e 	bl	8000adc <__aeabi_dcmpun>
 8013a00:	b140      	cbz	r0, 8013a14 <_printf_float+0xe0>
 8013a02:	464b      	mov	r3, r9
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	bfbc      	itt	lt
 8013a08:	232d      	movlt	r3, #45	@ 0x2d
 8013a0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013a0e:	4a7e      	ldr	r2, [pc, #504]	@ (8013c08 <_printf_float+0x2d4>)
 8013a10:	4b7e      	ldr	r3, [pc, #504]	@ (8013c0c <_printf_float+0x2d8>)
 8013a12:	e7d4      	b.n	80139be <_printf_float+0x8a>
 8013a14:	6863      	ldr	r3, [r4, #4]
 8013a16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013a1a:	9206      	str	r2, [sp, #24]
 8013a1c:	1c5a      	adds	r2, r3, #1
 8013a1e:	d13b      	bne.n	8013a98 <_printf_float+0x164>
 8013a20:	2306      	movs	r3, #6
 8013a22:	6063      	str	r3, [r4, #4]
 8013a24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013a28:	2300      	movs	r3, #0
 8013a2a:	6022      	str	r2, [r4, #0]
 8013a2c:	9303      	str	r3, [sp, #12]
 8013a2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8013a30:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013a34:	ab09      	add	r3, sp, #36	@ 0x24
 8013a36:	9300      	str	r3, [sp, #0]
 8013a38:	6861      	ldr	r1, [r4, #4]
 8013a3a:	ec49 8b10 	vmov	d0, r8, r9
 8013a3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013a42:	4628      	mov	r0, r5
 8013a44:	f7ff fed7 	bl	80137f6 <__cvt>
 8013a48:	9b06      	ldr	r3, [sp, #24]
 8013a4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013a4c:	2b47      	cmp	r3, #71	@ 0x47
 8013a4e:	4680      	mov	r8, r0
 8013a50:	d129      	bne.n	8013aa6 <_printf_float+0x172>
 8013a52:	1cc8      	adds	r0, r1, #3
 8013a54:	db02      	blt.n	8013a5c <_printf_float+0x128>
 8013a56:	6863      	ldr	r3, [r4, #4]
 8013a58:	4299      	cmp	r1, r3
 8013a5a:	dd41      	ble.n	8013ae0 <_printf_float+0x1ac>
 8013a5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8013a60:	fa5f fa8a 	uxtb.w	sl, sl
 8013a64:	3901      	subs	r1, #1
 8013a66:	4652      	mov	r2, sl
 8013a68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013a6c:	9109      	str	r1, [sp, #36]	@ 0x24
 8013a6e:	f7ff ff27 	bl	80138c0 <__exponent>
 8013a72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013a74:	1813      	adds	r3, r2, r0
 8013a76:	2a01      	cmp	r2, #1
 8013a78:	4681      	mov	r9, r0
 8013a7a:	6123      	str	r3, [r4, #16]
 8013a7c:	dc02      	bgt.n	8013a84 <_printf_float+0x150>
 8013a7e:	6822      	ldr	r2, [r4, #0]
 8013a80:	07d2      	lsls	r2, r2, #31
 8013a82:	d501      	bpl.n	8013a88 <_printf_float+0x154>
 8013a84:	3301      	adds	r3, #1
 8013a86:	6123      	str	r3, [r4, #16]
 8013a88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d0a2      	beq.n	80139d6 <_printf_float+0xa2>
 8013a90:	232d      	movs	r3, #45	@ 0x2d
 8013a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013a96:	e79e      	b.n	80139d6 <_printf_float+0xa2>
 8013a98:	9a06      	ldr	r2, [sp, #24]
 8013a9a:	2a47      	cmp	r2, #71	@ 0x47
 8013a9c:	d1c2      	bne.n	8013a24 <_printf_float+0xf0>
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d1c0      	bne.n	8013a24 <_printf_float+0xf0>
 8013aa2:	2301      	movs	r3, #1
 8013aa4:	e7bd      	b.n	8013a22 <_printf_float+0xee>
 8013aa6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013aaa:	d9db      	bls.n	8013a64 <_printf_float+0x130>
 8013aac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013ab0:	d118      	bne.n	8013ae4 <_printf_float+0x1b0>
 8013ab2:	2900      	cmp	r1, #0
 8013ab4:	6863      	ldr	r3, [r4, #4]
 8013ab6:	dd0b      	ble.n	8013ad0 <_printf_float+0x19c>
 8013ab8:	6121      	str	r1, [r4, #16]
 8013aba:	b913      	cbnz	r3, 8013ac2 <_printf_float+0x18e>
 8013abc:	6822      	ldr	r2, [r4, #0]
 8013abe:	07d0      	lsls	r0, r2, #31
 8013ac0:	d502      	bpl.n	8013ac8 <_printf_float+0x194>
 8013ac2:	3301      	adds	r3, #1
 8013ac4:	440b      	add	r3, r1
 8013ac6:	6123      	str	r3, [r4, #16]
 8013ac8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013aca:	f04f 0900 	mov.w	r9, #0
 8013ace:	e7db      	b.n	8013a88 <_printf_float+0x154>
 8013ad0:	b913      	cbnz	r3, 8013ad8 <_printf_float+0x1a4>
 8013ad2:	6822      	ldr	r2, [r4, #0]
 8013ad4:	07d2      	lsls	r2, r2, #31
 8013ad6:	d501      	bpl.n	8013adc <_printf_float+0x1a8>
 8013ad8:	3302      	adds	r3, #2
 8013ada:	e7f4      	b.n	8013ac6 <_printf_float+0x192>
 8013adc:	2301      	movs	r3, #1
 8013ade:	e7f2      	b.n	8013ac6 <_printf_float+0x192>
 8013ae0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013ae4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ae6:	4299      	cmp	r1, r3
 8013ae8:	db05      	blt.n	8013af6 <_printf_float+0x1c2>
 8013aea:	6823      	ldr	r3, [r4, #0]
 8013aec:	6121      	str	r1, [r4, #16]
 8013aee:	07d8      	lsls	r0, r3, #31
 8013af0:	d5ea      	bpl.n	8013ac8 <_printf_float+0x194>
 8013af2:	1c4b      	adds	r3, r1, #1
 8013af4:	e7e7      	b.n	8013ac6 <_printf_float+0x192>
 8013af6:	2900      	cmp	r1, #0
 8013af8:	bfd4      	ite	le
 8013afa:	f1c1 0202 	rsble	r2, r1, #2
 8013afe:	2201      	movgt	r2, #1
 8013b00:	4413      	add	r3, r2
 8013b02:	e7e0      	b.n	8013ac6 <_printf_float+0x192>
 8013b04:	6823      	ldr	r3, [r4, #0]
 8013b06:	055a      	lsls	r2, r3, #21
 8013b08:	d407      	bmi.n	8013b1a <_printf_float+0x1e6>
 8013b0a:	6923      	ldr	r3, [r4, #16]
 8013b0c:	4642      	mov	r2, r8
 8013b0e:	4631      	mov	r1, r6
 8013b10:	4628      	mov	r0, r5
 8013b12:	47b8      	blx	r7
 8013b14:	3001      	adds	r0, #1
 8013b16:	d12b      	bne.n	8013b70 <_printf_float+0x23c>
 8013b18:	e767      	b.n	80139ea <_printf_float+0xb6>
 8013b1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013b1e:	f240 80dd 	bls.w	8013cdc <_printf_float+0x3a8>
 8013b22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013b26:	2200      	movs	r2, #0
 8013b28:	2300      	movs	r3, #0
 8013b2a:	f7ec ffa5 	bl	8000a78 <__aeabi_dcmpeq>
 8013b2e:	2800      	cmp	r0, #0
 8013b30:	d033      	beq.n	8013b9a <_printf_float+0x266>
 8013b32:	4a37      	ldr	r2, [pc, #220]	@ (8013c10 <_printf_float+0x2dc>)
 8013b34:	2301      	movs	r3, #1
 8013b36:	4631      	mov	r1, r6
 8013b38:	4628      	mov	r0, r5
 8013b3a:	47b8      	blx	r7
 8013b3c:	3001      	adds	r0, #1
 8013b3e:	f43f af54 	beq.w	80139ea <_printf_float+0xb6>
 8013b42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013b46:	4543      	cmp	r3, r8
 8013b48:	db02      	blt.n	8013b50 <_printf_float+0x21c>
 8013b4a:	6823      	ldr	r3, [r4, #0]
 8013b4c:	07d8      	lsls	r0, r3, #31
 8013b4e:	d50f      	bpl.n	8013b70 <_printf_float+0x23c>
 8013b50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013b54:	4631      	mov	r1, r6
 8013b56:	4628      	mov	r0, r5
 8013b58:	47b8      	blx	r7
 8013b5a:	3001      	adds	r0, #1
 8013b5c:	f43f af45 	beq.w	80139ea <_printf_float+0xb6>
 8013b60:	f04f 0900 	mov.w	r9, #0
 8013b64:	f108 38ff 	add.w	r8, r8, #4294967295
 8013b68:	f104 0a1a 	add.w	sl, r4, #26
 8013b6c:	45c8      	cmp	r8, r9
 8013b6e:	dc09      	bgt.n	8013b84 <_printf_float+0x250>
 8013b70:	6823      	ldr	r3, [r4, #0]
 8013b72:	079b      	lsls	r3, r3, #30
 8013b74:	f100 8103 	bmi.w	8013d7e <_printf_float+0x44a>
 8013b78:	68e0      	ldr	r0, [r4, #12]
 8013b7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013b7c:	4298      	cmp	r0, r3
 8013b7e:	bfb8      	it	lt
 8013b80:	4618      	movlt	r0, r3
 8013b82:	e734      	b.n	80139ee <_printf_float+0xba>
 8013b84:	2301      	movs	r3, #1
 8013b86:	4652      	mov	r2, sl
 8013b88:	4631      	mov	r1, r6
 8013b8a:	4628      	mov	r0, r5
 8013b8c:	47b8      	blx	r7
 8013b8e:	3001      	adds	r0, #1
 8013b90:	f43f af2b 	beq.w	80139ea <_printf_float+0xb6>
 8013b94:	f109 0901 	add.w	r9, r9, #1
 8013b98:	e7e8      	b.n	8013b6c <_printf_float+0x238>
 8013b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	dc39      	bgt.n	8013c14 <_printf_float+0x2e0>
 8013ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8013c10 <_printf_float+0x2dc>)
 8013ba2:	2301      	movs	r3, #1
 8013ba4:	4631      	mov	r1, r6
 8013ba6:	4628      	mov	r0, r5
 8013ba8:	47b8      	blx	r7
 8013baa:	3001      	adds	r0, #1
 8013bac:	f43f af1d 	beq.w	80139ea <_printf_float+0xb6>
 8013bb0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013bb4:	ea59 0303 	orrs.w	r3, r9, r3
 8013bb8:	d102      	bne.n	8013bc0 <_printf_float+0x28c>
 8013bba:	6823      	ldr	r3, [r4, #0]
 8013bbc:	07d9      	lsls	r1, r3, #31
 8013bbe:	d5d7      	bpl.n	8013b70 <_printf_float+0x23c>
 8013bc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013bc4:	4631      	mov	r1, r6
 8013bc6:	4628      	mov	r0, r5
 8013bc8:	47b8      	blx	r7
 8013bca:	3001      	adds	r0, #1
 8013bcc:	f43f af0d 	beq.w	80139ea <_printf_float+0xb6>
 8013bd0:	f04f 0a00 	mov.w	sl, #0
 8013bd4:	f104 0b1a 	add.w	fp, r4, #26
 8013bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013bda:	425b      	negs	r3, r3
 8013bdc:	4553      	cmp	r3, sl
 8013bde:	dc01      	bgt.n	8013be4 <_printf_float+0x2b0>
 8013be0:	464b      	mov	r3, r9
 8013be2:	e793      	b.n	8013b0c <_printf_float+0x1d8>
 8013be4:	2301      	movs	r3, #1
 8013be6:	465a      	mov	r2, fp
 8013be8:	4631      	mov	r1, r6
 8013bea:	4628      	mov	r0, r5
 8013bec:	47b8      	blx	r7
 8013bee:	3001      	adds	r0, #1
 8013bf0:	f43f aefb 	beq.w	80139ea <_printf_float+0xb6>
 8013bf4:	f10a 0a01 	add.w	sl, sl, #1
 8013bf8:	e7ee      	b.n	8013bd8 <_printf_float+0x2a4>
 8013bfa:	bf00      	nop
 8013bfc:	7fefffff 	.word	0x7fefffff
 8013c00:	08016460 	.word	0x08016460
 8013c04:	0801645c 	.word	0x0801645c
 8013c08:	08016468 	.word	0x08016468
 8013c0c:	08016464 	.word	0x08016464
 8013c10:	0801646c 	.word	0x0801646c
 8013c14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013c16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013c1a:	4553      	cmp	r3, sl
 8013c1c:	bfa8      	it	ge
 8013c1e:	4653      	movge	r3, sl
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	4699      	mov	r9, r3
 8013c24:	dc36      	bgt.n	8013c94 <_printf_float+0x360>
 8013c26:	f04f 0b00 	mov.w	fp, #0
 8013c2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013c2e:	f104 021a 	add.w	r2, r4, #26
 8013c32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013c34:	9306      	str	r3, [sp, #24]
 8013c36:	eba3 0309 	sub.w	r3, r3, r9
 8013c3a:	455b      	cmp	r3, fp
 8013c3c:	dc31      	bgt.n	8013ca2 <_printf_float+0x36e>
 8013c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c40:	459a      	cmp	sl, r3
 8013c42:	dc3a      	bgt.n	8013cba <_printf_float+0x386>
 8013c44:	6823      	ldr	r3, [r4, #0]
 8013c46:	07da      	lsls	r2, r3, #31
 8013c48:	d437      	bmi.n	8013cba <_printf_float+0x386>
 8013c4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c4c:	ebaa 0903 	sub.w	r9, sl, r3
 8013c50:	9b06      	ldr	r3, [sp, #24]
 8013c52:	ebaa 0303 	sub.w	r3, sl, r3
 8013c56:	4599      	cmp	r9, r3
 8013c58:	bfa8      	it	ge
 8013c5a:	4699      	movge	r9, r3
 8013c5c:	f1b9 0f00 	cmp.w	r9, #0
 8013c60:	dc33      	bgt.n	8013cca <_printf_float+0x396>
 8013c62:	f04f 0800 	mov.w	r8, #0
 8013c66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013c6a:	f104 0b1a 	add.w	fp, r4, #26
 8013c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c70:	ebaa 0303 	sub.w	r3, sl, r3
 8013c74:	eba3 0309 	sub.w	r3, r3, r9
 8013c78:	4543      	cmp	r3, r8
 8013c7a:	f77f af79 	ble.w	8013b70 <_printf_float+0x23c>
 8013c7e:	2301      	movs	r3, #1
 8013c80:	465a      	mov	r2, fp
 8013c82:	4631      	mov	r1, r6
 8013c84:	4628      	mov	r0, r5
 8013c86:	47b8      	blx	r7
 8013c88:	3001      	adds	r0, #1
 8013c8a:	f43f aeae 	beq.w	80139ea <_printf_float+0xb6>
 8013c8e:	f108 0801 	add.w	r8, r8, #1
 8013c92:	e7ec      	b.n	8013c6e <_printf_float+0x33a>
 8013c94:	4642      	mov	r2, r8
 8013c96:	4631      	mov	r1, r6
 8013c98:	4628      	mov	r0, r5
 8013c9a:	47b8      	blx	r7
 8013c9c:	3001      	adds	r0, #1
 8013c9e:	d1c2      	bne.n	8013c26 <_printf_float+0x2f2>
 8013ca0:	e6a3      	b.n	80139ea <_printf_float+0xb6>
 8013ca2:	2301      	movs	r3, #1
 8013ca4:	4631      	mov	r1, r6
 8013ca6:	4628      	mov	r0, r5
 8013ca8:	9206      	str	r2, [sp, #24]
 8013caa:	47b8      	blx	r7
 8013cac:	3001      	adds	r0, #1
 8013cae:	f43f ae9c 	beq.w	80139ea <_printf_float+0xb6>
 8013cb2:	9a06      	ldr	r2, [sp, #24]
 8013cb4:	f10b 0b01 	add.w	fp, fp, #1
 8013cb8:	e7bb      	b.n	8013c32 <_printf_float+0x2fe>
 8013cba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cbe:	4631      	mov	r1, r6
 8013cc0:	4628      	mov	r0, r5
 8013cc2:	47b8      	blx	r7
 8013cc4:	3001      	adds	r0, #1
 8013cc6:	d1c0      	bne.n	8013c4a <_printf_float+0x316>
 8013cc8:	e68f      	b.n	80139ea <_printf_float+0xb6>
 8013cca:	9a06      	ldr	r2, [sp, #24]
 8013ccc:	464b      	mov	r3, r9
 8013cce:	4442      	add	r2, r8
 8013cd0:	4631      	mov	r1, r6
 8013cd2:	4628      	mov	r0, r5
 8013cd4:	47b8      	blx	r7
 8013cd6:	3001      	adds	r0, #1
 8013cd8:	d1c3      	bne.n	8013c62 <_printf_float+0x32e>
 8013cda:	e686      	b.n	80139ea <_printf_float+0xb6>
 8013cdc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013ce0:	f1ba 0f01 	cmp.w	sl, #1
 8013ce4:	dc01      	bgt.n	8013cea <_printf_float+0x3b6>
 8013ce6:	07db      	lsls	r3, r3, #31
 8013ce8:	d536      	bpl.n	8013d58 <_printf_float+0x424>
 8013cea:	2301      	movs	r3, #1
 8013cec:	4642      	mov	r2, r8
 8013cee:	4631      	mov	r1, r6
 8013cf0:	4628      	mov	r0, r5
 8013cf2:	47b8      	blx	r7
 8013cf4:	3001      	adds	r0, #1
 8013cf6:	f43f ae78 	beq.w	80139ea <_printf_float+0xb6>
 8013cfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cfe:	4631      	mov	r1, r6
 8013d00:	4628      	mov	r0, r5
 8013d02:	47b8      	blx	r7
 8013d04:	3001      	adds	r0, #1
 8013d06:	f43f ae70 	beq.w	80139ea <_printf_float+0xb6>
 8013d0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013d0e:	2200      	movs	r2, #0
 8013d10:	2300      	movs	r3, #0
 8013d12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013d16:	f7ec feaf 	bl	8000a78 <__aeabi_dcmpeq>
 8013d1a:	b9c0      	cbnz	r0, 8013d4e <_printf_float+0x41a>
 8013d1c:	4653      	mov	r3, sl
 8013d1e:	f108 0201 	add.w	r2, r8, #1
 8013d22:	4631      	mov	r1, r6
 8013d24:	4628      	mov	r0, r5
 8013d26:	47b8      	blx	r7
 8013d28:	3001      	adds	r0, #1
 8013d2a:	d10c      	bne.n	8013d46 <_printf_float+0x412>
 8013d2c:	e65d      	b.n	80139ea <_printf_float+0xb6>
 8013d2e:	2301      	movs	r3, #1
 8013d30:	465a      	mov	r2, fp
 8013d32:	4631      	mov	r1, r6
 8013d34:	4628      	mov	r0, r5
 8013d36:	47b8      	blx	r7
 8013d38:	3001      	adds	r0, #1
 8013d3a:	f43f ae56 	beq.w	80139ea <_printf_float+0xb6>
 8013d3e:	f108 0801 	add.w	r8, r8, #1
 8013d42:	45d0      	cmp	r8, sl
 8013d44:	dbf3      	blt.n	8013d2e <_printf_float+0x3fa>
 8013d46:	464b      	mov	r3, r9
 8013d48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013d4c:	e6df      	b.n	8013b0e <_printf_float+0x1da>
 8013d4e:	f04f 0800 	mov.w	r8, #0
 8013d52:	f104 0b1a 	add.w	fp, r4, #26
 8013d56:	e7f4      	b.n	8013d42 <_printf_float+0x40e>
 8013d58:	2301      	movs	r3, #1
 8013d5a:	4642      	mov	r2, r8
 8013d5c:	e7e1      	b.n	8013d22 <_printf_float+0x3ee>
 8013d5e:	2301      	movs	r3, #1
 8013d60:	464a      	mov	r2, r9
 8013d62:	4631      	mov	r1, r6
 8013d64:	4628      	mov	r0, r5
 8013d66:	47b8      	blx	r7
 8013d68:	3001      	adds	r0, #1
 8013d6a:	f43f ae3e 	beq.w	80139ea <_printf_float+0xb6>
 8013d6e:	f108 0801 	add.w	r8, r8, #1
 8013d72:	68e3      	ldr	r3, [r4, #12]
 8013d74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013d76:	1a5b      	subs	r3, r3, r1
 8013d78:	4543      	cmp	r3, r8
 8013d7a:	dcf0      	bgt.n	8013d5e <_printf_float+0x42a>
 8013d7c:	e6fc      	b.n	8013b78 <_printf_float+0x244>
 8013d7e:	f04f 0800 	mov.w	r8, #0
 8013d82:	f104 0919 	add.w	r9, r4, #25
 8013d86:	e7f4      	b.n	8013d72 <_printf_float+0x43e>

08013d88 <_printf_common>:
 8013d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d8c:	4616      	mov	r6, r2
 8013d8e:	4698      	mov	r8, r3
 8013d90:	688a      	ldr	r2, [r1, #8]
 8013d92:	690b      	ldr	r3, [r1, #16]
 8013d94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013d98:	4293      	cmp	r3, r2
 8013d9a:	bfb8      	it	lt
 8013d9c:	4613      	movlt	r3, r2
 8013d9e:	6033      	str	r3, [r6, #0]
 8013da0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013da4:	4607      	mov	r7, r0
 8013da6:	460c      	mov	r4, r1
 8013da8:	b10a      	cbz	r2, 8013dae <_printf_common+0x26>
 8013daa:	3301      	adds	r3, #1
 8013dac:	6033      	str	r3, [r6, #0]
 8013dae:	6823      	ldr	r3, [r4, #0]
 8013db0:	0699      	lsls	r1, r3, #26
 8013db2:	bf42      	ittt	mi
 8013db4:	6833      	ldrmi	r3, [r6, #0]
 8013db6:	3302      	addmi	r3, #2
 8013db8:	6033      	strmi	r3, [r6, #0]
 8013dba:	6825      	ldr	r5, [r4, #0]
 8013dbc:	f015 0506 	ands.w	r5, r5, #6
 8013dc0:	d106      	bne.n	8013dd0 <_printf_common+0x48>
 8013dc2:	f104 0a19 	add.w	sl, r4, #25
 8013dc6:	68e3      	ldr	r3, [r4, #12]
 8013dc8:	6832      	ldr	r2, [r6, #0]
 8013dca:	1a9b      	subs	r3, r3, r2
 8013dcc:	42ab      	cmp	r3, r5
 8013dce:	dc26      	bgt.n	8013e1e <_printf_common+0x96>
 8013dd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013dd4:	6822      	ldr	r2, [r4, #0]
 8013dd6:	3b00      	subs	r3, #0
 8013dd8:	bf18      	it	ne
 8013dda:	2301      	movne	r3, #1
 8013ddc:	0692      	lsls	r2, r2, #26
 8013dde:	d42b      	bmi.n	8013e38 <_printf_common+0xb0>
 8013de0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013de4:	4641      	mov	r1, r8
 8013de6:	4638      	mov	r0, r7
 8013de8:	47c8      	blx	r9
 8013dea:	3001      	adds	r0, #1
 8013dec:	d01e      	beq.n	8013e2c <_printf_common+0xa4>
 8013dee:	6823      	ldr	r3, [r4, #0]
 8013df0:	6922      	ldr	r2, [r4, #16]
 8013df2:	f003 0306 	and.w	r3, r3, #6
 8013df6:	2b04      	cmp	r3, #4
 8013df8:	bf02      	ittt	eq
 8013dfa:	68e5      	ldreq	r5, [r4, #12]
 8013dfc:	6833      	ldreq	r3, [r6, #0]
 8013dfe:	1aed      	subeq	r5, r5, r3
 8013e00:	68a3      	ldr	r3, [r4, #8]
 8013e02:	bf0c      	ite	eq
 8013e04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013e08:	2500      	movne	r5, #0
 8013e0a:	4293      	cmp	r3, r2
 8013e0c:	bfc4      	itt	gt
 8013e0e:	1a9b      	subgt	r3, r3, r2
 8013e10:	18ed      	addgt	r5, r5, r3
 8013e12:	2600      	movs	r6, #0
 8013e14:	341a      	adds	r4, #26
 8013e16:	42b5      	cmp	r5, r6
 8013e18:	d11a      	bne.n	8013e50 <_printf_common+0xc8>
 8013e1a:	2000      	movs	r0, #0
 8013e1c:	e008      	b.n	8013e30 <_printf_common+0xa8>
 8013e1e:	2301      	movs	r3, #1
 8013e20:	4652      	mov	r2, sl
 8013e22:	4641      	mov	r1, r8
 8013e24:	4638      	mov	r0, r7
 8013e26:	47c8      	blx	r9
 8013e28:	3001      	adds	r0, #1
 8013e2a:	d103      	bne.n	8013e34 <_printf_common+0xac>
 8013e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8013e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e34:	3501      	adds	r5, #1
 8013e36:	e7c6      	b.n	8013dc6 <_printf_common+0x3e>
 8013e38:	18e1      	adds	r1, r4, r3
 8013e3a:	1c5a      	adds	r2, r3, #1
 8013e3c:	2030      	movs	r0, #48	@ 0x30
 8013e3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013e42:	4422      	add	r2, r4
 8013e44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013e48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013e4c:	3302      	adds	r3, #2
 8013e4e:	e7c7      	b.n	8013de0 <_printf_common+0x58>
 8013e50:	2301      	movs	r3, #1
 8013e52:	4622      	mov	r2, r4
 8013e54:	4641      	mov	r1, r8
 8013e56:	4638      	mov	r0, r7
 8013e58:	47c8      	blx	r9
 8013e5a:	3001      	adds	r0, #1
 8013e5c:	d0e6      	beq.n	8013e2c <_printf_common+0xa4>
 8013e5e:	3601      	adds	r6, #1
 8013e60:	e7d9      	b.n	8013e16 <_printf_common+0x8e>
	...

08013e64 <_printf_i>:
 8013e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013e68:	7e0f      	ldrb	r7, [r1, #24]
 8013e6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013e6c:	2f78      	cmp	r7, #120	@ 0x78
 8013e6e:	4691      	mov	r9, r2
 8013e70:	4680      	mov	r8, r0
 8013e72:	460c      	mov	r4, r1
 8013e74:	469a      	mov	sl, r3
 8013e76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013e7a:	d807      	bhi.n	8013e8c <_printf_i+0x28>
 8013e7c:	2f62      	cmp	r7, #98	@ 0x62
 8013e7e:	d80a      	bhi.n	8013e96 <_printf_i+0x32>
 8013e80:	2f00      	cmp	r7, #0
 8013e82:	f000 80d1 	beq.w	8014028 <_printf_i+0x1c4>
 8013e86:	2f58      	cmp	r7, #88	@ 0x58
 8013e88:	f000 80b8 	beq.w	8013ffc <_printf_i+0x198>
 8013e8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013e90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013e94:	e03a      	b.n	8013f0c <_printf_i+0xa8>
 8013e96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013e9a:	2b15      	cmp	r3, #21
 8013e9c:	d8f6      	bhi.n	8013e8c <_printf_i+0x28>
 8013e9e:	a101      	add	r1, pc, #4	@ (adr r1, 8013ea4 <_printf_i+0x40>)
 8013ea0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013ea4:	08013efd 	.word	0x08013efd
 8013ea8:	08013f11 	.word	0x08013f11
 8013eac:	08013e8d 	.word	0x08013e8d
 8013eb0:	08013e8d 	.word	0x08013e8d
 8013eb4:	08013e8d 	.word	0x08013e8d
 8013eb8:	08013e8d 	.word	0x08013e8d
 8013ebc:	08013f11 	.word	0x08013f11
 8013ec0:	08013e8d 	.word	0x08013e8d
 8013ec4:	08013e8d 	.word	0x08013e8d
 8013ec8:	08013e8d 	.word	0x08013e8d
 8013ecc:	08013e8d 	.word	0x08013e8d
 8013ed0:	0801400f 	.word	0x0801400f
 8013ed4:	08013f3b 	.word	0x08013f3b
 8013ed8:	08013fc9 	.word	0x08013fc9
 8013edc:	08013e8d 	.word	0x08013e8d
 8013ee0:	08013e8d 	.word	0x08013e8d
 8013ee4:	08014031 	.word	0x08014031
 8013ee8:	08013e8d 	.word	0x08013e8d
 8013eec:	08013f3b 	.word	0x08013f3b
 8013ef0:	08013e8d 	.word	0x08013e8d
 8013ef4:	08013e8d 	.word	0x08013e8d
 8013ef8:	08013fd1 	.word	0x08013fd1
 8013efc:	6833      	ldr	r3, [r6, #0]
 8013efe:	1d1a      	adds	r2, r3, #4
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	6032      	str	r2, [r6, #0]
 8013f04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013f08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013f0c:	2301      	movs	r3, #1
 8013f0e:	e09c      	b.n	801404a <_printf_i+0x1e6>
 8013f10:	6833      	ldr	r3, [r6, #0]
 8013f12:	6820      	ldr	r0, [r4, #0]
 8013f14:	1d19      	adds	r1, r3, #4
 8013f16:	6031      	str	r1, [r6, #0]
 8013f18:	0606      	lsls	r6, r0, #24
 8013f1a:	d501      	bpl.n	8013f20 <_printf_i+0xbc>
 8013f1c:	681d      	ldr	r5, [r3, #0]
 8013f1e:	e003      	b.n	8013f28 <_printf_i+0xc4>
 8013f20:	0645      	lsls	r5, r0, #25
 8013f22:	d5fb      	bpl.n	8013f1c <_printf_i+0xb8>
 8013f24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013f28:	2d00      	cmp	r5, #0
 8013f2a:	da03      	bge.n	8013f34 <_printf_i+0xd0>
 8013f2c:	232d      	movs	r3, #45	@ 0x2d
 8013f2e:	426d      	negs	r5, r5
 8013f30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013f34:	4858      	ldr	r0, [pc, #352]	@ (8014098 <_printf_i+0x234>)
 8013f36:	230a      	movs	r3, #10
 8013f38:	e011      	b.n	8013f5e <_printf_i+0xfa>
 8013f3a:	6821      	ldr	r1, [r4, #0]
 8013f3c:	6833      	ldr	r3, [r6, #0]
 8013f3e:	0608      	lsls	r0, r1, #24
 8013f40:	f853 5b04 	ldr.w	r5, [r3], #4
 8013f44:	d402      	bmi.n	8013f4c <_printf_i+0xe8>
 8013f46:	0649      	lsls	r1, r1, #25
 8013f48:	bf48      	it	mi
 8013f4a:	b2ad      	uxthmi	r5, r5
 8013f4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8013f4e:	4852      	ldr	r0, [pc, #328]	@ (8014098 <_printf_i+0x234>)
 8013f50:	6033      	str	r3, [r6, #0]
 8013f52:	bf14      	ite	ne
 8013f54:	230a      	movne	r3, #10
 8013f56:	2308      	moveq	r3, #8
 8013f58:	2100      	movs	r1, #0
 8013f5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013f5e:	6866      	ldr	r6, [r4, #4]
 8013f60:	60a6      	str	r6, [r4, #8]
 8013f62:	2e00      	cmp	r6, #0
 8013f64:	db05      	blt.n	8013f72 <_printf_i+0x10e>
 8013f66:	6821      	ldr	r1, [r4, #0]
 8013f68:	432e      	orrs	r6, r5
 8013f6a:	f021 0104 	bic.w	r1, r1, #4
 8013f6e:	6021      	str	r1, [r4, #0]
 8013f70:	d04b      	beq.n	801400a <_printf_i+0x1a6>
 8013f72:	4616      	mov	r6, r2
 8013f74:	fbb5 f1f3 	udiv	r1, r5, r3
 8013f78:	fb03 5711 	mls	r7, r3, r1, r5
 8013f7c:	5dc7      	ldrb	r7, [r0, r7]
 8013f7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013f82:	462f      	mov	r7, r5
 8013f84:	42bb      	cmp	r3, r7
 8013f86:	460d      	mov	r5, r1
 8013f88:	d9f4      	bls.n	8013f74 <_printf_i+0x110>
 8013f8a:	2b08      	cmp	r3, #8
 8013f8c:	d10b      	bne.n	8013fa6 <_printf_i+0x142>
 8013f8e:	6823      	ldr	r3, [r4, #0]
 8013f90:	07df      	lsls	r7, r3, #31
 8013f92:	d508      	bpl.n	8013fa6 <_printf_i+0x142>
 8013f94:	6923      	ldr	r3, [r4, #16]
 8013f96:	6861      	ldr	r1, [r4, #4]
 8013f98:	4299      	cmp	r1, r3
 8013f9a:	bfde      	ittt	le
 8013f9c:	2330      	movle	r3, #48	@ 0x30
 8013f9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013fa2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013fa6:	1b92      	subs	r2, r2, r6
 8013fa8:	6122      	str	r2, [r4, #16]
 8013faa:	f8cd a000 	str.w	sl, [sp]
 8013fae:	464b      	mov	r3, r9
 8013fb0:	aa03      	add	r2, sp, #12
 8013fb2:	4621      	mov	r1, r4
 8013fb4:	4640      	mov	r0, r8
 8013fb6:	f7ff fee7 	bl	8013d88 <_printf_common>
 8013fba:	3001      	adds	r0, #1
 8013fbc:	d14a      	bne.n	8014054 <_printf_i+0x1f0>
 8013fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8013fc2:	b004      	add	sp, #16
 8013fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fc8:	6823      	ldr	r3, [r4, #0]
 8013fca:	f043 0320 	orr.w	r3, r3, #32
 8013fce:	6023      	str	r3, [r4, #0]
 8013fd0:	4832      	ldr	r0, [pc, #200]	@ (801409c <_printf_i+0x238>)
 8013fd2:	2778      	movs	r7, #120	@ 0x78
 8013fd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013fd8:	6823      	ldr	r3, [r4, #0]
 8013fda:	6831      	ldr	r1, [r6, #0]
 8013fdc:	061f      	lsls	r7, r3, #24
 8013fde:	f851 5b04 	ldr.w	r5, [r1], #4
 8013fe2:	d402      	bmi.n	8013fea <_printf_i+0x186>
 8013fe4:	065f      	lsls	r7, r3, #25
 8013fe6:	bf48      	it	mi
 8013fe8:	b2ad      	uxthmi	r5, r5
 8013fea:	6031      	str	r1, [r6, #0]
 8013fec:	07d9      	lsls	r1, r3, #31
 8013fee:	bf44      	itt	mi
 8013ff0:	f043 0320 	orrmi.w	r3, r3, #32
 8013ff4:	6023      	strmi	r3, [r4, #0]
 8013ff6:	b11d      	cbz	r5, 8014000 <_printf_i+0x19c>
 8013ff8:	2310      	movs	r3, #16
 8013ffa:	e7ad      	b.n	8013f58 <_printf_i+0xf4>
 8013ffc:	4826      	ldr	r0, [pc, #152]	@ (8014098 <_printf_i+0x234>)
 8013ffe:	e7e9      	b.n	8013fd4 <_printf_i+0x170>
 8014000:	6823      	ldr	r3, [r4, #0]
 8014002:	f023 0320 	bic.w	r3, r3, #32
 8014006:	6023      	str	r3, [r4, #0]
 8014008:	e7f6      	b.n	8013ff8 <_printf_i+0x194>
 801400a:	4616      	mov	r6, r2
 801400c:	e7bd      	b.n	8013f8a <_printf_i+0x126>
 801400e:	6833      	ldr	r3, [r6, #0]
 8014010:	6825      	ldr	r5, [r4, #0]
 8014012:	6961      	ldr	r1, [r4, #20]
 8014014:	1d18      	adds	r0, r3, #4
 8014016:	6030      	str	r0, [r6, #0]
 8014018:	062e      	lsls	r6, r5, #24
 801401a:	681b      	ldr	r3, [r3, #0]
 801401c:	d501      	bpl.n	8014022 <_printf_i+0x1be>
 801401e:	6019      	str	r1, [r3, #0]
 8014020:	e002      	b.n	8014028 <_printf_i+0x1c4>
 8014022:	0668      	lsls	r0, r5, #25
 8014024:	d5fb      	bpl.n	801401e <_printf_i+0x1ba>
 8014026:	8019      	strh	r1, [r3, #0]
 8014028:	2300      	movs	r3, #0
 801402a:	6123      	str	r3, [r4, #16]
 801402c:	4616      	mov	r6, r2
 801402e:	e7bc      	b.n	8013faa <_printf_i+0x146>
 8014030:	6833      	ldr	r3, [r6, #0]
 8014032:	1d1a      	adds	r2, r3, #4
 8014034:	6032      	str	r2, [r6, #0]
 8014036:	681e      	ldr	r6, [r3, #0]
 8014038:	6862      	ldr	r2, [r4, #4]
 801403a:	2100      	movs	r1, #0
 801403c:	4630      	mov	r0, r6
 801403e:	f7ec f89f 	bl	8000180 <memchr>
 8014042:	b108      	cbz	r0, 8014048 <_printf_i+0x1e4>
 8014044:	1b80      	subs	r0, r0, r6
 8014046:	6060      	str	r0, [r4, #4]
 8014048:	6863      	ldr	r3, [r4, #4]
 801404a:	6123      	str	r3, [r4, #16]
 801404c:	2300      	movs	r3, #0
 801404e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014052:	e7aa      	b.n	8013faa <_printf_i+0x146>
 8014054:	6923      	ldr	r3, [r4, #16]
 8014056:	4632      	mov	r2, r6
 8014058:	4649      	mov	r1, r9
 801405a:	4640      	mov	r0, r8
 801405c:	47d0      	blx	sl
 801405e:	3001      	adds	r0, #1
 8014060:	d0ad      	beq.n	8013fbe <_printf_i+0x15a>
 8014062:	6823      	ldr	r3, [r4, #0]
 8014064:	079b      	lsls	r3, r3, #30
 8014066:	d413      	bmi.n	8014090 <_printf_i+0x22c>
 8014068:	68e0      	ldr	r0, [r4, #12]
 801406a:	9b03      	ldr	r3, [sp, #12]
 801406c:	4298      	cmp	r0, r3
 801406e:	bfb8      	it	lt
 8014070:	4618      	movlt	r0, r3
 8014072:	e7a6      	b.n	8013fc2 <_printf_i+0x15e>
 8014074:	2301      	movs	r3, #1
 8014076:	4632      	mov	r2, r6
 8014078:	4649      	mov	r1, r9
 801407a:	4640      	mov	r0, r8
 801407c:	47d0      	blx	sl
 801407e:	3001      	adds	r0, #1
 8014080:	d09d      	beq.n	8013fbe <_printf_i+0x15a>
 8014082:	3501      	adds	r5, #1
 8014084:	68e3      	ldr	r3, [r4, #12]
 8014086:	9903      	ldr	r1, [sp, #12]
 8014088:	1a5b      	subs	r3, r3, r1
 801408a:	42ab      	cmp	r3, r5
 801408c:	dcf2      	bgt.n	8014074 <_printf_i+0x210>
 801408e:	e7eb      	b.n	8014068 <_printf_i+0x204>
 8014090:	2500      	movs	r5, #0
 8014092:	f104 0619 	add.w	r6, r4, #25
 8014096:	e7f5      	b.n	8014084 <_printf_i+0x220>
 8014098:	0801646e 	.word	0x0801646e
 801409c:	0801647f 	.word	0x0801647f

080140a0 <std>:
 80140a0:	2300      	movs	r3, #0
 80140a2:	b510      	push	{r4, lr}
 80140a4:	4604      	mov	r4, r0
 80140a6:	e9c0 3300 	strd	r3, r3, [r0]
 80140aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80140ae:	6083      	str	r3, [r0, #8]
 80140b0:	8181      	strh	r1, [r0, #12]
 80140b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80140b4:	81c2      	strh	r2, [r0, #14]
 80140b6:	6183      	str	r3, [r0, #24]
 80140b8:	4619      	mov	r1, r3
 80140ba:	2208      	movs	r2, #8
 80140bc:	305c      	adds	r0, #92	@ 0x5c
 80140be:	f000 f8f4 	bl	80142aa <memset>
 80140c2:	4b0d      	ldr	r3, [pc, #52]	@ (80140f8 <std+0x58>)
 80140c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80140c6:	4b0d      	ldr	r3, [pc, #52]	@ (80140fc <std+0x5c>)
 80140c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80140ca:	4b0d      	ldr	r3, [pc, #52]	@ (8014100 <std+0x60>)
 80140cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80140ce:	4b0d      	ldr	r3, [pc, #52]	@ (8014104 <std+0x64>)
 80140d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80140d2:	4b0d      	ldr	r3, [pc, #52]	@ (8014108 <std+0x68>)
 80140d4:	6224      	str	r4, [r4, #32]
 80140d6:	429c      	cmp	r4, r3
 80140d8:	d006      	beq.n	80140e8 <std+0x48>
 80140da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80140de:	4294      	cmp	r4, r2
 80140e0:	d002      	beq.n	80140e8 <std+0x48>
 80140e2:	33d0      	adds	r3, #208	@ 0xd0
 80140e4:	429c      	cmp	r4, r3
 80140e6:	d105      	bne.n	80140f4 <std+0x54>
 80140e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80140ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140f0:	f000 b958 	b.w	80143a4 <__retarget_lock_init_recursive>
 80140f4:	bd10      	pop	{r4, pc}
 80140f6:	bf00      	nop
 80140f8:	08014225 	.word	0x08014225
 80140fc:	08014247 	.word	0x08014247
 8014100:	0801427f 	.word	0x0801427f
 8014104:	080142a3 	.word	0x080142a3
 8014108:	20001250 	.word	0x20001250

0801410c <stdio_exit_handler>:
 801410c:	4a02      	ldr	r2, [pc, #8]	@ (8014118 <stdio_exit_handler+0xc>)
 801410e:	4903      	ldr	r1, [pc, #12]	@ (801411c <stdio_exit_handler+0x10>)
 8014110:	4803      	ldr	r0, [pc, #12]	@ (8014120 <stdio_exit_handler+0x14>)
 8014112:	f000 b869 	b.w	80141e8 <_fwalk_sglue>
 8014116:	bf00      	nop
 8014118:	2000012c 	.word	0x2000012c
 801411c:	08015cf9 	.word	0x08015cf9
 8014120:	2000013c 	.word	0x2000013c

08014124 <cleanup_stdio>:
 8014124:	6841      	ldr	r1, [r0, #4]
 8014126:	4b0c      	ldr	r3, [pc, #48]	@ (8014158 <cleanup_stdio+0x34>)
 8014128:	4299      	cmp	r1, r3
 801412a:	b510      	push	{r4, lr}
 801412c:	4604      	mov	r4, r0
 801412e:	d001      	beq.n	8014134 <cleanup_stdio+0x10>
 8014130:	f001 fde2 	bl	8015cf8 <_fflush_r>
 8014134:	68a1      	ldr	r1, [r4, #8]
 8014136:	4b09      	ldr	r3, [pc, #36]	@ (801415c <cleanup_stdio+0x38>)
 8014138:	4299      	cmp	r1, r3
 801413a:	d002      	beq.n	8014142 <cleanup_stdio+0x1e>
 801413c:	4620      	mov	r0, r4
 801413e:	f001 fddb 	bl	8015cf8 <_fflush_r>
 8014142:	68e1      	ldr	r1, [r4, #12]
 8014144:	4b06      	ldr	r3, [pc, #24]	@ (8014160 <cleanup_stdio+0x3c>)
 8014146:	4299      	cmp	r1, r3
 8014148:	d004      	beq.n	8014154 <cleanup_stdio+0x30>
 801414a:	4620      	mov	r0, r4
 801414c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014150:	f001 bdd2 	b.w	8015cf8 <_fflush_r>
 8014154:	bd10      	pop	{r4, pc}
 8014156:	bf00      	nop
 8014158:	20001250 	.word	0x20001250
 801415c:	200012b8 	.word	0x200012b8
 8014160:	20001320 	.word	0x20001320

08014164 <global_stdio_init.part.0>:
 8014164:	b510      	push	{r4, lr}
 8014166:	4b0b      	ldr	r3, [pc, #44]	@ (8014194 <global_stdio_init.part.0+0x30>)
 8014168:	4c0b      	ldr	r4, [pc, #44]	@ (8014198 <global_stdio_init.part.0+0x34>)
 801416a:	4a0c      	ldr	r2, [pc, #48]	@ (801419c <global_stdio_init.part.0+0x38>)
 801416c:	601a      	str	r2, [r3, #0]
 801416e:	4620      	mov	r0, r4
 8014170:	2200      	movs	r2, #0
 8014172:	2104      	movs	r1, #4
 8014174:	f7ff ff94 	bl	80140a0 <std>
 8014178:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801417c:	2201      	movs	r2, #1
 801417e:	2109      	movs	r1, #9
 8014180:	f7ff ff8e 	bl	80140a0 <std>
 8014184:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014188:	2202      	movs	r2, #2
 801418a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801418e:	2112      	movs	r1, #18
 8014190:	f7ff bf86 	b.w	80140a0 <std>
 8014194:	20001388 	.word	0x20001388
 8014198:	20001250 	.word	0x20001250
 801419c:	0801410d 	.word	0x0801410d

080141a0 <__sfp_lock_acquire>:
 80141a0:	4801      	ldr	r0, [pc, #4]	@ (80141a8 <__sfp_lock_acquire+0x8>)
 80141a2:	f000 b900 	b.w	80143a6 <__retarget_lock_acquire_recursive>
 80141a6:	bf00      	nop
 80141a8:	20001391 	.word	0x20001391

080141ac <__sfp_lock_release>:
 80141ac:	4801      	ldr	r0, [pc, #4]	@ (80141b4 <__sfp_lock_release+0x8>)
 80141ae:	f000 b8fb 	b.w	80143a8 <__retarget_lock_release_recursive>
 80141b2:	bf00      	nop
 80141b4:	20001391 	.word	0x20001391

080141b8 <__sinit>:
 80141b8:	b510      	push	{r4, lr}
 80141ba:	4604      	mov	r4, r0
 80141bc:	f7ff fff0 	bl	80141a0 <__sfp_lock_acquire>
 80141c0:	6a23      	ldr	r3, [r4, #32]
 80141c2:	b11b      	cbz	r3, 80141cc <__sinit+0x14>
 80141c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80141c8:	f7ff bff0 	b.w	80141ac <__sfp_lock_release>
 80141cc:	4b04      	ldr	r3, [pc, #16]	@ (80141e0 <__sinit+0x28>)
 80141ce:	6223      	str	r3, [r4, #32]
 80141d0:	4b04      	ldr	r3, [pc, #16]	@ (80141e4 <__sinit+0x2c>)
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d1f5      	bne.n	80141c4 <__sinit+0xc>
 80141d8:	f7ff ffc4 	bl	8014164 <global_stdio_init.part.0>
 80141dc:	e7f2      	b.n	80141c4 <__sinit+0xc>
 80141de:	bf00      	nop
 80141e0:	08014125 	.word	0x08014125
 80141e4:	20001388 	.word	0x20001388

080141e8 <_fwalk_sglue>:
 80141e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141ec:	4607      	mov	r7, r0
 80141ee:	4688      	mov	r8, r1
 80141f0:	4614      	mov	r4, r2
 80141f2:	2600      	movs	r6, #0
 80141f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80141f8:	f1b9 0901 	subs.w	r9, r9, #1
 80141fc:	d505      	bpl.n	801420a <_fwalk_sglue+0x22>
 80141fe:	6824      	ldr	r4, [r4, #0]
 8014200:	2c00      	cmp	r4, #0
 8014202:	d1f7      	bne.n	80141f4 <_fwalk_sglue+0xc>
 8014204:	4630      	mov	r0, r6
 8014206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801420a:	89ab      	ldrh	r3, [r5, #12]
 801420c:	2b01      	cmp	r3, #1
 801420e:	d907      	bls.n	8014220 <_fwalk_sglue+0x38>
 8014210:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014214:	3301      	adds	r3, #1
 8014216:	d003      	beq.n	8014220 <_fwalk_sglue+0x38>
 8014218:	4629      	mov	r1, r5
 801421a:	4638      	mov	r0, r7
 801421c:	47c0      	blx	r8
 801421e:	4306      	orrs	r6, r0
 8014220:	3568      	adds	r5, #104	@ 0x68
 8014222:	e7e9      	b.n	80141f8 <_fwalk_sglue+0x10>

08014224 <__sread>:
 8014224:	b510      	push	{r4, lr}
 8014226:	460c      	mov	r4, r1
 8014228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801422c:	f000 f86c 	bl	8014308 <_read_r>
 8014230:	2800      	cmp	r0, #0
 8014232:	bfab      	itete	ge
 8014234:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014236:	89a3      	ldrhlt	r3, [r4, #12]
 8014238:	181b      	addge	r3, r3, r0
 801423a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801423e:	bfac      	ite	ge
 8014240:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014242:	81a3      	strhlt	r3, [r4, #12]
 8014244:	bd10      	pop	{r4, pc}

08014246 <__swrite>:
 8014246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801424a:	461f      	mov	r7, r3
 801424c:	898b      	ldrh	r3, [r1, #12]
 801424e:	05db      	lsls	r3, r3, #23
 8014250:	4605      	mov	r5, r0
 8014252:	460c      	mov	r4, r1
 8014254:	4616      	mov	r6, r2
 8014256:	d505      	bpl.n	8014264 <__swrite+0x1e>
 8014258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801425c:	2302      	movs	r3, #2
 801425e:	2200      	movs	r2, #0
 8014260:	f000 f840 	bl	80142e4 <_lseek_r>
 8014264:	89a3      	ldrh	r3, [r4, #12]
 8014266:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801426a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801426e:	81a3      	strh	r3, [r4, #12]
 8014270:	4632      	mov	r2, r6
 8014272:	463b      	mov	r3, r7
 8014274:	4628      	mov	r0, r5
 8014276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801427a:	f000 b857 	b.w	801432c <_write_r>

0801427e <__sseek>:
 801427e:	b510      	push	{r4, lr}
 8014280:	460c      	mov	r4, r1
 8014282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014286:	f000 f82d 	bl	80142e4 <_lseek_r>
 801428a:	1c43      	adds	r3, r0, #1
 801428c:	89a3      	ldrh	r3, [r4, #12]
 801428e:	bf15      	itete	ne
 8014290:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014292:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014296:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801429a:	81a3      	strheq	r3, [r4, #12]
 801429c:	bf18      	it	ne
 801429e:	81a3      	strhne	r3, [r4, #12]
 80142a0:	bd10      	pop	{r4, pc}

080142a2 <__sclose>:
 80142a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142a6:	f000 b80d 	b.w	80142c4 <_close_r>

080142aa <memset>:
 80142aa:	4402      	add	r2, r0
 80142ac:	4603      	mov	r3, r0
 80142ae:	4293      	cmp	r3, r2
 80142b0:	d100      	bne.n	80142b4 <memset+0xa>
 80142b2:	4770      	bx	lr
 80142b4:	f803 1b01 	strb.w	r1, [r3], #1
 80142b8:	e7f9      	b.n	80142ae <memset+0x4>
	...

080142bc <_localeconv_r>:
 80142bc:	4800      	ldr	r0, [pc, #0]	@ (80142c0 <_localeconv_r+0x4>)
 80142be:	4770      	bx	lr
 80142c0:	20000278 	.word	0x20000278

080142c4 <_close_r>:
 80142c4:	b538      	push	{r3, r4, r5, lr}
 80142c6:	4d06      	ldr	r5, [pc, #24]	@ (80142e0 <_close_r+0x1c>)
 80142c8:	2300      	movs	r3, #0
 80142ca:	4604      	mov	r4, r0
 80142cc:	4608      	mov	r0, r1
 80142ce:	602b      	str	r3, [r5, #0]
 80142d0:	f7ee fcce 	bl	8002c70 <_close>
 80142d4:	1c43      	adds	r3, r0, #1
 80142d6:	d102      	bne.n	80142de <_close_r+0x1a>
 80142d8:	682b      	ldr	r3, [r5, #0]
 80142da:	b103      	cbz	r3, 80142de <_close_r+0x1a>
 80142dc:	6023      	str	r3, [r4, #0]
 80142de:	bd38      	pop	{r3, r4, r5, pc}
 80142e0:	2000138c 	.word	0x2000138c

080142e4 <_lseek_r>:
 80142e4:	b538      	push	{r3, r4, r5, lr}
 80142e6:	4d07      	ldr	r5, [pc, #28]	@ (8014304 <_lseek_r+0x20>)
 80142e8:	4604      	mov	r4, r0
 80142ea:	4608      	mov	r0, r1
 80142ec:	4611      	mov	r1, r2
 80142ee:	2200      	movs	r2, #0
 80142f0:	602a      	str	r2, [r5, #0]
 80142f2:	461a      	mov	r2, r3
 80142f4:	f7ee fce3 	bl	8002cbe <_lseek>
 80142f8:	1c43      	adds	r3, r0, #1
 80142fa:	d102      	bne.n	8014302 <_lseek_r+0x1e>
 80142fc:	682b      	ldr	r3, [r5, #0]
 80142fe:	b103      	cbz	r3, 8014302 <_lseek_r+0x1e>
 8014300:	6023      	str	r3, [r4, #0]
 8014302:	bd38      	pop	{r3, r4, r5, pc}
 8014304:	2000138c 	.word	0x2000138c

08014308 <_read_r>:
 8014308:	b538      	push	{r3, r4, r5, lr}
 801430a:	4d07      	ldr	r5, [pc, #28]	@ (8014328 <_read_r+0x20>)
 801430c:	4604      	mov	r4, r0
 801430e:	4608      	mov	r0, r1
 8014310:	4611      	mov	r1, r2
 8014312:	2200      	movs	r2, #0
 8014314:	602a      	str	r2, [r5, #0]
 8014316:	461a      	mov	r2, r3
 8014318:	f7ee fc71 	bl	8002bfe <_read>
 801431c:	1c43      	adds	r3, r0, #1
 801431e:	d102      	bne.n	8014326 <_read_r+0x1e>
 8014320:	682b      	ldr	r3, [r5, #0]
 8014322:	b103      	cbz	r3, 8014326 <_read_r+0x1e>
 8014324:	6023      	str	r3, [r4, #0]
 8014326:	bd38      	pop	{r3, r4, r5, pc}
 8014328:	2000138c 	.word	0x2000138c

0801432c <_write_r>:
 801432c:	b538      	push	{r3, r4, r5, lr}
 801432e:	4d07      	ldr	r5, [pc, #28]	@ (801434c <_write_r+0x20>)
 8014330:	4604      	mov	r4, r0
 8014332:	4608      	mov	r0, r1
 8014334:	4611      	mov	r1, r2
 8014336:	2200      	movs	r2, #0
 8014338:	602a      	str	r2, [r5, #0]
 801433a:	461a      	mov	r2, r3
 801433c:	f7ee fc7c 	bl	8002c38 <_write>
 8014340:	1c43      	adds	r3, r0, #1
 8014342:	d102      	bne.n	801434a <_write_r+0x1e>
 8014344:	682b      	ldr	r3, [r5, #0]
 8014346:	b103      	cbz	r3, 801434a <_write_r+0x1e>
 8014348:	6023      	str	r3, [r4, #0]
 801434a:	bd38      	pop	{r3, r4, r5, pc}
 801434c:	2000138c 	.word	0x2000138c

08014350 <__errno>:
 8014350:	4b01      	ldr	r3, [pc, #4]	@ (8014358 <__errno+0x8>)
 8014352:	6818      	ldr	r0, [r3, #0]
 8014354:	4770      	bx	lr
 8014356:	bf00      	nop
 8014358:	20000138 	.word	0x20000138

0801435c <__libc_init_array>:
 801435c:	b570      	push	{r4, r5, r6, lr}
 801435e:	4d0d      	ldr	r5, [pc, #52]	@ (8014394 <__libc_init_array+0x38>)
 8014360:	4c0d      	ldr	r4, [pc, #52]	@ (8014398 <__libc_init_array+0x3c>)
 8014362:	1b64      	subs	r4, r4, r5
 8014364:	10a4      	asrs	r4, r4, #2
 8014366:	2600      	movs	r6, #0
 8014368:	42a6      	cmp	r6, r4
 801436a:	d109      	bne.n	8014380 <__libc_init_array+0x24>
 801436c:	4d0b      	ldr	r5, [pc, #44]	@ (801439c <__libc_init_array+0x40>)
 801436e:	4c0c      	ldr	r4, [pc, #48]	@ (80143a0 <__libc_init_array+0x44>)
 8014370:	f001 fec2 	bl	80160f8 <_init>
 8014374:	1b64      	subs	r4, r4, r5
 8014376:	10a4      	asrs	r4, r4, #2
 8014378:	2600      	movs	r6, #0
 801437a:	42a6      	cmp	r6, r4
 801437c:	d105      	bne.n	801438a <__libc_init_array+0x2e>
 801437e:	bd70      	pop	{r4, r5, r6, pc}
 8014380:	f855 3b04 	ldr.w	r3, [r5], #4
 8014384:	4798      	blx	r3
 8014386:	3601      	adds	r6, #1
 8014388:	e7ee      	b.n	8014368 <__libc_init_array+0xc>
 801438a:	f855 3b04 	ldr.w	r3, [r5], #4
 801438e:	4798      	blx	r3
 8014390:	3601      	adds	r6, #1
 8014392:	e7f2      	b.n	801437a <__libc_init_array+0x1e>
 8014394:	080167dc 	.word	0x080167dc
 8014398:	080167dc 	.word	0x080167dc
 801439c:	080167dc 	.word	0x080167dc
 80143a0:	080167e0 	.word	0x080167e0

080143a4 <__retarget_lock_init_recursive>:
 80143a4:	4770      	bx	lr

080143a6 <__retarget_lock_acquire_recursive>:
 80143a6:	4770      	bx	lr

080143a8 <__retarget_lock_release_recursive>:
 80143a8:	4770      	bx	lr

080143aa <memcpy>:
 80143aa:	440a      	add	r2, r1
 80143ac:	4291      	cmp	r1, r2
 80143ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80143b2:	d100      	bne.n	80143b6 <memcpy+0xc>
 80143b4:	4770      	bx	lr
 80143b6:	b510      	push	{r4, lr}
 80143b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80143bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80143c0:	4291      	cmp	r1, r2
 80143c2:	d1f9      	bne.n	80143b8 <memcpy+0xe>
 80143c4:	bd10      	pop	{r4, pc}

080143c6 <quorem>:
 80143c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143ca:	6903      	ldr	r3, [r0, #16]
 80143cc:	690c      	ldr	r4, [r1, #16]
 80143ce:	42a3      	cmp	r3, r4
 80143d0:	4607      	mov	r7, r0
 80143d2:	db7e      	blt.n	80144d2 <quorem+0x10c>
 80143d4:	3c01      	subs	r4, #1
 80143d6:	f101 0814 	add.w	r8, r1, #20
 80143da:	00a3      	lsls	r3, r4, #2
 80143dc:	f100 0514 	add.w	r5, r0, #20
 80143e0:	9300      	str	r3, [sp, #0]
 80143e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80143e6:	9301      	str	r3, [sp, #4]
 80143e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80143ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80143f0:	3301      	adds	r3, #1
 80143f2:	429a      	cmp	r2, r3
 80143f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80143f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80143fc:	d32e      	bcc.n	801445c <quorem+0x96>
 80143fe:	f04f 0a00 	mov.w	sl, #0
 8014402:	46c4      	mov	ip, r8
 8014404:	46ae      	mov	lr, r5
 8014406:	46d3      	mov	fp, sl
 8014408:	f85c 3b04 	ldr.w	r3, [ip], #4
 801440c:	b298      	uxth	r0, r3
 801440e:	fb06 a000 	mla	r0, r6, r0, sl
 8014412:	0c02      	lsrs	r2, r0, #16
 8014414:	0c1b      	lsrs	r3, r3, #16
 8014416:	fb06 2303 	mla	r3, r6, r3, r2
 801441a:	f8de 2000 	ldr.w	r2, [lr]
 801441e:	b280      	uxth	r0, r0
 8014420:	b292      	uxth	r2, r2
 8014422:	1a12      	subs	r2, r2, r0
 8014424:	445a      	add	r2, fp
 8014426:	f8de 0000 	ldr.w	r0, [lr]
 801442a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801442e:	b29b      	uxth	r3, r3
 8014430:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014434:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014438:	b292      	uxth	r2, r2
 801443a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801443e:	45e1      	cmp	r9, ip
 8014440:	f84e 2b04 	str.w	r2, [lr], #4
 8014444:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014448:	d2de      	bcs.n	8014408 <quorem+0x42>
 801444a:	9b00      	ldr	r3, [sp, #0]
 801444c:	58eb      	ldr	r3, [r5, r3]
 801444e:	b92b      	cbnz	r3, 801445c <quorem+0x96>
 8014450:	9b01      	ldr	r3, [sp, #4]
 8014452:	3b04      	subs	r3, #4
 8014454:	429d      	cmp	r5, r3
 8014456:	461a      	mov	r2, r3
 8014458:	d32f      	bcc.n	80144ba <quorem+0xf4>
 801445a:	613c      	str	r4, [r7, #16]
 801445c:	4638      	mov	r0, r7
 801445e:	f001 f97d 	bl	801575c <__mcmp>
 8014462:	2800      	cmp	r0, #0
 8014464:	db25      	blt.n	80144b2 <quorem+0xec>
 8014466:	4629      	mov	r1, r5
 8014468:	2000      	movs	r0, #0
 801446a:	f858 2b04 	ldr.w	r2, [r8], #4
 801446e:	f8d1 c000 	ldr.w	ip, [r1]
 8014472:	fa1f fe82 	uxth.w	lr, r2
 8014476:	fa1f f38c 	uxth.w	r3, ip
 801447a:	eba3 030e 	sub.w	r3, r3, lr
 801447e:	4403      	add	r3, r0
 8014480:	0c12      	lsrs	r2, r2, #16
 8014482:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014486:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801448a:	b29b      	uxth	r3, r3
 801448c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014490:	45c1      	cmp	r9, r8
 8014492:	f841 3b04 	str.w	r3, [r1], #4
 8014496:	ea4f 4022 	mov.w	r0, r2, asr #16
 801449a:	d2e6      	bcs.n	801446a <quorem+0xa4>
 801449c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80144a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80144a4:	b922      	cbnz	r2, 80144b0 <quorem+0xea>
 80144a6:	3b04      	subs	r3, #4
 80144a8:	429d      	cmp	r5, r3
 80144aa:	461a      	mov	r2, r3
 80144ac:	d30b      	bcc.n	80144c6 <quorem+0x100>
 80144ae:	613c      	str	r4, [r7, #16]
 80144b0:	3601      	adds	r6, #1
 80144b2:	4630      	mov	r0, r6
 80144b4:	b003      	add	sp, #12
 80144b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144ba:	6812      	ldr	r2, [r2, #0]
 80144bc:	3b04      	subs	r3, #4
 80144be:	2a00      	cmp	r2, #0
 80144c0:	d1cb      	bne.n	801445a <quorem+0x94>
 80144c2:	3c01      	subs	r4, #1
 80144c4:	e7c6      	b.n	8014454 <quorem+0x8e>
 80144c6:	6812      	ldr	r2, [r2, #0]
 80144c8:	3b04      	subs	r3, #4
 80144ca:	2a00      	cmp	r2, #0
 80144cc:	d1ef      	bne.n	80144ae <quorem+0xe8>
 80144ce:	3c01      	subs	r4, #1
 80144d0:	e7ea      	b.n	80144a8 <quorem+0xe2>
 80144d2:	2000      	movs	r0, #0
 80144d4:	e7ee      	b.n	80144b4 <quorem+0xee>
	...

080144d8 <_dtoa_r>:
 80144d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144dc:	69c7      	ldr	r7, [r0, #28]
 80144de:	b097      	sub	sp, #92	@ 0x5c
 80144e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80144e4:	ec55 4b10 	vmov	r4, r5, d0
 80144e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80144ea:	9107      	str	r1, [sp, #28]
 80144ec:	4681      	mov	r9, r0
 80144ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80144f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80144f2:	b97f      	cbnz	r7, 8014514 <_dtoa_r+0x3c>
 80144f4:	2010      	movs	r0, #16
 80144f6:	f000 fe09 	bl	801510c <malloc>
 80144fa:	4602      	mov	r2, r0
 80144fc:	f8c9 001c 	str.w	r0, [r9, #28]
 8014500:	b920      	cbnz	r0, 801450c <_dtoa_r+0x34>
 8014502:	4ba9      	ldr	r3, [pc, #676]	@ (80147a8 <_dtoa_r+0x2d0>)
 8014504:	21ef      	movs	r1, #239	@ 0xef
 8014506:	48a9      	ldr	r0, [pc, #676]	@ (80147ac <_dtoa_r+0x2d4>)
 8014508:	f001 fcc2 	bl	8015e90 <__assert_func>
 801450c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014510:	6007      	str	r7, [r0, #0]
 8014512:	60c7      	str	r7, [r0, #12]
 8014514:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014518:	6819      	ldr	r1, [r3, #0]
 801451a:	b159      	cbz	r1, 8014534 <_dtoa_r+0x5c>
 801451c:	685a      	ldr	r2, [r3, #4]
 801451e:	604a      	str	r2, [r1, #4]
 8014520:	2301      	movs	r3, #1
 8014522:	4093      	lsls	r3, r2
 8014524:	608b      	str	r3, [r1, #8]
 8014526:	4648      	mov	r0, r9
 8014528:	f000 fee6 	bl	80152f8 <_Bfree>
 801452c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014530:	2200      	movs	r2, #0
 8014532:	601a      	str	r2, [r3, #0]
 8014534:	1e2b      	subs	r3, r5, #0
 8014536:	bfb9      	ittee	lt
 8014538:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801453c:	9305      	strlt	r3, [sp, #20]
 801453e:	2300      	movge	r3, #0
 8014540:	6033      	strge	r3, [r6, #0]
 8014542:	9f05      	ldr	r7, [sp, #20]
 8014544:	4b9a      	ldr	r3, [pc, #616]	@ (80147b0 <_dtoa_r+0x2d8>)
 8014546:	bfbc      	itt	lt
 8014548:	2201      	movlt	r2, #1
 801454a:	6032      	strlt	r2, [r6, #0]
 801454c:	43bb      	bics	r3, r7
 801454e:	d112      	bne.n	8014576 <_dtoa_r+0x9e>
 8014550:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014552:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014556:	6013      	str	r3, [r2, #0]
 8014558:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801455c:	4323      	orrs	r3, r4
 801455e:	f000 855a 	beq.w	8015016 <_dtoa_r+0xb3e>
 8014562:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014564:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80147c4 <_dtoa_r+0x2ec>
 8014568:	2b00      	cmp	r3, #0
 801456a:	f000 855c 	beq.w	8015026 <_dtoa_r+0xb4e>
 801456e:	f10a 0303 	add.w	r3, sl, #3
 8014572:	f000 bd56 	b.w	8015022 <_dtoa_r+0xb4a>
 8014576:	ed9d 7b04 	vldr	d7, [sp, #16]
 801457a:	2200      	movs	r2, #0
 801457c:	ec51 0b17 	vmov	r0, r1, d7
 8014580:	2300      	movs	r3, #0
 8014582:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014586:	f7ec fa77 	bl	8000a78 <__aeabi_dcmpeq>
 801458a:	4680      	mov	r8, r0
 801458c:	b158      	cbz	r0, 80145a6 <_dtoa_r+0xce>
 801458e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014590:	2301      	movs	r3, #1
 8014592:	6013      	str	r3, [r2, #0]
 8014594:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014596:	b113      	cbz	r3, 801459e <_dtoa_r+0xc6>
 8014598:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801459a:	4b86      	ldr	r3, [pc, #536]	@ (80147b4 <_dtoa_r+0x2dc>)
 801459c:	6013      	str	r3, [r2, #0]
 801459e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80147c8 <_dtoa_r+0x2f0>
 80145a2:	f000 bd40 	b.w	8015026 <_dtoa_r+0xb4e>
 80145a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80145aa:	aa14      	add	r2, sp, #80	@ 0x50
 80145ac:	a915      	add	r1, sp, #84	@ 0x54
 80145ae:	4648      	mov	r0, r9
 80145b0:	f001 f984 	bl	80158bc <__d2b>
 80145b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80145b8:	9002      	str	r0, [sp, #8]
 80145ba:	2e00      	cmp	r6, #0
 80145bc:	d078      	beq.n	80146b0 <_dtoa_r+0x1d8>
 80145be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80145c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80145c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80145c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80145cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80145d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80145d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80145d8:	4619      	mov	r1, r3
 80145da:	2200      	movs	r2, #0
 80145dc:	4b76      	ldr	r3, [pc, #472]	@ (80147b8 <_dtoa_r+0x2e0>)
 80145de:	f7eb fe2b 	bl	8000238 <__aeabi_dsub>
 80145e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8014790 <_dtoa_r+0x2b8>)
 80145e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145e8:	f7eb ffde 	bl	80005a8 <__aeabi_dmul>
 80145ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8014798 <_dtoa_r+0x2c0>)
 80145ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145f2:	f7eb fe23 	bl	800023c <__adddf3>
 80145f6:	4604      	mov	r4, r0
 80145f8:	4630      	mov	r0, r6
 80145fa:	460d      	mov	r5, r1
 80145fc:	f7eb ff6a 	bl	80004d4 <__aeabi_i2d>
 8014600:	a367      	add	r3, pc, #412	@ (adr r3, 80147a0 <_dtoa_r+0x2c8>)
 8014602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014606:	f7eb ffcf 	bl	80005a8 <__aeabi_dmul>
 801460a:	4602      	mov	r2, r0
 801460c:	460b      	mov	r3, r1
 801460e:	4620      	mov	r0, r4
 8014610:	4629      	mov	r1, r5
 8014612:	f7eb fe13 	bl	800023c <__adddf3>
 8014616:	4604      	mov	r4, r0
 8014618:	460d      	mov	r5, r1
 801461a:	f7ec fa75 	bl	8000b08 <__aeabi_d2iz>
 801461e:	2200      	movs	r2, #0
 8014620:	4607      	mov	r7, r0
 8014622:	2300      	movs	r3, #0
 8014624:	4620      	mov	r0, r4
 8014626:	4629      	mov	r1, r5
 8014628:	f7ec fa30 	bl	8000a8c <__aeabi_dcmplt>
 801462c:	b140      	cbz	r0, 8014640 <_dtoa_r+0x168>
 801462e:	4638      	mov	r0, r7
 8014630:	f7eb ff50 	bl	80004d4 <__aeabi_i2d>
 8014634:	4622      	mov	r2, r4
 8014636:	462b      	mov	r3, r5
 8014638:	f7ec fa1e 	bl	8000a78 <__aeabi_dcmpeq>
 801463c:	b900      	cbnz	r0, 8014640 <_dtoa_r+0x168>
 801463e:	3f01      	subs	r7, #1
 8014640:	2f16      	cmp	r7, #22
 8014642:	d852      	bhi.n	80146ea <_dtoa_r+0x212>
 8014644:	4b5d      	ldr	r3, [pc, #372]	@ (80147bc <_dtoa_r+0x2e4>)
 8014646:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801464a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801464e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014652:	f7ec fa1b 	bl	8000a8c <__aeabi_dcmplt>
 8014656:	2800      	cmp	r0, #0
 8014658:	d049      	beq.n	80146ee <_dtoa_r+0x216>
 801465a:	3f01      	subs	r7, #1
 801465c:	2300      	movs	r3, #0
 801465e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014660:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014662:	1b9b      	subs	r3, r3, r6
 8014664:	1e5a      	subs	r2, r3, #1
 8014666:	bf45      	ittet	mi
 8014668:	f1c3 0301 	rsbmi	r3, r3, #1
 801466c:	9300      	strmi	r3, [sp, #0]
 801466e:	2300      	movpl	r3, #0
 8014670:	2300      	movmi	r3, #0
 8014672:	9206      	str	r2, [sp, #24]
 8014674:	bf54      	ite	pl
 8014676:	9300      	strpl	r3, [sp, #0]
 8014678:	9306      	strmi	r3, [sp, #24]
 801467a:	2f00      	cmp	r7, #0
 801467c:	db39      	blt.n	80146f2 <_dtoa_r+0x21a>
 801467e:	9b06      	ldr	r3, [sp, #24]
 8014680:	970d      	str	r7, [sp, #52]	@ 0x34
 8014682:	443b      	add	r3, r7
 8014684:	9306      	str	r3, [sp, #24]
 8014686:	2300      	movs	r3, #0
 8014688:	9308      	str	r3, [sp, #32]
 801468a:	9b07      	ldr	r3, [sp, #28]
 801468c:	2b09      	cmp	r3, #9
 801468e:	d863      	bhi.n	8014758 <_dtoa_r+0x280>
 8014690:	2b05      	cmp	r3, #5
 8014692:	bfc4      	itt	gt
 8014694:	3b04      	subgt	r3, #4
 8014696:	9307      	strgt	r3, [sp, #28]
 8014698:	9b07      	ldr	r3, [sp, #28]
 801469a:	f1a3 0302 	sub.w	r3, r3, #2
 801469e:	bfcc      	ite	gt
 80146a0:	2400      	movgt	r4, #0
 80146a2:	2401      	movle	r4, #1
 80146a4:	2b03      	cmp	r3, #3
 80146a6:	d863      	bhi.n	8014770 <_dtoa_r+0x298>
 80146a8:	e8df f003 	tbb	[pc, r3]
 80146ac:	2b375452 	.word	0x2b375452
 80146b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80146b4:	441e      	add	r6, r3
 80146b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80146ba:	2b20      	cmp	r3, #32
 80146bc:	bfc1      	itttt	gt
 80146be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80146c2:	409f      	lslgt	r7, r3
 80146c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80146c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80146cc:	bfd6      	itet	le
 80146ce:	f1c3 0320 	rsble	r3, r3, #32
 80146d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80146d6:	fa04 f003 	lslle.w	r0, r4, r3
 80146da:	f7eb feeb 	bl	80004b4 <__aeabi_ui2d>
 80146de:	2201      	movs	r2, #1
 80146e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80146e4:	3e01      	subs	r6, #1
 80146e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80146e8:	e776      	b.n	80145d8 <_dtoa_r+0x100>
 80146ea:	2301      	movs	r3, #1
 80146ec:	e7b7      	b.n	801465e <_dtoa_r+0x186>
 80146ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80146f0:	e7b6      	b.n	8014660 <_dtoa_r+0x188>
 80146f2:	9b00      	ldr	r3, [sp, #0]
 80146f4:	1bdb      	subs	r3, r3, r7
 80146f6:	9300      	str	r3, [sp, #0]
 80146f8:	427b      	negs	r3, r7
 80146fa:	9308      	str	r3, [sp, #32]
 80146fc:	2300      	movs	r3, #0
 80146fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8014700:	e7c3      	b.n	801468a <_dtoa_r+0x1b2>
 8014702:	2301      	movs	r3, #1
 8014704:	9309      	str	r3, [sp, #36]	@ 0x24
 8014706:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014708:	eb07 0b03 	add.w	fp, r7, r3
 801470c:	f10b 0301 	add.w	r3, fp, #1
 8014710:	2b01      	cmp	r3, #1
 8014712:	9303      	str	r3, [sp, #12]
 8014714:	bfb8      	it	lt
 8014716:	2301      	movlt	r3, #1
 8014718:	e006      	b.n	8014728 <_dtoa_r+0x250>
 801471a:	2301      	movs	r3, #1
 801471c:	9309      	str	r3, [sp, #36]	@ 0x24
 801471e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014720:	2b00      	cmp	r3, #0
 8014722:	dd28      	ble.n	8014776 <_dtoa_r+0x29e>
 8014724:	469b      	mov	fp, r3
 8014726:	9303      	str	r3, [sp, #12]
 8014728:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801472c:	2100      	movs	r1, #0
 801472e:	2204      	movs	r2, #4
 8014730:	f102 0514 	add.w	r5, r2, #20
 8014734:	429d      	cmp	r5, r3
 8014736:	d926      	bls.n	8014786 <_dtoa_r+0x2ae>
 8014738:	6041      	str	r1, [r0, #4]
 801473a:	4648      	mov	r0, r9
 801473c:	f000 fd9c 	bl	8015278 <_Balloc>
 8014740:	4682      	mov	sl, r0
 8014742:	2800      	cmp	r0, #0
 8014744:	d142      	bne.n	80147cc <_dtoa_r+0x2f4>
 8014746:	4b1e      	ldr	r3, [pc, #120]	@ (80147c0 <_dtoa_r+0x2e8>)
 8014748:	4602      	mov	r2, r0
 801474a:	f240 11af 	movw	r1, #431	@ 0x1af
 801474e:	e6da      	b.n	8014506 <_dtoa_r+0x2e>
 8014750:	2300      	movs	r3, #0
 8014752:	e7e3      	b.n	801471c <_dtoa_r+0x244>
 8014754:	2300      	movs	r3, #0
 8014756:	e7d5      	b.n	8014704 <_dtoa_r+0x22c>
 8014758:	2401      	movs	r4, #1
 801475a:	2300      	movs	r3, #0
 801475c:	9307      	str	r3, [sp, #28]
 801475e:	9409      	str	r4, [sp, #36]	@ 0x24
 8014760:	f04f 3bff 	mov.w	fp, #4294967295
 8014764:	2200      	movs	r2, #0
 8014766:	f8cd b00c 	str.w	fp, [sp, #12]
 801476a:	2312      	movs	r3, #18
 801476c:	920c      	str	r2, [sp, #48]	@ 0x30
 801476e:	e7db      	b.n	8014728 <_dtoa_r+0x250>
 8014770:	2301      	movs	r3, #1
 8014772:	9309      	str	r3, [sp, #36]	@ 0x24
 8014774:	e7f4      	b.n	8014760 <_dtoa_r+0x288>
 8014776:	f04f 0b01 	mov.w	fp, #1
 801477a:	f8cd b00c 	str.w	fp, [sp, #12]
 801477e:	465b      	mov	r3, fp
 8014780:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8014784:	e7d0      	b.n	8014728 <_dtoa_r+0x250>
 8014786:	3101      	adds	r1, #1
 8014788:	0052      	lsls	r2, r2, #1
 801478a:	e7d1      	b.n	8014730 <_dtoa_r+0x258>
 801478c:	f3af 8000 	nop.w
 8014790:	636f4361 	.word	0x636f4361
 8014794:	3fd287a7 	.word	0x3fd287a7
 8014798:	8b60c8b3 	.word	0x8b60c8b3
 801479c:	3fc68a28 	.word	0x3fc68a28
 80147a0:	509f79fb 	.word	0x509f79fb
 80147a4:	3fd34413 	.word	0x3fd34413
 80147a8:	0801649d 	.word	0x0801649d
 80147ac:	080164b4 	.word	0x080164b4
 80147b0:	7ff00000 	.word	0x7ff00000
 80147b4:	0801646d 	.word	0x0801646d
 80147b8:	3ff80000 	.word	0x3ff80000
 80147bc:	08016608 	.word	0x08016608
 80147c0:	0801650c 	.word	0x0801650c
 80147c4:	08016499 	.word	0x08016499
 80147c8:	0801646c 	.word	0x0801646c
 80147cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80147d0:	6018      	str	r0, [r3, #0]
 80147d2:	9b03      	ldr	r3, [sp, #12]
 80147d4:	2b0e      	cmp	r3, #14
 80147d6:	f200 80a1 	bhi.w	801491c <_dtoa_r+0x444>
 80147da:	2c00      	cmp	r4, #0
 80147dc:	f000 809e 	beq.w	801491c <_dtoa_r+0x444>
 80147e0:	2f00      	cmp	r7, #0
 80147e2:	dd33      	ble.n	801484c <_dtoa_r+0x374>
 80147e4:	4b9c      	ldr	r3, [pc, #624]	@ (8014a58 <_dtoa_r+0x580>)
 80147e6:	f007 020f 	and.w	r2, r7, #15
 80147ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80147ee:	ed93 7b00 	vldr	d7, [r3]
 80147f2:	05f8      	lsls	r0, r7, #23
 80147f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80147f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80147fc:	d516      	bpl.n	801482c <_dtoa_r+0x354>
 80147fe:	4b97      	ldr	r3, [pc, #604]	@ (8014a5c <_dtoa_r+0x584>)
 8014800:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014804:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014808:	f7eb fff8 	bl	80007fc <__aeabi_ddiv>
 801480c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014810:	f004 040f 	and.w	r4, r4, #15
 8014814:	2603      	movs	r6, #3
 8014816:	4d91      	ldr	r5, [pc, #580]	@ (8014a5c <_dtoa_r+0x584>)
 8014818:	b954      	cbnz	r4, 8014830 <_dtoa_r+0x358>
 801481a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801481e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014822:	f7eb ffeb 	bl	80007fc <__aeabi_ddiv>
 8014826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801482a:	e028      	b.n	801487e <_dtoa_r+0x3a6>
 801482c:	2602      	movs	r6, #2
 801482e:	e7f2      	b.n	8014816 <_dtoa_r+0x33e>
 8014830:	07e1      	lsls	r1, r4, #31
 8014832:	d508      	bpl.n	8014846 <_dtoa_r+0x36e>
 8014834:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014838:	e9d5 2300 	ldrd	r2, r3, [r5]
 801483c:	f7eb feb4 	bl	80005a8 <__aeabi_dmul>
 8014840:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014844:	3601      	adds	r6, #1
 8014846:	1064      	asrs	r4, r4, #1
 8014848:	3508      	adds	r5, #8
 801484a:	e7e5      	b.n	8014818 <_dtoa_r+0x340>
 801484c:	f000 80af 	beq.w	80149ae <_dtoa_r+0x4d6>
 8014850:	427c      	negs	r4, r7
 8014852:	4b81      	ldr	r3, [pc, #516]	@ (8014a58 <_dtoa_r+0x580>)
 8014854:	4d81      	ldr	r5, [pc, #516]	@ (8014a5c <_dtoa_r+0x584>)
 8014856:	f004 020f 	and.w	r2, r4, #15
 801485a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801485e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014862:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014866:	f7eb fe9f 	bl	80005a8 <__aeabi_dmul>
 801486a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801486e:	1124      	asrs	r4, r4, #4
 8014870:	2300      	movs	r3, #0
 8014872:	2602      	movs	r6, #2
 8014874:	2c00      	cmp	r4, #0
 8014876:	f040 808f 	bne.w	8014998 <_dtoa_r+0x4c0>
 801487a:	2b00      	cmp	r3, #0
 801487c:	d1d3      	bne.n	8014826 <_dtoa_r+0x34e>
 801487e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014880:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014884:	2b00      	cmp	r3, #0
 8014886:	f000 8094 	beq.w	80149b2 <_dtoa_r+0x4da>
 801488a:	4b75      	ldr	r3, [pc, #468]	@ (8014a60 <_dtoa_r+0x588>)
 801488c:	2200      	movs	r2, #0
 801488e:	4620      	mov	r0, r4
 8014890:	4629      	mov	r1, r5
 8014892:	f7ec f8fb 	bl	8000a8c <__aeabi_dcmplt>
 8014896:	2800      	cmp	r0, #0
 8014898:	f000 808b 	beq.w	80149b2 <_dtoa_r+0x4da>
 801489c:	9b03      	ldr	r3, [sp, #12]
 801489e:	2b00      	cmp	r3, #0
 80148a0:	f000 8087 	beq.w	80149b2 <_dtoa_r+0x4da>
 80148a4:	f1bb 0f00 	cmp.w	fp, #0
 80148a8:	dd34      	ble.n	8014914 <_dtoa_r+0x43c>
 80148aa:	4620      	mov	r0, r4
 80148ac:	4b6d      	ldr	r3, [pc, #436]	@ (8014a64 <_dtoa_r+0x58c>)
 80148ae:	2200      	movs	r2, #0
 80148b0:	4629      	mov	r1, r5
 80148b2:	f7eb fe79 	bl	80005a8 <__aeabi_dmul>
 80148b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80148ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80148be:	3601      	adds	r6, #1
 80148c0:	465c      	mov	r4, fp
 80148c2:	4630      	mov	r0, r6
 80148c4:	f7eb fe06 	bl	80004d4 <__aeabi_i2d>
 80148c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148cc:	f7eb fe6c 	bl	80005a8 <__aeabi_dmul>
 80148d0:	4b65      	ldr	r3, [pc, #404]	@ (8014a68 <_dtoa_r+0x590>)
 80148d2:	2200      	movs	r2, #0
 80148d4:	f7eb fcb2 	bl	800023c <__adddf3>
 80148d8:	4605      	mov	r5, r0
 80148da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80148de:	2c00      	cmp	r4, #0
 80148e0:	d16a      	bne.n	80149b8 <_dtoa_r+0x4e0>
 80148e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80148e6:	4b61      	ldr	r3, [pc, #388]	@ (8014a6c <_dtoa_r+0x594>)
 80148e8:	2200      	movs	r2, #0
 80148ea:	f7eb fca5 	bl	8000238 <__aeabi_dsub>
 80148ee:	4602      	mov	r2, r0
 80148f0:	460b      	mov	r3, r1
 80148f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80148f6:	462a      	mov	r2, r5
 80148f8:	4633      	mov	r3, r6
 80148fa:	f7ec f8e5 	bl	8000ac8 <__aeabi_dcmpgt>
 80148fe:	2800      	cmp	r0, #0
 8014900:	f040 8298 	bne.w	8014e34 <_dtoa_r+0x95c>
 8014904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014908:	462a      	mov	r2, r5
 801490a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801490e:	f7ec f8bd 	bl	8000a8c <__aeabi_dcmplt>
 8014912:	bb38      	cbnz	r0, 8014964 <_dtoa_r+0x48c>
 8014914:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8014918:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801491c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801491e:	2b00      	cmp	r3, #0
 8014920:	f2c0 8157 	blt.w	8014bd2 <_dtoa_r+0x6fa>
 8014924:	2f0e      	cmp	r7, #14
 8014926:	f300 8154 	bgt.w	8014bd2 <_dtoa_r+0x6fa>
 801492a:	4b4b      	ldr	r3, [pc, #300]	@ (8014a58 <_dtoa_r+0x580>)
 801492c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014930:	ed93 7b00 	vldr	d7, [r3]
 8014934:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014936:	2b00      	cmp	r3, #0
 8014938:	ed8d 7b00 	vstr	d7, [sp]
 801493c:	f280 80e5 	bge.w	8014b0a <_dtoa_r+0x632>
 8014940:	9b03      	ldr	r3, [sp, #12]
 8014942:	2b00      	cmp	r3, #0
 8014944:	f300 80e1 	bgt.w	8014b0a <_dtoa_r+0x632>
 8014948:	d10c      	bne.n	8014964 <_dtoa_r+0x48c>
 801494a:	4b48      	ldr	r3, [pc, #288]	@ (8014a6c <_dtoa_r+0x594>)
 801494c:	2200      	movs	r2, #0
 801494e:	ec51 0b17 	vmov	r0, r1, d7
 8014952:	f7eb fe29 	bl	80005a8 <__aeabi_dmul>
 8014956:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801495a:	f7ec f8ab 	bl	8000ab4 <__aeabi_dcmpge>
 801495e:	2800      	cmp	r0, #0
 8014960:	f000 8266 	beq.w	8014e30 <_dtoa_r+0x958>
 8014964:	2400      	movs	r4, #0
 8014966:	4625      	mov	r5, r4
 8014968:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801496a:	4656      	mov	r6, sl
 801496c:	ea6f 0803 	mvn.w	r8, r3
 8014970:	2700      	movs	r7, #0
 8014972:	4621      	mov	r1, r4
 8014974:	4648      	mov	r0, r9
 8014976:	f000 fcbf 	bl	80152f8 <_Bfree>
 801497a:	2d00      	cmp	r5, #0
 801497c:	f000 80bd 	beq.w	8014afa <_dtoa_r+0x622>
 8014980:	b12f      	cbz	r7, 801498e <_dtoa_r+0x4b6>
 8014982:	42af      	cmp	r7, r5
 8014984:	d003      	beq.n	801498e <_dtoa_r+0x4b6>
 8014986:	4639      	mov	r1, r7
 8014988:	4648      	mov	r0, r9
 801498a:	f000 fcb5 	bl	80152f8 <_Bfree>
 801498e:	4629      	mov	r1, r5
 8014990:	4648      	mov	r0, r9
 8014992:	f000 fcb1 	bl	80152f8 <_Bfree>
 8014996:	e0b0      	b.n	8014afa <_dtoa_r+0x622>
 8014998:	07e2      	lsls	r2, r4, #31
 801499a:	d505      	bpl.n	80149a8 <_dtoa_r+0x4d0>
 801499c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80149a0:	f7eb fe02 	bl	80005a8 <__aeabi_dmul>
 80149a4:	3601      	adds	r6, #1
 80149a6:	2301      	movs	r3, #1
 80149a8:	1064      	asrs	r4, r4, #1
 80149aa:	3508      	adds	r5, #8
 80149ac:	e762      	b.n	8014874 <_dtoa_r+0x39c>
 80149ae:	2602      	movs	r6, #2
 80149b0:	e765      	b.n	801487e <_dtoa_r+0x3a6>
 80149b2:	9c03      	ldr	r4, [sp, #12]
 80149b4:	46b8      	mov	r8, r7
 80149b6:	e784      	b.n	80148c2 <_dtoa_r+0x3ea>
 80149b8:	4b27      	ldr	r3, [pc, #156]	@ (8014a58 <_dtoa_r+0x580>)
 80149ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80149bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80149c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80149c4:	4454      	add	r4, sl
 80149c6:	2900      	cmp	r1, #0
 80149c8:	d054      	beq.n	8014a74 <_dtoa_r+0x59c>
 80149ca:	4929      	ldr	r1, [pc, #164]	@ (8014a70 <_dtoa_r+0x598>)
 80149cc:	2000      	movs	r0, #0
 80149ce:	f7eb ff15 	bl	80007fc <__aeabi_ddiv>
 80149d2:	4633      	mov	r3, r6
 80149d4:	462a      	mov	r2, r5
 80149d6:	f7eb fc2f 	bl	8000238 <__aeabi_dsub>
 80149da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80149de:	4656      	mov	r6, sl
 80149e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80149e4:	f7ec f890 	bl	8000b08 <__aeabi_d2iz>
 80149e8:	4605      	mov	r5, r0
 80149ea:	f7eb fd73 	bl	80004d4 <__aeabi_i2d>
 80149ee:	4602      	mov	r2, r0
 80149f0:	460b      	mov	r3, r1
 80149f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80149f6:	f7eb fc1f 	bl	8000238 <__aeabi_dsub>
 80149fa:	3530      	adds	r5, #48	@ 0x30
 80149fc:	4602      	mov	r2, r0
 80149fe:	460b      	mov	r3, r1
 8014a00:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014a04:	f806 5b01 	strb.w	r5, [r6], #1
 8014a08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014a0c:	f7ec f83e 	bl	8000a8c <__aeabi_dcmplt>
 8014a10:	2800      	cmp	r0, #0
 8014a12:	d172      	bne.n	8014afa <_dtoa_r+0x622>
 8014a14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a18:	4911      	ldr	r1, [pc, #68]	@ (8014a60 <_dtoa_r+0x588>)
 8014a1a:	2000      	movs	r0, #0
 8014a1c:	f7eb fc0c 	bl	8000238 <__aeabi_dsub>
 8014a20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014a24:	f7ec f832 	bl	8000a8c <__aeabi_dcmplt>
 8014a28:	2800      	cmp	r0, #0
 8014a2a:	f040 80b4 	bne.w	8014b96 <_dtoa_r+0x6be>
 8014a2e:	42a6      	cmp	r6, r4
 8014a30:	f43f af70 	beq.w	8014914 <_dtoa_r+0x43c>
 8014a34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014a38:	4b0a      	ldr	r3, [pc, #40]	@ (8014a64 <_dtoa_r+0x58c>)
 8014a3a:	2200      	movs	r2, #0
 8014a3c:	f7eb fdb4 	bl	80005a8 <__aeabi_dmul>
 8014a40:	4b08      	ldr	r3, [pc, #32]	@ (8014a64 <_dtoa_r+0x58c>)
 8014a42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014a46:	2200      	movs	r2, #0
 8014a48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a4c:	f7eb fdac 	bl	80005a8 <__aeabi_dmul>
 8014a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014a54:	e7c4      	b.n	80149e0 <_dtoa_r+0x508>
 8014a56:	bf00      	nop
 8014a58:	08016608 	.word	0x08016608
 8014a5c:	080165e0 	.word	0x080165e0
 8014a60:	3ff00000 	.word	0x3ff00000
 8014a64:	40240000 	.word	0x40240000
 8014a68:	401c0000 	.word	0x401c0000
 8014a6c:	40140000 	.word	0x40140000
 8014a70:	3fe00000 	.word	0x3fe00000
 8014a74:	4631      	mov	r1, r6
 8014a76:	4628      	mov	r0, r5
 8014a78:	f7eb fd96 	bl	80005a8 <__aeabi_dmul>
 8014a7c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014a80:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014a82:	4656      	mov	r6, sl
 8014a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a88:	f7ec f83e 	bl	8000b08 <__aeabi_d2iz>
 8014a8c:	4605      	mov	r5, r0
 8014a8e:	f7eb fd21 	bl	80004d4 <__aeabi_i2d>
 8014a92:	4602      	mov	r2, r0
 8014a94:	460b      	mov	r3, r1
 8014a96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a9a:	f7eb fbcd 	bl	8000238 <__aeabi_dsub>
 8014a9e:	3530      	adds	r5, #48	@ 0x30
 8014aa0:	f806 5b01 	strb.w	r5, [r6], #1
 8014aa4:	4602      	mov	r2, r0
 8014aa6:	460b      	mov	r3, r1
 8014aa8:	42a6      	cmp	r6, r4
 8014aaa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014aae:	f04f 0200 	mov.w	r2, #0
 8014ab2:	d124      	bne.n	8014afe <_dtoa_r+0x626>
 8014ab4:	4baf      	ldr	r3, [pc, #700]	@ (8014d74 <_dtoa_r+0x89c>)
 8014ab6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014aba:	f7eb fbbf 	bl	800023c <__adddf3>
 8014abe:	4602      	mov	r2, r0
 8014ac0:	460b      	mov	r3, r1
 8014ac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014ac6:	f7eb ffff 	bl	8000ac8 <__aeabi_dcmpgt>
 8014aca:	2800      	cmp	r0, #0
 8014acc:	d163      	bne.n	8014b96 <_dtoa_r+0x6be>
 8014ace:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014ad2:	49a8      	ldr	r1, [pc, #672]	@ (8014d74 <_dtoa_r+0x89c>)
 8014ad4:	2000      	movs	r0, #0
 8014ad6:	f7eb fbaf 	bl	8000238 <__aeabi_dsub>
 8014ada:	4602      	mov	r2, r0
 8014adc:	460b      	mov	r3, r1
 8014ade:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014ae2:	f7eb ffd3 	bl	8000a8c <__aeabi_dcmplt>
 8014ae6:	2800      	cmp	r0, #0
 8014ae8:	f43f af14 	beq.w	8014914 <_dtoa_r+0x43c>
 8014aec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8014aee:	1e73      	subs	r3, r6, #1
 8014af0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014af2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014af6:	2b30      	cmp	r3, #48	@ 0x30
 8014af8:	d0f8      	beq.n	8014aec <_dtoa_r+0x614>
 8014afa:	4647      	mov	r7, r8
 8014afc:	e03b      	b.n	8014b76 <_dtoa_r+0x69e>
 8014afe:	4b9e      	ldr	r3, [pc, #632]	@ (8014d78 <_dtoa_r+0x8a0>)
 8014b00:	f7eb fd52 	bl	80005a8 <__aeabi_dmul>
 8014b04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014b08:	e7bc      	b.n	8014a84 <_dtoa_r+0x5ac>
 8014b0a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014b0e:	4656      	mov	r6, sl
 8014b10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b14:	4620      	mov	r0, r4
 8014b16:	4629      	mov	r1, r5
 8014b18:	f7eb fe70 	bl	80007fc <__aeabi_ddiv>
 8014b1c:	f7eb fff4 	bl	8000b08 <__aeabi_d2iz>
 8014b20:	4680      	mov	r8, r0
 8014b22:	f7eb fcd7 	bl	80004d4 <__aeabi_i2d>
 8014b26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b2a:	f7eb fd3d 	bl	80005a8 <__aeabi_dmul>
 8014b2e:	4602      	mov	r2, r0
 8014b30:	460b      	mov	r3, r1
 8014b32:	4620      	mov	r0, r4
 8014b34:	4629      	mov	r1, r5
 8014b36:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014b3a:	f7eb fb7d 	bl	8000238 <__aeabi_dsub>
 8014b3e:	f806 4b01 	strb.w	r4, [r6], #1
 8014b42:	9d03      	ldr	r5, [sp, #12]
 8014b44:	eba6 040a 	sub.w	r4, r6, sl
 8014b48:	42a5      	cmp	r5, r4
 8014b4a:	4602      	mov	r2, r0
 8014b4c:	460b      	mov	r3, r1
 8014b4e:	d133      	bne.n	8014bb8 <_dtoa_r+0x6e0>
 8014b50:	f7eb fb74 	bl	800023c <__adddf3>
 8014b54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b58:	4604      	mov	r4, r0
 8014b5a:	460d      	mov	r5, r1
 8014b5c:	f7eb ffb4 	bl	8000ac8 <__aeabi_dcmpgt>
 8014b60:	b9c0      	cbnz	r0, 8014b94 <_dtoa_r+0x6bc>
 8014b62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014b66:	4620      	mov	r0, r4
 8014b68:	4629      	mov	r1, r5
 8014b6a:	f7eb ff85 	bl	8000a78 <__aeabi_dcmpeq>
 8014b6e:	b110      	cbz	r0, 8014b76 <_dtoa_r+0x69e>
 8014b70:	f018 0f01 	tst.w	r8, #1
 8014b74:	d10e      	bne.n	8014b94 <_dtoa_r+0x6bc>
 8014b76:	9902      	ldr	r1, [sp, #8]
 8014b78:	4648      	mov	r0, r9
 8014b7a:	f000 fbbd 	bl	80152f8 <_Bfree>
 8014b7e:	2300      	movs	r3, #0
 8014b80:	7033      	strb	r3, [r6, #0]
 8014b82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014b84:	3701      	adds	r7, #1
 8014b86:	601f      	str	r7, [r3, #0]
 8014b88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	f000 824b 	beq.w	8015026 <_dtoa_r+0xb4e>
 8014b90:	601e      	str	r6, [r3, #0]
 8014b92:	e248      	b.n	8015026 <_dtoa_r+0xb4e>
 8014b94:	46b8      	mov	r8, r7
 8014b96:	4633      	mov	r3, r6
 8014b98:	461e      	mov	r6, r3
 8014b9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014b9e:	2a39      	cmp	r2, #57	@ 0x39
 8014ba0:	d106      	bne.n	8014bb0 <_dtoa_r+0x6d8>
 8014ba2:	459a      	cmp	sl, r3
 8014ba4:	d1f8      	bne.n	8014b98 <_dtoa_r+0x6c0>
 8014ba6:	2230      	movs	r2, #48	@ 0x30
 8014ba8:	f108 0801 	add.w	r8, r8, #1
 8014bac:	f88a 2000 	strb.w	r2, [sl]
 8014bb0:	781a      	ldrb	r2, [r3, #0]
 8014bb2:	3201      	adds	r2, #1
 8014bb4:	701a      	strb	r2, [r3, #0]
 8014bb6:	e7a0      	b.n	8014afa <_dtoa_r+0x622>
 8014bb8:	4b6f      	ldr	r3, [pc, #444]	@ (8014d78 <_dtoa_r+0x8a0>)
 8014bba:	2200      	movs	r2, #0
 8014bbc:	f7eb fcf4 	bl	80005a8 <__aeabi_dmul>
 8014bc0:	2200      	movs	r2, #0
 8014bc2:	2300      	movs	r3, #0
 8014bc4:	4604      	mov	r4, r0
 8014bc6:	460d      	mov	r5, r1
 8014bc8:	f7eb ff56 	bl	8000a78 <__aeabi_dcmpeq>
 8014bcc:	2800      	cmp	r0, #0
 8014bce:	d09f      	beq.n	8014b10 <_dtoa_r+0x638>
 8014bd0:	e7d1      	b.n	8014b76 <_dtoa_r+0x69e>
 8014bd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014bd4:	2a00      	cmp	r2, #0
 8014bd6:	f000 80ea 	beq.w	8014dae <_dtoa_r+0x8d6>
 8014bda:	9a07      	ldr	r2, [sp, #28]
 8014bdc:	2a01      	cmp	r2, #1
 8014bde:	f300 80cd 	bgt.w	8014d7c <_dtoa_r+0x8a4>
 8014be2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014be4:	2a00      	cmp	r2, #0
 8014be6:	f000 80c1 	beq.w	8014d6c <_dtoa_r+0x894>
 8014bea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8014bee:	9c08      	ldr	r4, [sp, #32]
 8014bf0:	9e00      	ldr	r6, [sp, #0]
 8014bf2:	9a00      	ldr	r2, [sp, #0]
 8014bf4:	441a      	add	r2, r3
 8014bf6:	9200      	str	r2, [sp, #0]
 8014bf8:	9a06      	ldr	r2, [sp, #24]
 8014bfa:	2101      	movs	r1, #1
 8014bfc:	441a      	add	r2, r3
 8014bfe:	4648      	mov	r0, r9
 8014c00:	9206      	str	r2, [sp, #24]
 8014c02:	f000 fc2d 	bl	8015460 <__i2b>
 8014c06:	4605      	mov	r5, r0
 8014c08:	b166      	cbz	r6, 8014c24 <_dtoa_r+0x74c>
 8014c0a:	9b06      	ldr	r3, [sp, #24]
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	dd09      	ble.n	8014c24 <_dtoa_r+0x74c>
 8014c10:	42b3      	cmp	r3, r6
 8014c12:	9a00      	ldr	r2, [sp, #0]
 8014c14:	bfa8      	it	ge
 8014c16:	4633      	movge	r3, r6
 8014c18:	1ad2      	subs	r2, r2, r3
 8014c1a:	9200      	str	r2, [sp, #0]
 8014c1c:	9a06      	ldr	r2, [sp, #24]
 8014c1e:	1af6      	subs	r6, r6, r3
 8014c20:	1ad3      	subs	r3, r2, r3
 8014c22:	9306      	str	r3, [sp, #24]
 8014c24:	9b08      	ldr	r3, [sp, #32]
 8014c26:	b30b      	cbz	r3, 8014c6c <_dtoa_r+0x794>
 8014c28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	f000 80c6 	beq.w	8014dbc <_dtoa_r+0x8e4>
 8014c30:	2c00      	cmp	r4, #0
 8014c32:	f000 80c0 	beq.w	8014db6 <_dtoa_r+0x8de>
 8014c36:	4629      	mov	r1, r5
 8014c38:	4622      	mov	r2, r4
 8014c3a:	4648      	mov	r0, r9
 8014c3c:	f000 fcc8 	bl	80155d0 <__pow5mult>
 8014c40:	9a02      	ldr	r2, [sp, #8]
 8014c42:	4601      	mov	r1, r0
 8014c44:	4605      	mov	r5, r0
 8014c46:	4648      	mov	r0, r9
 8014c48:	f000 fc20 	bl	801548c <__multiply>
 8014c4c:	9902      	ldr	r1, [sp, #8]
 8014c4e:	4680      	mov	r8, r0
 8014c50:	4648      	mov	r0, r9
 8014c52:	f000 fb51 	bl	80152f8 <_Bfree>
 8014c56:	9b08      	ldr	r3, [sp, #32]
 8014c58:	1b1b      	subs	r3, r3, r4
 8014c5a:	9308      	str	r3, [sp, #32]
 8014c5c:	f000 80b1 	beq.w	8014dc2 <_dtoa_r+0x8ea>
 8014c60:	9a08      	ldr	r2, [sp, #32]
 8014c62:	4641      	mov	r1, r8
 8014c64:	4648      	mov	r0, r9
 8014c66:	f000 fcb3 	bl	80155d0 <__pow5mult>
 8014c6a:	9002      	str	r0, [sp, #8]
 8014c6c:	2101      	movs	r1, #1
 8014c6e:	4648      	mov	r0, r9
 8014c70:	f000 fbf6 	bl	8015460 <__i2b>
 8014c74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c76:	4604      	mov	r4, r0
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	f000 81d8 	beq.w	801502e <_dtoa_r+0xb56>
 8014c7e:	461a      	mov	r2, r3
 8014c80:	4601      	mov	r1, r0
 8014c82:	4648      	mov	r0, r9
 8014c84:	f000 fca4 	bl	80155d0 <__pow5mult>
 8014c88:	9b07      	ldr	r3, [sp, #28]
 8014c8a:	2b01      	cmp	r3, #1
 8014c8c:	4604      	mov	r4, r0
 8014c8e:	f300 809f 	bgt.w	8014dd0 <_dtoa_r+0x8f8>
 8014c92:	9b04      	ldr	r3, [sp, #16]
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	f040 8097 	bne.w	8014dc8 <_dtoa_r+0x8f0>
 8014c9a:	9b05      	ldr	r3, [sp, #20]
 8014c9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	f040 8093 	bne.w	8014dcc <_dtoa_r+0x8f4>
 8014ca6:	9b05      	ldr	r3, [sp, #20]
 8014ca8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014cac:	0d1b      	lsrs	r3, r3, #20
 8014cae:	051b      	lsls	r3, r3, #20
 8014cb0:	b133      	cbz	r3, 8014cc0 <_dtoa_r+0x7e8>
 8014cb2:	9b00      	ldr	r3, [sp, #0]
 8014cb4:	3301      	adds	r3, #1
 8014cb6:	9300      	str	r3, [sp, #0]
 8014cb8:	9b06      	ldr	r3, [sp, #24]
 8014cba:	3301      	adds	r3, #1
 8014cbc:	9306      	str	r3, [sp, #24]
 8014cbe:	2301      	movs	r3, #1
 8014cc0:	9308      	str	r3, [sp, #32]
 8014cc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	f000 81b8 	beq.w	801503a <_dtoa_r+0xb62>
 8014cca:	6923      	ldr	r3, [r4, #16]
 8014ccc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014cd0:	6918      	ldr	r0, [r3, #16]
 8014cd2:	f000 fb79 	bl	80153c8 <__hi0bits>
 8014cd6:	f1c0 0020 	rsb	r0, r0, #32
 8014cda:	9b06      	ldr	r3, [sp, #24]
 8014cdc:	4418      	add	r0, r3
 8014cde:	f010 001f 	ands.w	r0, r0, #31
 8014ce2:	f000 8082 	beq.w	8014dea <_dtoa_r+0x912>
 8014ce6:	f1c0 0320 	rsb	r3, r0, #32
 8014cea:	2b04      	cmp	r3, #4
 8014cec:	dd73      	ble.n	8014dd6 <_dtoa_r+0x8fe>
 8014cee:	9b00      	ldr	r3, [sp, #0]
 8014cf0:	f1c0 001c 	rsb	r0, r0, #28
 8014cf4:	4403      	add	r3, r0
 8014cf6:	9300      	str	r3, [sp, #0]
 8014cf8:	9b06      	ldr	r3, [sp, #24]
 8014cfa:	4403      	add	r3, r0
 8014cfc:	4406      	add	r6, r0
 8014cfe:	9306      	str	r3, [sp, #24]
 8014d00:	9b00      	ldr	r3, [sp, #0]
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	dd05      	ble.n	8014d12 <_dtoa_r+0x83a>
 8014d06:	9902      	ldr	r1, [sp, #8]
 8014d08:	461a      	mov	r2, r3
 8014d0a:	4648      	mov	r0, r9
 8014d0c:	f000 fcba 	bl	8015684 <__lshift>
 8014d10:	9002      	str	r0, [sp, #8]
 8014d12:	9b06      	ldr	r3, [sp, #24]
 8014d14:	2b00      	cmp	r3, #0
 8014d16:	dd05      	ble.n	8014d24 <_dtoa_r+0x84c>
 8014d18:	4621      	mov	r1, r4
 8014d1a:	461a      	mov	r2, r3
 8014d1c:	4648      	mov	r0, r9
 8014d1e:	f000 fcb1 	bl	8015684 <__lshift>
 8014d22:	4604      	mov	r4, r0
 8014d24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d061      	beq.n	8014dee <_dtoa_r+0x916>
 8014d2a:	9802      	ldr	r0, [sp, #8]
 8014d2c:	4621      	mov	r1, r4
 8014d2e:	f000 fd15 	bl	801575c <__mcmp>
 8014d32:	2800      	cmp	r0, #0
 8014d34:	da5b      	bge.n	8014dee <_dtoa_r+0x916>
 8014d36:	2300      	movs	r3, #0
 8014d38:	9902      	ldr	r1, [sp, #8]
 8014d3a:	220a      	movs	r2, #10
 8014d3c:	4648      	mov	r0, r9
 8014d3e:	f000 fafd 	bl	801533c <__multadd>
 8014d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d44:	9002      	str	r0, [sp, #8]
 8014d46:	f107 38ff 	add.w	r8, r7, #4294967295
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	f000 8177 	beq.w	801503e <_dtoa_r+0xb66>
 8014d50:	4629      	mov	r1, r5
 8014d52:	2300      	movs	r3, #0
 8014d54:	220a      	movs	r2, #10
 8014d56:	4648      	mov	r0, r9
 8014d58:	f000 faf0 	bl	801533c <__multadd>
 8014d5c:	f1bb 0f00 	cmp.w	fp, #0
 8014d60:	4605      	mov	r5, r0
 8014d62:	dc6f      	bgt.n	8014e44 <_dtoa_r+0x96c>
 8014d64:	9b07      	ldr	r3, [sp, #28]
 8014d66:	2b02      	cmp	r3, #2
 8014d68:	dc49      	bgt.n	8014dfe <_dtoa_r+0x926>
 8014d6a:	e06b      	b.n	8014e44 <_dtoa_r+0x96c>
 8014d6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014d6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014d72:	e73c      	b.n	8014bee <_dtoa_r+0x716>
 8014d74:	3fe00000 	.word	0x3fe00000
 8014d78:	40240000 	.word	0x40240000
 8014d7c:	9b03      	ldr	r3, [sp, #12]
 8014d7e:	1e5c      	subs	r4, r3, #1
 8014d80:	9b08      	ldr	r3, [sp, #32]
 8014d82:	42a3      	cmp	r3, r4
 8014d84:	db09      	blt.n	8014d9a <_dtoa_r+0x8c2>
 8014d86:	1b1c      	subs	r4, r3, r4
 8014d88:	9b03      	ldr	r3, [sp, #12]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	f6bf af30 	bge.w	8014bf0 <_dtoa_r+0x718>
 8014d90:	9b00      	ldr	r3, [sp, #0]
 8014d92:	9a03      	ldr	r2, [sp, #12]
 8014d94:	1a9e      	subs	r6, r3, r2
 8014d96:	2300      	movs	r3, #0
 8014d98:	e72b      	b.n	8014bf2 <_dtoa_r+0x71a>
 8014d9a:	9b08      	ldr	r3, [sp, #32]
 8014d9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014d9e:	9408      	str	r4, [sp, #32]
 8014da0:	1ae3      	subs	r3, r4, r3
 8014da2:	441a      	add	r2, r3
 8014da4:	9e00      	ldr	r6, [sp, #0]
 8014da6:	9b03      	ldr	r3, [sp, #12]
 8014da8:	920d      	str	r2, [sp, #52]	@ 0x34
 8014daa:	2400      	movs	r4, #0
 8014dac:	e721      	b.n	8014bf2 <_dtoa_r+0x71a>
 8014dae:	9c08      	ldr	r4, [sp, #32]
 8014db0:	9e00      	ldr	r6, [sp, #0]
 8014db2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014db4:	e728      	b.n	8014c08 <_dtoa_r+0x730>
 8014db6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8014dba:	e751      	b.n	8014c60 <_dtoa_r+0x788>
 8014dbc:	9a08      	ldr	r2, [sp, #32]
 8014dbe:	9902      	ldr	r1, [sp, #8]
 8014dc0:	e750      	b.n	8014c64 <_dtoa_r+0x78c>
 8014dc2:	f8cd 8008 	str.w	r8, [sp, #8]
 8014dc6:	e751      	b.n	8014c6c <_dtoa_r+0x794>
 8014dc8:	2300      	movs	r3, #0
 8014dca:	e779      	b.n	8014cc0 <_dtoa_r+0x7e8>
 8014dcc:	9b04      	ldr	r3, [sp, #16]
 8014dce:	e777      	b.n	8014cc0 <_dtoa_r+0x7e8>
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	9308      	str	r3, [sp, #32]
 8014dd4:	e779      	b.n	8014cca <_dtoa_r+0x7f2>
 8014dd6:	d093      	beq.n	8014d00 <_dtoa_r+0x828>
 8014dd8:	9a00      	ldr	r2, [sp, #0]
 8014dda:	331c      	adds	r3, #28
 8014ddc:	441a      	add	r2, r3
 8014dde:	9200      	str	r2, [sp, #0]
 8014de0:	9a06      	ldr	r2, [sp, #24]
 8014de2:	441a      	add	r2, r3
 8014de4:	441e      	add	r6, r3
 8014de6:	9206      	str	r2, [sp, #24]
 8014de8:	e78a      	b.n	8014d00 <_dtoa_r+0x828>
 8014dea:	4603      	mov	r3, r0
 8014dec:	e7f4      	b.n	8014dd8 <_dtoa_r+0x900>
 8014dee:	9b03      	ldr	r3, [sp, #12]
 8014df0:	2b00      	cmp	r3, #0
 8014df2:	46b8      	mov	r8, r7
 8014df4:	dc20      	bgt.n	8014e38 <_dtoa_r+0x960>
 8014df6:	469b      	mov	fp, r3
 8014df8:	9b07      	ldr	r3, [sp, #28]
 8014dfa:	2b02      	cmp	r3, #2
 8014dfc:	dd1e      	ble.n	8014e3c <_dtoa_r+0x964>
 8014dfe:	f1bb 0f00 	cmp.w	fp, #0
 8014e02:	f47f adb1 	bne.w	8014968 <_dtoa_r+0x490>
 8014e06:	4621      	mov	r1, r4
 8014e08:	465b      	mov	r3, fp
 8014e0a:	2205      	movs	r2, #5
 8014e0c:	4648      	mov	r0, r9
 8014e0e:	f000 fa95 	bl	801533c <__multadd>
 8014e12:	4601      	mov	r1, r0
 8014e14:	4604      	mov	r4, r0
 8014e16:	9802      	ldr	r0, [sp, #8]
 8014e18:	f000 fca0 	bl	801575c <__mcmp>
 8014e1c:	2800      	cmp	r0, #0
 8014e1e:	f77f ada3 	ble.w	8014968 <_dtoa_r+0x490>
 8014e22:	4656      	mov	r6, sl
 8014e24:	2331      	movs	r3, #49	@ 0x31
 8014e26:	f806 3b01 	strb.w	r3, [r6], #1
 8014e2a:	f108 0801 	add.w	r8, r8, #1
 8014e2e:	e59f      	b.n	8014970 <_dtoa_r+0x498>
 8014e30:	9c03      	ldr	r4, [sp, #12]
 8014e32:	46b8      	mov	r8, r7
 8014e34:	4625      	mov	r5, r4
 8014e36:	e7f4      	b.n	8014e22 <_dtoa_r+0x94a>
 8014e38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8014e3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	f000 8101 	beq.w	8015046 <_dtoa_r+0xb6e>
 8014e44:	2e00      	cmp	r6, #0
 8014e46:	dd05      	ble.n	8014e54 <_dtoa_r+0x97c>
 8014e48:	4629      	mov	r1, r5
 8014e4a:	4632      	mov	r2, r6
 8014e4c:	4648      	mov	r0, r9
 8014e4e:	f000 fc19 	bl	8015684 <__lshift>
 8014e52:	4605      	mov	r5, r0
 8014e54:	9b08      	ldr	r3, [sp, #32]
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d05c      	beq.n	8014f14 <_dtoa_r+0xa3c>
 8014e5a:	6869      	ldr	r1, [r5, #4]
 8014e5c:	4648      	mov	r0, r9
 8014e5e:	f000 fa0b 	bl	8015278 <_Balloc>
 8014e62:	4606      	mov	r6, r0
 8014e64:	b928      	cbnz	r0, 8014e72 <_dtoa_r+0x99a>
 8014e66:	4b82      	ldr	r3, [pc, #520]	@ (8015070 <_dtoa_r+0xb98>)
 8014e68:	4602      	mov	r2, r0
 8014e6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014e6e:	f7ff bb4a 	b.w	8014506 <_dtoa_r+0x2e>
 8014e72:	692a      	ldr	r2, [r5, #16]
 8014e74:	3202      	adds	r2, #2
 8014e76:	0092      	lsls	r2, r2, #2
 8014e78:	f105 010c 	add.w	r1, r5, #12
 8014e7c:	300c      	adds	r0, #12
 8014e7e:	f7ff fa94 	bl	80143aa <memcpy>
 8014e82:	2201      	movs	r2, #1
 8014e84:	4631      	mov	r1, r6
 8014e86:	4648      	mov	r0, r9
 8014e88:	f000 fbfc 	bl	8015684 <__lshift>
 8014e8c:	f10a 0301 	add.w	r3, sl, #1
 8014e90:	9300      	str	r3, [sp, #0]
 8014e92:	eb0a 030b 	add.w	r3, sl, fp
 8014e96:	9308      	str	r3, [sp, #32]
 8014e98:	9b04      	ldr	r3, [sp, #16]
 8014e9a:	f003 0301 	and.w	r3, r3, #1
 8014e9e:	462f      	mov	r7, r5
 8014ea0:	9306      	str	r3, [sp, #24]
 8014ea2:	4605      	mov	r5, r0
 8014ea4:	9b00      	ldr	r3, [sp, #0]
 8014ea6:	9802      	ldr	r0, [sp, #8]
 8014ea8:	4621      	mov	r1, r4
 8014eaa:	f103 3bff 	add.w	fp, r3, #4294967295
 8014eae:	f7ff fa8a 	bl	80143c6 <quorem>
 8014eb2:	4603      	mov	r3, r0
 8014eb4:	3330      	adds	r3, #48	@ 0x30
 8014eb6:	9003      	str	r0, [sp, #12]
 8014eb8:	4639      	mov	r1, r7
 8014eba:	9802      	ldr	r0, [sp, #8]
 8014ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ebe:	f000 fc4d 	bl	801575c <__mcmp>
 8014ec2:	462a      	mov	r2, r5
 8014ec4:	9004      	str	r0, [sp, #16]
 8014ec6:	4621      	mov	r1, r4
 8014ec8:	4648      	mov	r0, r9
 8014eca:	f000 fc63 	bl	8015794 <__mdiff>
 8014ece:	68c2      	ldr	r2, [r0, #12]
 8014ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ed2:	4606      	mov	r6, r0
 8014ed4:	bb02      	cbnz	r2, 8014f18 <_dtoa_r+0xa40>
 8014ed6:	4601      	mov	r1, r0
 8014ed8:	9802      	ldr	r0, [sp, #8]
 8014eda:	f000 fc3f 	bl	801575c <__mcmp>
 8014ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ee0:	4602      	mov	r2, r0
 8014ee2:	4631      	mov	r1, r6
 8014ee4:	4648      	mov	r0, r9
 8014ee6:	920c      	str	r2, [sp, #48]	@ 0x30
 8014ee8:	9309      	str	r3, [sp, #36]	@ 0x24
 8014eea:	f000 fa05 	bl	80152f8 <_Bfree>
 8014eee:	9b07      	ldr	r3, [sp, #28]
 8014ef0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014ef2:	9e00      	ldr	r6, [sp, #0]
 8014ef4:	ea42 0103 	orr.w	r1, r2, r3
 8014ef8:	9b06      	ldr	r3, [sp, #24]
 8014efa:	4319      	orrs	r1, r3
 8014efc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014efe:	d10d      	bne.n	8014f1c <_dtoa_r+0xa44>
 8014f00:	2b39      	cmp	r3, #57	@ 0x39
 8014f02:	d027      	beq.n	8014f54 <_dtoa_r+0xa7c>
 8014f04:	9a04      	ldr	r2, [sp, #16]
 8014f06:	2a00      	cmp	r2, #0
 8014f08:	dd01      	ble.n	8014f0e <_dtoa_r+0xa36>
 8014f0a:	9b03      	ldr	r3, [sp, #12]
 8014f0c:	3331      	adds	r3, #49	@ 0x31
 8014f0e:	f88b 3000 	strb.w	r3, [fp]
 8014f12:	e52e      	b.n	8014972 <_dtoa_r+0x49a>
 8014f14:	4628      	mov	r0, r5
 8014f16:	e7b9      	b.n	8014e8c <_dtoa_r+0x9b4>
 8014f18:	2201      	movs	r2, #1
 8014f1a:	e7e2      	b.n	8014ee2 <_dtoa_r+0xa0a>
 8014f1c:	9904      	ldr	r1, [sp, #16]
 8014f1e:	2900      	cmp	r1, #0
 8014f20:	db04      	blt.n	8014f2c <_dtoa_r+0xa54>
 8014f22:	9807      	ldr	r0, [sp, #28]
 8014f24:	4301      	orrs	r1, r0
 8014f26:	9806      	ldr	r0, [sp, #24]
 8014f28:	4301      	orrs	r1, r0
 8014f2a:	d120      	bne.n	8014f6e <_dtoa_r+0xa96>
 8014f2c:	2a00      	cmp	r2, #0
 8014f2e:	ddee      	ble.n	8014f0e <_dtoa_r+0xa36>
 8014f30:	9902      	ldr	r1, [sp, #8]
 8014f32:	9300      	str	r3, [sp, #0]
 8014f34:	2201      	movs	r2, #1
 8014f36:	4648      	mov	r0, r9
 8014f38:	f000 fba4 	bl	8015684 <__lshift>
 8014f3c:	4621      	mov	r1, r4
 8014f3e:	9002      	str	r0, [sp, #8]
 8014f40:	f000 fc0c 	bl	801575c <__mcmp>
 8014f44:	2800      	cmp	r0, #0
 8014f46:	9b00      	ldr	r3, [sp, #0]
 8014f48:	dc02      	bgt.n	8014f50 <_dtoa_r+0xa78>
 8014f4a:	d1e0      	bne.n	8014f0e <_dtoa_r+0xa36>
 8014f4c:	07da      	lsls	r2, r3, #31
 8014f4e:	d5de      	bpl.n	8014f0e <_dtoa_r+0xa36>
 8014f50:	2b39      	cmp	r3, #57	@ 0x39
 8014f52:	d1da      	bne.n	8014f0a <_dtoa_r+0xa32>
 8014f54:	2339      	movs	r3, #57	@ 0x39
 8014f56:	f88b 3000 	strb.w	r3, [fp]
 8014f5a:	4633      	mov	r3, r6
 8014f5c:	461e      	mov	r6, r3
 8014f5e:	3b01      	subs	r3, #1
 8014f60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014f64:	2a39      	cmp	r2, #57	@ 0x39
 8014f66:	d04e      	beq.n	8015006 <_dtoa_r+0xb2e>
 8014f68:	3201      	adds	r2, #1
 8014f6a:	701a      	strb	r2, [r3, #0]
 8014f6c:	e501      	b.n	8014972 <_dtoa_r+0x49a>
 8014f6e:	2a00      	cmp	r2, #0
 8014f70:	dd03      	ble.n	8014f7a <_dtoa_r+0xaa2>
 8014f72:	2b39      	cmp	r3, #57	@ 0x39
 8014f74:	d0ee      	beq.n	8014f54 <_dtoa_r+0xa7c>
 8014f76:	3301      	adds	r3, #1
 8014f78:	e7c9      	b.n	8014f0e <_dtoa_r+0xa36>
 8014f7a:	9a00      	ldr	r2, [sp, #0]
 8014f7c:	9908      	ldr	r1, [sp, #32]
 8014f7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014f82:	428a      	cmp	r2, r1
 8014f84:	d028      	beq.n	8014fd8 <_dtoa_r+0xb00>
 8014f86:	9902      	ldr	r1, [sp, #8]
 8014f88:	2300      	movs	r3, #0
 8014f8a:	220a      	movs	r2, #10
 8014f8c:	4648      	mov	r0, r9
 8014f8e:	f000 f9d5 	bl	801533c <__multadd>
 8014f92:	42af      	cmp	r7, r5
 8014f94:	9002      	str	r0, [sp, #8]
 8014f96:	f04f 0300 	mov.w	r3, #0
 8014f9a:	f04f 020a 	mov.w	r2, #10
 8014f9e:	4639      	mov	r1, r7
 8014fa0:	4648      	mov	r0, r9
 8014fa2:	d107      	bne.n	8014fb4 <_dtoa_r+0xadc>
 8014fa4:	f000 f9ca 	bl	801533c <__multadd>
 8014fa8:	4607      	mov	r7, r0
 8014faa:	4605      	mov	r5, r0
 8014fac:	9b00      	ldr	r3, [sp, #0]
 8014fae:	3301      	adds	r3, #1
 8014fb0:	9300      	str	r3, [sp, #0]
 8014fb2:	e777      	b.n	8014ea4 <_dtoa_r+0x9cc>
 8014fb4:	f000 f9c2 	bl	801533c <__multadd>
 8014fb8:	4629      	mov	r1, r5
 8014fba:	4607      	mov	r7, r0
 8014fbc:	2300      	movs	r3, #0
 8014fbe:	220a      	movs	r2, #10
 8014fc0:	4648      	mov	r0, r9
 8014fc2:	f000 f9bb 	bl	801533c <__multadd>
 8014fc6:	4605      	mov	r5, r0
 8014fc8:	e7f0      	b.n	8014fac <_dtoa_r+0xad4>
 8014fca:	f1bb 0f00 	cmp.w	fp, #0
 8014fce:	bfcc      	ite	gt
 8014fd0:	465e      	movgt	r6, fp
 8014fd2:	2601      	movle	r6, #1
 8014fd4:	4456      	add	r6, sl
 8014fd6:	2700      	movs	r7, #0
 8014fd8:	9902      	ldr	r1, [sp, #8]
 8014fda:	9300      	str	r3, [sp, #0]
 8014fdc:	2201      	movs	r2, #1
 8014fde:	4648      	mov	r0, r9
 8014fe0:	f000 fb50 	bl	8015684 <__lshift>
 8014fe4:	4621      	mov	r1, r4
 8014fe6:	9002      	str	r0, [sp, #8]
 8014fe8:	f000 fbb8 	bl	801575c <__mcmp>
 8014fec:	2800      	cmp	r0, #0
 8014fee:	dcb4      	bgt.n	8014f5a <_dtoa_r+0xa82>
 8014ff0:	d102      	bne.n	8014ff8 <_dtoa_r+0xb20>
 8014ff2:	9b00      	ldr	r3, [sp, #0]
 8014ff4:	07db      	lsls	r3, r3, #31
 8014ff6:	d4b0      	bmi.n	8014f5a <_dtoa_r+0xa82>
 8014ff8:	4633      	mov	r3, r6
 8014ffa:	461e      	mov	r6, r3
 8014ffc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015000:	2a30      	cmp	r2, #48	@ 0x30
 8015002:	d0fa      	beq.n	8014ffa <_dtoa_r+0xb22>
 8015004:	e4b5      	b.n	8014972 <_dtoa_r+0x49a>
 8015006:	459a      	cmp	sl, r3
 8015008:	d1a8      	bne.n	8014f5c <_dtoa_r+0xa84>
 801500a:	2331      	movs	r3, #49	@ 0x31
 801500c:	f108 0801 	add.w	r8, r8, #1
 8015010:	f88a 3000 	strb.w	r3, [sl]
 8015014:	e4ad      	b.n	8014972 <_dtoa_r+0x49a>
 8015016:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015018:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8015074 <_dtoa_r+0xb9c>
 801501c:	b11b      	cbz	r3, 8015026 <_dtoa_r+0xb4e>
 801501e:	f10a 0308 	add.w	r3, sl, #8
 8015022:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015024:	6013      	str	r3, [r2, #0]
 8015026:	4650      	mov	r0, sl
 8015028:	b017      	add	sp, #92	@ 0x5c
 801502a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801502e:	9b07      	ldr	r3, [sp, #28]
 8015030:	2b01      	cmp	r3, #1
 8015032:	f77f ae2e 	ble.w	8014c92 <_dtoa_r+0x7ba>
 8015036:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015038:	9308      	str	r3, [sp, #32]
 801503a:	2001      	movs	r0, #1
 801503c:	e64d      	b.n	8014cda <_dtoa_r+0x802>
 801503e:	f1bb 0f00 	cmp.w	fp, #0
 8015042:	f77f aed9 	ble.w	8014df8 <_dtoa_r+0x920>
 8015046:	4656      	mov	r6, sl
 8015048:	9802      	ldr	r0, [sp, #8]
 801504a:	4621      	mov	r1, r4
 801504c:	f7ff f9bb 	bl	80143c6 <quorem>
 8015050:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8015054:	f806 3b01 	strb.w	r3, [r6], #1
 8015058:	eba6 020a 	sub.w	r2, r6, sl
 801505c:	4593      	cmp	fp, r2
 801505e:	ddb4      	ble.n	8014fca <_dtoa_r+0xaf2>
 8015060:	9902      	ldr	r1, [sp, #8]
 8015062:	2300      	movs	r3, #0
 8015064:	220a      	movs	r2, #10
 8015066:	4648      	mov	r0, r9
 8015068:	f000 f968 	bl	801533c <__multadd>
 801506c:	9002      	str	r0, [sp, #8]
 801506e:	e7eb      	b.n	8015048 <_dtoa_r+0xb70>
 8015070:	0801650c 	.word	0x0801650c
 8015074:	08016490 	.word	0x08016490

08015078 <_free_r>:
 8015078:	b538      	push	{r3, r4, r5, lr}
 801507a:	4605      	mov	r5, r0
 801507c:	2900      	cmp	r1, #0
 801507e:	d041      	beq.n	8015104 <_free_r+0x8c>
 8015080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015084:	1f0c      	subs	r4, r1, #4
 8015086:	2b00      	cmp	r3, #0
 8015088:	bfb8      	it	lt
 801508a:	18e4      	addlt	r4, r4, r3
 801508c:	f000 f8e8 	bl	8015260 <__malloc_lock>
 8015090:	4a1d      	ldr	r2, [pc, #116]	@ (8015108 <_free_r+0x90>)
 8015092:	6813      	ldr	r3, [r2, #0]
 8015094:	b933      	cbnz	r3, 80150a4 <_free_r+0x2c>
 8015096:	6063      	str	r3, [r4, #4]
 8015098:	6014      	str	r4, [r2, #0]
 801509a:	4628      	mov	r0, r5
 801509c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80150a0:	f000 b8e4 	b.w	801526c <__malloc_unlock>
 80150a4:	42a3      	cmp	r3, r4
 80150a6:	d908      	bls.n	80150ba <_free_r+0x42>
 80150a8:	6820      	ldr	r0, [r4, #0]
 80150aa:	1821      	adds	r1, r4, r0
 80150ac:	428b      	cmp	r3, r1
 80150ae:	bf01      	itttt	eq
 80150b0:	6819      	ldreq	r1, [r3, #0]
 80150b2:	685b      	ldreq	r3, [r3, #4]
 80150b4:	1809      	addeq	r1, r1, r0
 80150b6:	6021      	streq	r1, [r4, #0]
 80150b8:	e7ed      	b.n	8015096 <_free_r+0x1e>
 80150ba:	461a      	mov	r2, r3
 80150bc:	685b      	ldr	r3, [r3, #4]
 80150be:	b10b      	cbz	r3, 80150c4 <_free_r+0x4c>
 80150c0:	42a3      	cmp	r3, r4
 80150c2:	d9fa      	bls.n	80150ba <_free_r+0x42>
 80150c4:	6811      	ldr	r1, [r2, #0]
 80150c6:	1850      	adds	r0, r2, r1
 80150c8:	42a0      	cmp	r0, r4
 80150ca:	d10b      	bne.n	80150e4 <_free_r+0x6c>
 80150cc:	6820      	ldr	r0, [r4, #0]
 80150ce:	4401      	add	r1, r0
 80150d0:	1850      	adds	r0, r2, r1
 80150d2:	4283      	cmp	r3, r0
 80150d4:	6011      	str	r1, [r2, #0]
 80150d6:	d1e0      	bne.n	801509a <_free_r+0x22>
 80150d8:	6818      	ldr	r0, [r3, #0]
 80150da:	685b      	ldr	r3, [r3, #4]
 80150dc:	6053      	str	r3, [r2, #4]
 80150de:	4408      	add	r0, r1
 80150e0:	6010      	str	r0, [r2, #0]
 80150e2:	e7da      	b.n	801509a <_free_r+0x22>
 80150e4:	d902      	bls.n	80150ec <_free_r+0x74>
 80150e6:	230c      	movs	r3, #12
 80150e8:	602b      	str	r3, [r5, #0]
 80150ea:	e7d6      	b.n	801509a <_free_r+0x22>
 80150ec:	6820      	ldr	r0, [r4, #0]
 80150ee:	1821      	adds	r1, r4, r0
 80150f0:	428b      	cmp	r3, r1
 80150f2:	bf04      	itt	eq
 80150f4:	6819      	ldreq	r1, [r3, #0]
 80150f6:	685b      	ldreq	r3, [r3, #4]
 80150f8:	6063      	str	r3, [r4, #4]
 80150fa:	bf04      	itt	eq
 80150fc:	1809      	addeq	r1, r1, r0
 80150fe:	6021      	streq	r1, [r4, #0]
 8015100:	6054      	str	r4, [r2, #4]
 8015102:	e7ca      	b.n	801509a <_free_r+0x22>
 8015104:	bd38      	pop	{r3, r4, r5, pc}
 8015106:	bf00      	nop
 8015108:	20001398 	.word	0x20001398

0801510c <malloc>:
 801510c:	4b02      	ldr	r3, [pc, #8]	@ (8015118 <malloc+0xc>)
 801510e:	4601      	mov	r1, r0
 8015110:	6818      	ldr	r0, [r3, #0]
 8015112:	f000 b825 	b.w	8015160 <_malloc_r>
 8015116:	bf00      	nop
 8015118:	20000138 	.word	0x20000138

0801511c <sbrk_aligned>:
 801511c:	b570      	push	{r4, r5, r6, lr}
 801511e:	4e0f      	ldr	r6, [pc, #60]	@ (801515c <sbrk_aligned+0x40>)
 8015120:	460c      	mov	r4, r1
 8015122:	6831      	ldr	r1, [r6, #0]
 8015124:	4605      	mov	r5, r0
 8015126:	b911      	cbnz	r1, 801512e <sbrk_aligned+0x12>
 8015128:	f000 fea2 	bl	8015e70 <_sbrk_r>
 801512c:	6030      	str	r0, [r6, #0]
 801512e:	4621      	mov	r1, r4
 8015130:	4628      	mov	r0, r5
 8015132:	f000 fe9d 	bl	8015e70 <_sbrk_r>
 8015136:	1c43      	adds	r3, r0, #1
 8015138:	d103      	bne.n	8015142 <sbrk_aligned+0x26>
 801513a:	f04f 34ff 	mov.w	r4, #4294967295
 801513e:	4620      	mov	r0, r4
 8015140:	bd70      	pop	{r4, r5, r6, pc}
 8015142:	1cc4      	adds	r4, r0, #3
 8015144:	f024 0403 	bic.w	r4, r4, #3
 8015148:	42a0      	cmp	r0, r4
 801514a:	d0f8      	beq.n	801513e <sbrk_aligned+0x22>
 801514c:	1a21      	subs	r1, r4, r0
 801514e:	4628      	mov	r0, r5
 8015150:	f000 fe8e 	bl	8015e70 <_sbrk_r>
 8015154:	3001      	adds	r0, #1
 8015156:	d1f2      	bne.n	801513e <sbrk_aligned+0x22>
 8015158:	e7ef      	b.n	801513a <sbrk_aligned+0x1e>
 801515a:	bf00      	nop
 801515c:	20001394 	.word	0x20001394

08015160 <_malloc_r>:
 8015160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015164:	1ccd      	adds	r5, r1, #3
 8015166:	f025 0503 	bic.w	r5, r5, #3
 801516a:	3508      	adds	r5, #8
 801516c:	2d0c      	cmp	r5, #12
 801516e:	bf38      	it	cc
 8015170:	250c      	movcc	r5, #12
 8015172:	2d00      	cmp	r5, #0
 8015174:	4606      	mov	r6, r0
 8015176:	db01      	blt.n	801517c <_malloc_r+0x1c>
 8015178:	42a9      	cmp	r1, r5
 801517a:	d904      	bls.n	8015186 <_malloc_r+0x26>
 801517c:	230c      	movs	r3, #12
 801517e:	6033      	str	r3, [r6, #0]
 8015180:	2000      	movs	r0, #0
 8015182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015186:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801525c <_malloc_r+0xfc>
 801518a:	f000 f869 	bl	8015260 <__malloc_lock>
 801518e:	f8d8 3000 	ldr.w	r3, [r8]
 8015192:	461c      	mov	r4, r3
 8015194:	bb44      	cbnz	r4, 80151e8 <_malloc_r+0x88>
 8015196:	4629      	mov	r1, r5
 8015198:	4630      	mov	r0, r6
 801519a:	f7ff ffbf 	bl	801511c <sbrk_aligned>
 801519e:	1c43      	adds	r3, r0, #1
 80151a0:	4604      	mov	r4, r0
 80151a2:	d158      	bne.n	8015256 <_malloc_r+0xf6>
 80151a4:	f8d8 4000 	ldr.w	r4, [r8]
 80151a8:	4627      	mov	r7, r4
 80151aa:	2f00      	cmp	r7, #0
 80151ac:	d143      	bne.n	8015236 <_malloc_r+0xd6>
 80151ae:	2c00      	cmp	r4, #0
 80151b0:	d04b      	beq.n	801524a <_malloc_r+0xea>
 80151b2:	6823      	ldr	r3, [r4, #0]
 80151b4:	4639      	mov	r1, r7
 80151b6:	4630      	mov	r0, r6
 80151b8:	eb04 0903 	add.w	r9, r4, r3
 80151bc:	f000 fe58 	bl	8015e70 <_sbrk_r>
 80151c0:	4581      	cmp	r9, r0
 80151c2:	d142      	bne.n	801524a <_malloc_r+0xea>
 80151c4:	6821      	ldr	r1, [r4, #0]
 80151c6:	1a6d      	subs	r5, r5, r1
 80151c8:	4629      	mov	r1, r5
 80151ca:	4630      	mov	r0, r6
 80151cc:	f7ff ffa6 	bl	801511c <sbrk_aligned>
 80151d0:	3001      	adds	r0, #1
 80151d2:	d03a      	beq.n	801524a <_malloc_r+0xea>
 80151d4:	6823      	ldr	r3, [r4, #0]
 80151d6:	442b      	add	r3, r5
 80151d8:	6023      	str	r3, [r4, #0]
 80151da:	f8d8 3000 	ldr.w	r3, [r8]
 80151de:	685a      	ldr	r2, [r3, #4]
 80151e0:	bb62      	cbnz	r2, 801523c <_malloc_r+0xdc>
 80151e2:	f8c8 7000 	str.w	r7, [r8]
 80151e6:	e00f      	b.n	8015208 <_malloc_r+0xa8>
 80151e8:	6822      	ldr	r2, [r4, #0]
 80151ea:	1b52      	subs	r2, r2, r5
 80151ec:	d420      	bmi.n	8015230 <_malloc_r+0xd0>
 80151ee:	2a0b      	cmp	r2, #11
 80151f0:	d917      	bls.n	8015222 <_malloc_r+0xc2>
 80151f2:	1961      	adds	r1, r4, r5
 80151f4:	42a3      	cmp	r3, r4
 80151f6:	6025      	str	r5, [r4, #0]
 80151f8:	bf18      	it	ne
 80151fa:	6059      	strne	r1, [r3, #4]
 80151fc:	6863      	ldr	r3, [r4, #4]
 80151fe:	bf08      	it	eq
 8015200:	f8c8 1000 	streq.w	r1, [r8]
 8015204:	5162      	str	r2, [r4, r5]
 8015206:	604b      	str	r3, [r1, #4]
 8015208:	4630      	mov	r0, r6
 801520a:	f000 f82f 	bl	801526c <__malloc_unlock>
 801520e:	f104 000b 	add.w	r0, r4, #11
 8015212:	1d23      	adds	r3, r4, #4
 8015214:	f020 0007 	bic.w	r0, r0, #7
 8015218:	1ac2      	subs	r2, r0, r3
 801521a:	bf1c      	itt	ne
 801521c:	1a1b      	subne	r3, r3, r0
 801521e:	50a3      	strne	r3, [r4, r2]
 8015220:	e7af      	b.n	8015182 <_malloc_r+0x22>
 8015222:	6862      	ldr	r2, [r4, #4]
 8015224:	42a3      	cmp	r3, r4
 8015226:	bf0c      	ite	eq
 8015228:	f8c8 2000 	streq.w	r2, [r8]
 801522c:	605a      	strne	r2, [r3, #4]
 801522e:	e7eb      	b.n	8015208 <_malloc_r+0xa8>
 8015230:	4623      	mov	r3, r4
 8015232:	6864      	ldr	r4, [r4, #4]
 8015234:	e7ae      	b.n	8015194 <_malloc_r+0x34>
 8015236:	463c      	mov	r4, r7
 8015238:	687f      	ldr	r7, [r7, #4]
 801523a:	e7b6      	b.n	80151aa <_malloc_r+0x4a>
 801523c:	461a      	mov	r2, r3
 801523e:	685b      	ldr	r3, [r3, #4]
 8015240:	42a3      	cmp	r3, r4
 8015242:	d1fb      	bne.n	801523c <_malloc_r+0xdc>
 8015244:	2300      	movs	r3, #0
 8015246:	6053      	str	r3, [r2, #4]
 8015248:	e7de      	b.n	8015208 <_malloc_r+0xa8>
 801524a:	230c      	movs	r3, #12
 801524c:	6033      	str	r3, [r6, #0]
 801524e:	4630      	mov	r0, r6
 8015250:	f000 f80c 	bl	801526c <__malloc_unlock>
 8015254:	e794      	b.n	8015180 <_malloc_r+0x20>
 8015256:	6005      	str	r5, [r0, #0]
 8015258:	e7d6      	b.n	8015208 <_malloc_r+0xa8>
 801525a:	bf00      	nop
 801525c:	20001398 	.word	0x20001398

08015260 <__malloc_lock>:
 8015260:	4801      	ldr	r0, [pc, #4]	@ (8015268 <__malloc_lock+0x8>)
 8015262:	f7ff b8a0 	b.w	80143a6 <__retarget_lock_acquire_recursive>
 8015266:	bf00      	nop
 8015268:	20001390 	.word	0x20001390

0801526c <__malloc_unlock>:
 801526c:	4801      	ldr	r0, [pc, #4]	@ (8015274 <__malloc_unlock+0x8>)
 801526e:	f7ff b89b 	b.w	80143a8 <__retarget_lock_release_recursive>
 8015272:	bf00      	nop
 8015274:	20001390 	.word	0x20001390

08015278 <_Balloc>:
 8015278:	b570      	push	{r4, r5, r6, lr}
 801527a:	69c6      	ldr	r6, [r0, #28]
 801527c:	4604      	mov	r4, r0
 801527e:	460d      	mov	r5, r1
 8015280:	b976      	cbnz	r6, 80152a0 <_Balloc+0x28>
 8015282:	2010      	movs	r0, #16
 8015284:	f7ff ff42 	bl	801510c <malloc>
 8015288:	4602      	mov	r2, r0
 801528a:	61e0      	str	r0, [r4, #28]
 801528c:	b920      	cbnz	r0, 8015298 <_Balloc+0x20>
 801528e:	4b18      	ldr	r3, [pc, #96]	@ (80152f0 <_Balloc+0x78>)
 8015290:	4818      	ldr	r0, [pc, #96]	@ (80152f4 <_Balloc+0x7c>)
 8015292:	216b      	movs	r1, #107	@ 0x6b
 8015294:	f000 fdfc 	bl	8015e90 <__assert_func>
 8015298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801529c:	6006      	str	r6, [r0, #0]
 801529e:	60c6      	str	r6, [r0, #12]
 80152a0:	69e6      	ldr	r6, [r4, #28]
 80152a2:	68f3      	ldr	r3, [r6, #12]
 80152a4:	b183      	cbz	r3, 80152c8 <_Balloc+0x50>
 80152a6:	69e3      	ldr	r3, [r4, #28]
 80152a8:	68db      	ldr	r3, [r3, #12]
 80152aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80152ae:	b9b8      	cbnz	r0, 80152e0 <_Balloc+0x68>
 80152b0:	2101      	movs	r1, #1
 80152b2:	fa01 f605 	lsl.w	r6, r1, r5
 80152b6:	1d72      	adds	r2, r6, #5
 80152b8:	0092      	lsls	r2, r2, #2
 80152ba:	4620      	mov	r0, r4
 80152bc:	f000 fe06 	bl	8015ecc <_calloc_r>
 80152c0:	b160      	cbz	r0, 80152dc <_Balloc+0x64>
 80152c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80152c6:	e00e      	b.n	80152e6 <_Balloc+0x6e>
 80152c8:	2221      	movs	r2, #33	@ 0x21
 80152ca:	2104      	movs	r1, #4
 80152cc:	4620      	mov	r0, r4
 80152ce:	f000 fdfd 	bl	8015ecc <_calloc_r>
 80152d2:	69e3      	ldr	r3, [r4, #28]
 80152d4:	60f0      	str	r0, [r6, #12]
 80152d6:	68db      	ldr	r3, [r3, #12]
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d1e4      	bne.n	80152a6 <_Balloc+0x2e>
 80152dc:	2000      	movs	r0, #0
 80152de:	bd70      	pop	{r4, r5, r6, pc}
 80152e0:	6802      	ldr	r2, [r0, #0]
 80152e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80152e6:	2300      	movs	r3, #0
 80152e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80152ec:	e7f7      	b.n	80152de <_Balloc+0x66>
 80152ee:	bf00      	nop
 80152f0:	0801649d 	.word	0x0801649d
 80152f4:	0801651d 	.word	0x0801651d

080152f8 <_Bfree>:
 80152f8:	b570      	push	{r4, r5, r6, lr}
 80152fa:	69c6      	ldr	r6, [r0, #28]
 80152fc:	4605      	mov	r5, r0
 80152fe:	460c      	mov	r4, r1
 8015300:	b976      	cbnz	r6, 8015320 <_Bfree+0x28>
 8015302:	2010      	movs	r0, #16
 8015304:	f7ff ff02 	bl	801510c <malloc>
 8015308:	4602      	mov	r2, r0
 801530a:	61e8      	str	r0, [r5, #28]
 801530c:	b920      	cbnz	r0, 8015318 <_Bfree+0x20>
 801530e:	4b09      	ldr	r3, [pc, #36]	@ (8015334 <_Bfree+0x3c>)
 8015310:	4809      	ldr	r0, [pc, #36]	@ (8015338 <_Bfree+0x40>)
 8015312:	218f      	movs	r1, #143	@ 0x8f
 8015314:	f000 fdbc 	bl	8015e90 <__assert_func>
 8015318:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801531c:	6006      	str	r6, [r0, #0]
 801531e:	60c6      	str	r6, [r0, #12]
 8015320:	b13c      	cbz	r4, 8015332 <_Bfree+0x3a>
 8015322:	69eb      	ldr	r3, [r5, #28]
 8015324:	6862      	ldr	r2, [r4, #4]
 8015326:	68db      	ldr	r3, [r3, #12]
 8015328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801532c:	6021      	str	r1, [r4, #0]
 801532e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015332:	bd70      	pop	{r4, r5, r6, pc}
 8015334:	0801649d 	.word	0x0801649d
 8015338:	0801651d 	.word	0x0801651d

0801533c <__multadd>:
 801533c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015340:	690d      	ldr	r5, [r1, #16]
 8015342:	4607      	mov	r7, r0
 8015344:	460c      	mov	r4, r1
 8015346:	461e      	mov	r6, r3
 8015348:	f101 0c14 	add.w	ip, r1, #20
 801534c:	2000      	movs	r0, #0
 801534e:	f8dc 3000 	ldr.w	r3, [ip]
 8015352:	b299      	uxth	r1, r3
 8015354:	fb02 6101 	mla	r1, r2, r1, r6
 8015358:	0c1e      	lsrs	r6, r3, #16
 801535a:	0c0b      	lsrs	r3, r1, #16
 801535c:	fb02 3306 	mla	r3, r2, r6, r3
 8015360:	b289      	uxth	r1, r1
 8015362:	3001      	adds	r0, #1
 8015364:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015368:	4285      	cmp	r5, r0
 801536a:	f84c 1b04 	str.w	r1, [ip], #4
 801536e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015372:	dcec      	bgt.n	801534e <__multadd+0x12>
 8015374:	b30e      	cbz	r6, 80153ba <__multadd+0x7e>
 8015376:	68a3      	ldr	r3, [r4, #8]
 8015378:	42ab      	cmp	r3, r5
 801537a:	dc19      	bgt.n	80153b0 <__multadd+0x74>
 801537c:	6861      	ldr	r1, [r4, #4]
 801537e:	4638      	mov	r0, r7
 8015380:	3101      	adds	r1, #1
 8015382:	f7ff ff79 	bl	8015278 <_Balloc>
 8015386:	4680      	mov	r8, r0
 8015388:	b928      	cbnz	r0, 8015396 <__multadd+0x5a>
 801538a:	4602      	mov	r2, r0
 801538c:	4b0c      	ldr	r3, [pc, #48]	@ (80153c0 <__multadd+0x84>)
 801538e:	480d      	ldr	r0, [pc, #52]	@ (80153c4 <__multadd+0x88>)
 8015390:	21ba      	movs	r1, #186	@ 0xba
 8015392:	f000 fd7d 	bl	8015e90 <__assert_func>
 8015396:	6922      	ldr	r2, [r4, #16]
 8015398:	3202      	adds	r2, #2
 801539a:	f104 010c 	add.w	r1, r4, #12
 801539e:	0092      	lsls	r2, r2, #2
 80153a0:	300c      	adds	r0, #12
 80153a2:	f7ff f802 	bl	80143aa <memcpy>
 80153a6:	4621      	mov	r1, r4
 80153a8:	4638      	mov	r0, r7
 80153aa:	f7ff ffa5 	bl	80152f8 <_Bfree>
 80153ae:	4644      	mov	r4, r8
 80153b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80153b4:	3501      	adds	r5, #1
 80153b6:	615e      	str	r6, [r3, #20]
 80153b8:	6125      	str	r5, [r4, #16]
 80153ba:	4620      	mov	r0, r4
 80153bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153c0:	0801650c 	.word	0x0801650c
 80153c4:	0801651d 	.word	0x0801651d

080153c8 <__hi0bits>:
 80153c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80153cc:	4603      	mov	r3, r0
 80153ce:	bf36      	itet	cc
 80153d0:	0403      	lslcc	r3, r0, #16
 80153d2:	2000      	movcs	r0, #0
 80153d4:	2010      	movcc	r0, #16
 80153d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80153da:	bf3c      	itt	cc
 80153dc:	021b      	lslcc	r3, r3, #8
 80153de:	3008      	addcc	r0, #8
 80153e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80153e4:	bf3c      	itt	cc
 80153e6:	011b      	lslcc	r3, r3, #4
 80153e8:	3004      	addcc	r0, #4
 80153ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80153ee:	bf3c      	itt	cc
 80153f0:	009b      	lslcc	r3, r3, #2
 80153f2:	3002      	addcc	r0, #2
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	db05      	blt.n	8015404 <__hi0bits+0x3c>
 80153f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80153fc:	f100 0001 	add.w	r0, r0, #1
 8015400:	bf08      	it	eq
 8015402:	2020      	moveq	r0, #32
 8015404:	4770      	bx	lr

08015406 <__lo0bits>:
 8015406:	6803      	ldr	r3, [r0, #0]
 8015408:	4602      	mov	r2, r0
 801540a:	f013 0007 	ands.w	r0, r3, #7
 801540e:	d00b      	beq.n	8015428 <__lo0bits+0x22>
 8015410:	07d9      	lsls	r1, r3, #31
 8015412:	d421      	bmi.n	8015458 <__lo0bits+0x52>
 8015414:	0798      	lsls	r0, r3, #30
 8015416:	bf49      	itett	mi
 8015418:	085b      	lsrmi	r3, r3, #1
 801541a:	089b      	lsrpl	r3, r3, #2
 801541c:	2001      	movmi	r0, #1
 801541e:	6013      	strmi	r3, [r2, #0]
 8015420:	bf5c      	itt	pl
 8015422:	6013      	strpl	r3, [r2, #0]
 8015424:	2002      	movpl	r0, #2
 8015426:	4770      	bx	lr
 8015428:	b299      	uxth	r1, r3
 801542a:	b909      	cbnz	r1, 8015430 <__lo0bits+0x2a>
 801542c:	0c1b      	lsrs	r3, r3, #16
 801542e:	2010      	movs	r0, #16
 8015430:	b2d9      	uxtb	r1, r3
 8015432:	b909      	cbnz	r1, 8015438 <__lo0bits+0x32>
 8015434:	3008      	adds	r0, #8
 8015436:	0a1b      	lsrs	r3, r3, #8
 8015438:	0719      	lsls	r1, r3, #28
 801543a:	bf04      	itt	eq
 801543c:	091b      	lsreq	r3, r3, #4
 801543e:	3004      	addeq	r0, #4
 8015440:	0799      	lsls	r1, r3, #30
 8015442:	bf04      	itt	eq
 8015444:	089b      	lsreq	r3, r3, #2
 8015446:	3002      	addeq	r0, #2
 8015448:	07d9      	lsls	r1, r3, #31
 801544a:	d403      	bmi.n	8015454 <__lo0bits+0x4e>
 801544c:	085b      	lsrs	r3, r3, #1
 801544e:	f100 0001 	add.w	r0, r0, #1
 8015452:	d003      	beq.n	801545c <__lo0bits+0x56>
 8015454:	6013      	str	r3, [r2, #0]
 8015456:	4770      	bx	lr
 8015458:	2000      	movs	r0, #0
 801545a:	4770      	bx	lr
 801545c:	2020      	movs	r0, #32
 801545e:	4770      	bx	lr

08015460 <__i2b>:
 8015460:	b510      	push	{r4, lr}
 8015462:	460c      	mov	r4, r1
 8015464:	2101      	movs	r1, #1
 8015466:	f7ff ff07 	bl	8015278 <_Balloc>
 801546a:	4602      	mov	r2, r0
 801546c:	b928      	cbnz	r0, 801547a <__i2b+0x1a>
 801546e:	4b05      	ldr	r3, [pc, #20]	@ (8015484 <__i2b+0x24>)
 8015470:	4805      	ldr	r0, [pc, #20]	@ (8015488 <__i2b+0x28>)
 8015472:	f240 1145 	movw	r1, #325	@ 0x145
 8015476:	f000 fd0b 	bl	8015e90 <__assert_func>
 801547a:	2301      	movs	r3, #1
 801547c:	6144      	str	r4, [r0, #20]
 801547e:	6103      	str	r3, [r0, #16]
 8015480:	bd10      	pop	{r4, pc}
 8015482:	bf00      	nop
 8015484:	0801650c 	.word	0x0801650c
 8015488:	0801651d 	.word	0x0801651d

0801548c <__multiply>:
 801548c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015490:	4617      	mov	r7, r2
 8015492:	690a      	ldr	r2, [r1, #16]
 8015494:	693b      	ldr	r3, [r7, #16]
 8015496:	429a      	cmp	r2, r3
 8015498:	bfa8      	it	ge
 801549a:	463b      	movge	r3, r7
 801549c:	4689      	mov	r9, r1
 801549e:	bfa4      	itt	ge
 80154a0:	460f      	movge	r7, r1
 80154a2:	4699      	movge	r9, r3
 80154a4:	693d      	ldr	r5, [r7, #16]
 80154a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80154aa:	68bb      	ldr	r3, [r7, #8]
 80154ac:	6879      	ldr	r1, [r7, #4]
 80154ae:	eb05 060a 	add.w	r6, r5, sl
 80154b2:	42b3      	cmp	r3, r6
 80154b4:	b085      	sub	sp, #20
 80154b6:	bfb8      	it	lt
 80154b8:	3101      	addlt	r1, #1
 80154ba:	f7ff fedd 	bl	8015278 <_Balloc>
 80154be:	b930      	cbnz	r0, 80154ce <__multiply+0x42>
 80154c0:	4602      	mov	r2, r0
 80154c2:	4b41      	ldr	r3, [pc, #260]	@ (80155c8 <__multiply+0x13c>)
 80154c4:	4841      	ldr	r0, [pc, #260]	@ (80155cc <__multiply+0x140>)
 80154c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80154ca:	f000 fce1 	bl	8015e90 <__assert_func>
 80154ce:	f100 0414 	add.w	r4, r0, #20
 80154d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80154d6:	4623      	mov	r3, r4
 80154d8:	2200      	movs	r2, #0
 80154da:	4573      	cmp	r3, lr
 80154dc:	d320      	bcc.n	8015520 <__multiply+0x94>
 80154de:	f107 0814 	add.w	r8, r7, #20
 80154e2:	f109 0114 	add.w	r1, r9, #20
 80154e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80154ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80154ee:	9302      	str	r3, [sp, #8]
 80154f0:	1beb      	subs	r3, r5, r7
 80154f2:	3b15      	subs	r3, #21
 80154f4:	f023 0303 	bic.w	r3, r3, #3
 80154f8:	3304      	adds	r3, #4
 80154fa:	3715      	adds	r7, #21
 80154fc:	42bd      	cmp	r5, r7
 80154fe:	bf38      	it	cc
 8015500:	2304      	movcc	r3, #4
 8015502:	9301      	str	r3, [sp, #4]
 8015504:	9b02      	ldr	r3, [sp, #8]
 8015506:	9103      	str	r1, [sp, #12]
 8015508:	428b      	cmp	r3, r1
 801550a:	d80c      	bhi.n	8015526 <__multiply+0x9a>
 801550c:	2e00      	cmp	r6, #0
 801550e:	dd03      	ble.n	8015518 <__multiply+0x8c>
 8015510:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015514:	2b00      	cmp	r3, #0
 8015516:	d055      	beq.n	80155c4 <__multiply+0x138>
 8015518:	6106      	str	r6, [r0, #16]
 801551a:	b005      	add	sp, #20
 801551c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015520:	f843 2b04 	str.w	r2, [r3], #4
 8015524:	e7d9      	b.n	80154da <__multiply+0x4e>
 8015526:	f8b1 a000 	ldrh.w	sl, [r1]
 801552a:	f1ba 0f00 	cmp.w	sl, #0
 801552e:	d01f      	beq.n	8015570 <__multiply+0xe4>
 8015530:	46c4      	mov	ip, r8
 8015532:	46a1      	mov	r9, r4
 8015534:	2700      	movs	r7, #0
 8015536:	f85c 2b04 	ldr.w	r2, [ip], #4
 801553a:	f8d9 3000 	ldr.w	r3, [r9]
 801553e:	fa1f fb82 	uxth.w	fp, r2
 8015542:	b29b      	uxth	r3, r3
 8015544:	fb0a 330b 	mla	r3, sl, fp, r3
 8015548:	443b      	add	r3, r7
 801554a:	f8d9 7000 	ldr.w	r7, [r9]
 801554e:	0c12      	lsrs	r2, r2, #16
 8015550:	0c3f      	lsrs	r7, r7, #16
 8015552:	fb0a 7202 	mla	r2, sl, r2, r7
 8015556:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801555a:	b29b      	uxth	r3, r3
 801555c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015560:	4565      	cmp	r5, ip
 8015562:	f849 3b04 	str.w	r3, [r9], #4
 8015566:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801556a:	d8e4      	bhi.n	8015536 <__multiply+0xaa>
 801556c:	9b01      	ldr	r3, [sp, #4]
 801556e:	50e7      	str	r7, [r4, r3]
 8015570:	9b03      	ldr	r3, [sp, #12]
 8015572:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015576:	3104      	adds	r1, #4
 8015578:	f1b9 0f00 	cmp.w	r9, #0
 801557c:	d020      	beq.n	80155c0 <__multiply+0x134>
 801557e:	6823      	ldr	r3, [r4, #0]
 8015580:	4647      	mov	r7, r8
 8015582:	46a4      	mov	ip, r4
 8015584:	f04f 0a00 	mov.w	sl, #0
 8015588:	f8b7 b000 	ldrh.w	fp, [r7]
 801558c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015590:	fb09 220b 	mla	r2, r9, fp, r2
 8015594:	4452      	add	r2, sl
 8015596:	b29b      	uxth	r3, r3
 8015598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801559c:	f84c 3b04 	str.w	r3, [ip], #4
 80155a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80155a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80155a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80155ac:	fb09 330a 	mla	r3, r9, sl, r3
 80155b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80155b4:	42bd      	cmp	r5, r7
 80155b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80155ba:	d8e5      	bhi.n	8015588 <__multiply+0xfc>
 80155bc:	9a01      	ldr	r2, [sp, #4]
 80155be:	50a3      	str	r3, [r4, r2]
 80155c0:	3404      	adds	r4, #4
 80155c2:	e79f      	b.n	8015504 <__multiply+0x78>
 80155c4:	3e01      	subs	r6, #1
 80155c6:	e7a1      	b.n	801550c <__multiply+0x80>
 80155c8:	0801650c 	.word	0x0801650c
 80155cc:	0801651d 	.word	0x0801651d

080155d0 <__pow5mult>:
 80155d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80155d4:	4615      	mov	r5, r2
 80155d6:	f012 0203 	ands.w	r2, r2, #3
 80155da:	4607      	mov	r7, r0
 80155dc:	460e      	mov	r6, r1
 80155de:	d007      	beq.n	80155f0 <__pow5mult+0x20>
 80155e0:	4c25      	ldr	r4, [pc, #148]	@ (8015678 <__pow5mult+0xa8>)
 80155e2:	3a01      	subs	r2, #1
 80155e4:	2300      	movs	r3, #0
 80155e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80155ea:	f7ff fea7 	bl	801533c <__multadd>
 80155ee:	4606      	mov	r6, r0
 80155f0:	10ad      	asrs	r5, r5, #2
 80155f2:	d03d      	beq.n	8015670 <__pow5mult+0xa0>
 80155f4:	69fc      	ldr	r4, [r7, #28]
 80155f6:	b97c      	cbnz	r4, 8015618 <__pow5mult+0x48>
 80155f8:	2010      	movs	r0, #16
 80155fa:	f7ff fd87 	bl	801510c <malloc>
 80155fe:	4602      	mov	r2, r0
 8015600:	61f8      	str	r0, [r7, #28]
 8015602:	b928      	cbnz	r0, 8015610 <__pow5mult+0x40>
 8015604:	4b1d      	ldr	r3, [pc, #116]	@ (801567c <__pow5mult+0xac>)
 8015606:	481e      	ldr	r0, [pc, #120]	@ (8015680 <__pow5mult+0xb0>)
 8015608:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801560c:	f000 fc40 	bl	8015e90 <__assert_func>
 8015610:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015614:	6004      	str	r4, [r0, #0]
 8015616:	60c4      	str	r4, [r0, #12]
 8015618:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801561c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015620:	b94c      	cbnz	r4, 8015636 <__pow5mult+0x66>
 8015622:	f240 2171 	movw	r1, #625	@ 0x271
 8015626:	4638      	mov	r0, r7
 8015628:	f7ff ff1a 	bl	8015460 <__i2b>
 801562c:	2300      	movs	r3, #0
 801562e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015632:	4604      	mov	r4, r0
 8015634:	6003      	str	r3, [r0, #0]
 8015636:	f04f 0900 	mov.w	r9, #0
 801563a:	07eb      	lsls	r3, r5, #31
 801563c:	d50a      	bpl.n	8015654 <__pow5mult+0x84>
 801563e:	4631      	mov	r1, r6
 8015640:	4622      	mov	r2, r4
 8015642:	4638      	mov	r0, r7
 8015644:	f7ff ff22 	bl	801548c <__multiply>
 8015648:	4631      	mov	r1, r6
 801564a:	4680      	mov	r8, r0
 801564c:	4638      	mov	r0, r7
 801564e:	f7ff fe53 	bl	80152f8 <_Bfree>
 8015652:	4646      	mov	r6, r8
 8015654:	106d      	asrs	r5, r5, #1
 8015656:	d00b      	beq.n	8015670 <__pow5mult+0xa0>
 8015658:	6820      	ldr	r0, [r4, #0]
 801565a:	b938      	cbnz	r0, 801566c <__pow5mult+0x9c>
 801565c:	4622      	mov	r2, r4
 801565e:	4621      	mov	r1, r4
 8015660:	4638      	mov	r0, r7
 8015662:	f7ff ff13 	bl	801548c <__multiply>
 8015666:	6020      	str	r0, [r4, #0]
 8015668:	f8c0 9000 	str.w	r9, [r0]
 801566c:	4604      	mov	r4, r0
 801566e:	e7e4      	b.n	801563a <__pow5mult+0x6a>
 8015670:	4630      	mov	r0, r6
 8015672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015676:	bf00      	nop
 8015678:	080165d0 	.word	0x080165d0
 801567c:	0801649d 	.word	0x0801649d
 8015680:	0801651d 	.word	0x0801651d

08015684 <__lshift>:
 8015684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015688:	460c      	mov	r4, r1
 801568a:	6849      	ldr	r1, [r1, #4]
 801568c:	6923      	ldr	r3, [r4, #16]
 801568e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015692:	68a3      	ldr	r3, [r4, #8]
 8015694:	4607      	mov	r7, r0
 8015696:	4691      	mov	r9, r2
 8015698:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801569c:	f108 0601 	add.w	r6, r8, #1
 80156a0:	42b3      	cmp	r3, r6
 80156a2:	db0b      	blt.n	80156bc <__lshift+0x38>
 80156a4:	4638      	mov	r0, r7
 80156a6:	f7ff fde7 	bl	8015278 <_Balloc>
 80156aa:	4605      	mov	r5, r0
 80156ac:	b948      	cbnz	r0, 80156c2 <__lshift+0x3e>
 80156ae:	4602      	mov	r2, r0
 80156b0:	4b28      	ldr	r3, [pc, #160]	@ (8015754 <__lshift+0xd0>)
 80156b2:	4829      	ldr	r0, [pc, #164]	@ (8015758 <__lshift+0xd4>)
 80156b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80156b8:	f000 fbea 	bl	8015e90 <__assert_func>
 80156bc:	3101      	adds	r1, #1
 80156be:	005b      	lsls	r3, r3, #1
 80156c0:	e7ee      	b.n	80156a0 <__lshift+0x1c>
 80156c2:	2300      	movs	r3, #0
 80156c4:	f100 0114 	add.w	r1, r0, #20
 80156c8:	f100 0210 	add.w	r2, r0, #16
 80156cc:	4618      	mov	r0, r3
 80156ce:	4553      	cmp	r3, sl
 80156d0:	db33      	blt.n	801573a <__lshift+0xb6>
 80156d2:	6920      	ldr	r0, [r4, #16]
 80156d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80156d8:	f104 0314 	add.w	r3, r4, #20
 80156dc:	f019 091f 	ands.w	r9, r9, #31
 80156e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80156e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80156e8:	d02b      	beq.n	8015742 <__lshift+0xbe>
 80156ea:	f1c9 0e20 	rsb	lr, r9, #32
 80156ee:	468a      	mov	sl, r1
 80156f0:	2200      	movs	r2, #0
 80156f2:	6818      	ldr	r0, [r3, #0]
 80156f4:	fa00 f009 	lsl.w	r0, r0, r9
 80156f8:	4310      	orrs	r0, r2
 80156fa:	f84a 0b04 	str.w	r0, [sl], #4
 80156fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8015702:	459c      	cmp	ip, r3
 8015704:	fa22 f20e 	lsr.w	r2, r2, lr
 8015708:	d8f3      	bhi.n	80156f2 <__lshift+0x6e>
 801570a:	ebac 0304 	sub.w	r3, ip, r4
 801570e:	3b15      	subs	r3, #21
 8015710:	f023 0303 	bic.w	r3, r3, #3
 8015714:	3304      	adds	r3, #4
 8015716:	f104 0015 	add.w	r0, r4, #21
 801571a:	4560      	cmp	r0, ip
 801571c:	bf88      	it	hi
 801571e:	2304      	movhi	r3, #4
 8015720:	50ca      	str	r2, [r1, r3]
 8015722:	b10a      	cbz	r2, 8015728 <__lshift+0xa4>
 8015724:	f108 0602 	add.w	r6, r8, #2
 8015728:	3e01      	subs	r6, #1
 801572a:	4638      	mov	r0, r7
 801572c:	612e      	str	r6, [r5, #16]
 801572e:	4621      	mov	r1, r4
 8015730:	f7ff fde2 	bl	80152f8 <_Bfree>
 8015734:	4628      	mov	r0, r5
 8015736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801573a:	f842 0f04 	str.w	r0, [r2, #4]!
 801573e:	3301      	adds	r3, #1
 8015740:	e7c5      	b.n	80156ce <__lshift+0x4a>
 8015742:	3904      	subs	r1, #4
 8015744:	f853 2b04 	ldr.w	r2, [r3], #4
 8015748:	f841 2f04 	str.w	r2, [r1, #4]!
 801574c:	459c      	cmp	ip, r3
 801574e:	d8f9      	bhi.n	8015744 <__lshift+0xc0>
 8015750:	e7ea      	b.n	8015728 <__lshift+0xa4>
 8015752:	bf00      	nop
 8015754:	0801650c 	.word	0x0801650c
 8015758:	0801651d 	.word	0x0801651d

0801575c <__mcmp>:
 801575c:	690a      	ldr	r2, [r1, #16]
 801575e:	4603      	mov	r3, r0
 8015760:	6900      	ldr	r0, [r0, #16]
 8015762:	1a80      	subs	r0, r0, r2
 8015764:	b530      	push	{r4, r5, lr}
 8015766:	d10e      	bne.n	8015786 <__mcmp+0x2a>
 8015768:	3314      	adds	r3, #20
 801576a:	3114      	adds	r1, #20
 801576c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015770:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015774:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015778:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801577c:	4295      	cmp	r5, r2
 801577e:	d003      	beq.n	8015788 <__mcmp+0x2c>
 8015780:	d205      	bcs.n	801578e <__mcmp+0x32>
 8015782:	f04f 30ff 	mov.w	r0, #4294967295
 8015786:	bd30      	pop	{r4, r5, pc}
 8015788:	42a3      	cmp	r3, r4
 801578a:	d3f3      	bcc.n	8015774 <__mcmp+0x18>
 801578c:	e7fb      	b.n	8015786 <__mcmp+0x2a>
 801578e:	2001      	movs	r0, #1
 8015790:	e7f9      	b.n	8015786 <__mcmp+0x2a>
	...

08015794 <__mdiff>:
 8015794:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015798:	4689      	mov	r9, r1
 801579a:	4606      	mov	r6, r0
 801579c:	4611      	mov	r1, r2
 801579e:	4648      	mov	r0, r9
 80157a0:	4614      	mov	r4, r2
 80157a2:	f7ff ffdb 	bl	801575c <__mcmp>
 80157a6:	1e05      	subs	r5, r0, #0
 80157a8:	d112      	bne.n	80157d0 <__mdiff+0x3c>
 80157aa:	4629      	mov	r1, r5
 80157ac:	4630      	mov	r0, r6
 80157ae:	f7ff fd63 	bl	8015278 <_Balloc>
 80157b2:	4602      	mov	r2, r0
 80157b4:	b928      	cbnz	r0, 80157c2 <__mdiff+0x2e>
 80157b6:	4b3f      	ldr	r3, [pc, #252]	@ (80158b4 <__mdiff+0x120>)
 80157b8:	f240 2137 	movw	r1, #567	@ 0x237
 80157bc:	483e      	ldr	r0, [pc, #248]	@ (80158b8 <__mdiff+0x124>)
 80157be:	f000 fb67 	bl	8015e90 <__assert_func>
 80157c2:	2301      	movs	r3, #1
 80157c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80157c8:	4610      	mov	r0, r2
 80157ca:	b003      	add	sp, #12
 80157cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157d0:	bfbc      	itt	lt
 80157d2:	464b      	movlt	r3, r9
 80157d4:	46a1      	movlt	r9, r4
 80157d6:	4630      	mov	r0, r6
 80157d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80157dc:	bfba      	itte	lt
 80157de:	461c      	movlt	r4, r3
 80157e0:	2501      	movlt	r5, #1
 80157e2:	2500      	movge	r5, #0
 80157e4:	f7ff fd48 	bl	8015278 <_Balloc>
 80157e8:	4602      	mov	r2, r0
 80157ea:	b918      	cbnz	r0, 80157f4 <__mdiff+0x60>
 80157ec:	4b31      	ldr	r3, [pc, #196]	@ (80158b4 <__mdiff+0x120>)
 80157ee:	f240 2145 	movw	r1, #581	@ 0x245
 80157f2:	e7e3      	b.n	80157bc <__mdiff+0x28>
 80157f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80157f8:	6926      	ldr	r6, [r4, #16]
 80157fa:	60c5      	str	r5, [r0, #12]
 80157fc:	f109 0310 	add.w	r3, r9, #16
 8015800:	f109 0514 	add.w	r5, r9, #20
 8015804:	f104 0e14 	add.w	lr, r4, #20
 8015808:	f100 0b14 	add.w	fp, r0, #20
 801580c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015810:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015814:	9301      	str	r3, [sp, #4]
 8015816:	46d9      	mov	r9, fp
 8015818:	f04f 0c00 	mov.w	ip, #0
 801581c:	9b01      	ldr	r3, [sp, #4]
 801581e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015822:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015826:	9301      	str	r3, [sp, #4]
 8015828:	fa1f f38a 	uxth.w	r3, sl
 801582c:	4619      	mov	r1, r3
 801582e:	b283      	uxth	r3, r0
 8015830:	1acb      	subs	r3, r1, r3
 8015832:	0c00      	lsrs	r0, r0, #16
 8015834:	4463      	add	r3, ip
 8015836:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801583a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801583e:	b29b      	uxth	r3, r3
 8015840:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015844:	4576      	cmp	r6, lr
 8015846:	f849 3b04 	str.w	r3, [r9], #4
 801584a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801584e:	d8e5      	bhi.n	801581c <__mdiff+0x88>
 8015850:	1b33      	subs	r3, r6, r4
 8015852:	3b15      	subs	r3, #21
 8015854:	f023 0303 	bic.w	r3, r3, #3
 8015858:	3415      	adds	r4, #21
 801585a:	3304      	adds	r3, #4
 801585c:	42a6      	cmp	r6, r4
 801585e:	bf38      	it	cc
 8015860:	2304      	movcc	r3, #4
 8015862:	441d      	add	r5, r3
 8015864:	445b      	add	r3, fp
 8015866:	461e      	mov	r6, r3
 8015868:	462c      	mov	r4, r5
 801586a:	4544      	cmp	r4, r8
 801586c:	d30e      	bcc.n	801588c <__mdiff+0xf8>
 801586e:	f108 0103 	add.w	r1, r8, #3
 8015872:	1b49      	subs	r1, r1, r5
 8015874:	f021 0103 	bic.w	r1, r1, #3
 8015878:	3d03      	subs	r5, #3
 801587a:	45a8      	cmp	r8, r5
 801587c:	bf38      	it	cc
 801587e:	2100      	movcc	r1, #0
 8015880:	440b      	add	r3, r1
 8015882:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015886:	b191      	cbz	r1, 80158ae <__mdiff+0x11a>
 8015888:	6117      	str	r7, [r2, #16]
 801588a:	e79d      	b.n	80157c8 <__mdiff+0x34>
 801588c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015890:	46e6      	mov	lr, ip
 8015892:	0c08      	lsrs	r0, r1, #16
 8015894:	fa1c fc81 	uxtah	ip, ip, r1
 8015898:	4471      	add	r1, lr
 801589a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801589e:	b289      	uxth	r1, r1
 80158a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80158a4:	f846 1b04 	str.w	r1, [r6], #4
 80158a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80158ac:	e7dd      	b.n	801586a <__mdiff+0xd6>
 80158ae:	3f01      	subs	r7, #1
 80158b0:	e7e7      	b.n	8015882 <__mdiff+0xee>
 80158b2:	bf00      	nop
 80158b4:	0801650c 	.word	0x0801650c
 80158b8:	0801651d 	.word	0x0801651d

080158bc <__d2b>:
 80158bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80158c0:	460f      	mov	r7, r1
 80158c2:	2101      	movs	r1, #1
 80158c4:	ec59 8b10 	vmov	r8, r9, d0
 80158c8:	4616      	mov	r6, r2
 80158ca:	f7ff fcd5 	bl	8015278 <_Balloc>
 80158ce:	4604      	mov	r4, r0
 80158d0:	b930      	cbnz	r0, 80158e0 <__d2b+0x24>
 80158d2:	4602      	mov	r2, r0
 80158d4:	4b23      	ldr	r3, [pc, #140]	@ (8015964 <__d2b+0xa8>)
 80158d6:	4824      	ldr	r0, [pc, #144]	@ (8015968 <__d2b+0xac>)
 80158d8:	f240 310f 	movw	r1, #783	@ 0x30f
 80158dc:	f000 fad8 	bl	8015e90 <__assert_func>
 80158e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80158e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80158e8:	b10d      	cbz	r5, 80158ee <__d2b+0x32>
 80158ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80158ee:	9301      	str	r3, [sp, #4]
 80158f0:	f1b8 0300 	subs.w	r3, r8, #0
 80158f4:	d023      	beq.n	801593e <__d2b+0x82>
 80158f6:	4668      	mov	r0, sp
 80158f8:	9300      	str	r3, [sp, #0]
 80158fa:	f7ff fd84 	bl	8015406 <__lo0bits>
 80158fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015902:	b1d0      	cbz	r0, 801593a <__d2b+0x7e>
 8015904:	f1c0 0320 	rsb	r3, r0, #32
 8015908:	fa02 f303 	lsl.w	r3, r2, r3
 801590c:	430b      	orrs	r3, r1
 801590e:	40c2      	lsrs	r2, r0
 8015910:	6163      	str	r3, [r4, #20]
 8015912:	9201      	str	r2, [sp, #4]
 8015914:	9b01      	ldr	r3, [sp, #4]
 8015916:	61a3      	str	r3, [r4, #24]
 8015918:	2b00      	cmp	r3, #0
 801591a:	bf0c      	ite	eq
 801591c:	2201      	moveq	r2, #1
 801591e:	2202      	movne	r2, #2
 8015920:	6122      	str	r2, [r4, #16]
 8015922:	b1a5      	cbz	r5, 801594e <__d2b+0x92>
 8015924:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015928:	4405      	add	r5, r0
 801592a:	603d      	str	r5, [r7, #0]
 801592c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015930:	6030      	str	r0, [r6, #0]
 8015932:	4620      	mov	r0, r4
 8015934:	b003      	add	sp, #12
 8015936:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801593a:	6161      	str	r1, [r4, #20]
 801593c:	e7ea      	b.n	8015914 <__d2b+0x58>
 801593e:	a801      	add	r0, sp, #4
 8015940:	f7ff fd61 	bl	8015406 <__lo0bits>
 8015944:	9b01      	ldr	r3, [sp, #4]
 8015946:	6163      	str	r3, [r4, #20]
 8015948:	3020      	adds	r0, #32
 801594a:	2201      	movs	r2, #1
 801594c:	e7e8      	b.n	8015920 <__d2b+0x64>
 801594e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015952:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015956:	6038      	str	r0, [r7, #0]
 8015958:	6918      	ldr	r0, [r3, #16]
 801595a:	f7ff fd35 	bl	80153c8 <__hi0bits>
 801595e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015962:	e7e5      	b.n	8015930 <__d2b+0x74>
 8015964:	0801650c 	.word	0x0801650c
 8015968:	0801651d 	.word	0x0801651d

0801596c <__sfputc_r>:
 801596c:	6893      	ldr	r3, [r2, #8]
 801596e:	3b01      	subs	r3, #1
 8015970:	2b00      	cmp	r3, #0
 8015972:	b410      	push	{r4}
 8015974:	6093      	str	r3, [r2, #8]
 8015976:	da08      	bge.n	801598a <__sfputc_r+0x1e>
 8015978:	6994      	ldr	r4, [r2, #24]
 801597a:	42a3      	cmp	r3, r4
 801597c:	db01      	blt.n	8015982 <__sfputc_r+0x16>
 801597e:	290a      	cmp	r1, #10
 8015980:	d103      	bne.n	801598a <__sfputc_r+0x1e>
 8015982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015986:	f000 b9df 	b.w	8015d48 <__swbuf_r>
 801598a:	6813      	ldr	r3, [r2, #0]
 801598c:	1c58      	adds	r0, r3, #1
 801598e:	6010      	str	r0, [r2, #0]
 8015990:	7019      	strb	r1, [r3, #0]
 8015992:	4608      	mov	r0, r1
 8015994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015998:	4770      	bx	lr

0801599a <__sfputs_r>:
 801599a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801599c:	4606      	mov	r6, r0
 801599e:	460f      	mov	r7, r1
 80159a0:	4614      	mov	r4, r2
 80159a2:	18d5      	adds	r5, r2, r3
 80159a4:	42ac      	cmp	r4, r5
 80159a6:	d101      	bne.n	80159ac <__sfputs_r+0x12>
 80159a8:	2000      	movs	r0, #0
 80159aa:	e007      	b.n	80159bc <__sfputs_r+0x22>
 80159ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80159b0:	463a      	mov	r2, r7
 80159b2:	4630      	mov	r0, r6
 80159b4:	f7ff ffda 	bl	801596c <__sfputc_r>
 80159b8:	1c43      	adds	r3, r0, #1
 80159ba:	d1f3      	bne.n	80159a4 <__sfputs_r+0xa>
 80159bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080159c0 <_vfiprintf_r>:
 80159c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159c4:	460d      	mov	r5, r1
 80159c6:	b09d      	sub	sp, #116	@ 0x74
 80159c8:	4614      	mov	r4, r2
 80159ca:	4698      	mov	r8, r3
 80159cc:	4606      	mov	r6, r0
 80159ce:	b118      	cbz	r0, 80159d8 <_vfiprintf_r+0x18>
 80159d0:	6a03      	ldr	r3, [r0, #32]
 80159d2:	b90b      	cbnz	r3, 80159d8 <_vfiprintf_r+0x18>
 80159d4:	f7fe fbf0 	bl	80141b8 <__sinit>
 80159d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159da:	07d9      	lsls	r1, r3, #31
 80159dc:	d405      	bmi.n	80159ea <_vfiprintf_r+0x2a>
 80159de:	89ab      	ldrh	r3, [r5, #12]
 80159e0:	059a      	lsls	r2, r3, #22
 80159e2:	d402      	bmi.n	80159ea <_vfiprintf_r+0x2a>
 80159e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159e6:	f7fe fcde 	bl	80143a6 <__retarget_lock_acquire_recursive>
 80159ea:	89ab      	ldrh	r3, [r5, #12]
 80159ec:	071b      	lsls	r3, r3, #28
 80159ee:	d501      	bpl.n	80159f4 <_vfiprintf_r+0x34>
 80159f0:	692b      	ldr	r3, [r5, #16]
 80159f2:	b99b      	cbnz	r3, 8015a1c <_vfiprintf_r+0x5c>
 80159f4:	4629      	mov	r1, r5
 80159f6:	4630      	mov	r0, r6
 80159f8:	f000 f9e4 	bl	8015dc4 <__swsetup_r>
 80159fc:	b170      	cbz	r0, 8015a1c <_vfiprintf_r+0x5c>
 80159fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015a00:	07dc      	lsls	r4, r3, #31
 8015a02:	d504      	bpl.n	8015a0e <_vfiprintf_r+0x4e>
 8015a04:	f04f 30ff 	mov.w	r0, #4294967295
 8015a08:	b01d      	add	sp, #116	@ 0x74
 8015a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a0e:	89ab      	ldrh	r3, [r5, #12]
 8015a10:	0598      	lsls	r0, r3, #22
 8015a12:	d4f7      	bmi.n	8015a04 <_vfiprintf_r+0x44>
 8015a14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015a16:	f7fe fcc7 	bl	80143a8 <__retarget_lock_release_recursive>
 8015a1a:	e7f3      	b.n	8015a04 <_vfiprintf_r+0x44>
 8015a1c:	2300      	movs	r3, #0
 8015a1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a20:	2320      	movs	r3, #32
 8015a22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015a26:	f8cd 800c 	str.w	r8, [sp, #12]
 8015a2a:	2330      	movs	r3, #48	@ 0x30
 8015a2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015bdc <_vfiprintf_r+0x21c>
 8015a30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015a34:	f04f 0901 	mov.w	r9, #1
 8015a38:	4623      	mov	r3, r4
 8015a3a:	469a      	mov	sl, r3
 8015a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a40:	b10a      	cbz	r2, 8015a46 <_vfiprintf_r+0x86>
 8015a42:	2a25      	cmp	r2, #37	@ 0x25
 8015a44:	d1f9      	bne.n	8015a3a <_vfiprintf_r+0x7a>
 8015a46:	ebba 0b04 	subs.w	fp, sl, r4
 8015a4a:	d00b      	beq.n	8015a64 <_vfiprintf_r+0xa4>
 8015a4c:	465b      	mov	r3, fp
 8015a4e:	4622      	mov	r2, r4
 8015a50:	4629      	mov	r1, r5
 8015a52:	4630      	mov	r0, r6
 8015a54:	f7ff ffa1 	bl	801599a <__sfputs_r>
 8015a58:	3001      	adds	r0, #1
 8015a5a:	f000 80a7 	beq.w	8015bac <_vfiprintf_r+0x1ec>
 8015a5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015a60:	445a      	add	r2, fp
 8015a62:	9209      	str	r2, [sp, #36]	@ 0x24
 8015a64:	f89a 3000 	ldrb.w	r3, [sl]
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	f000 809f 	beq.w	8015bac <_vfiprintf_r+0x1ec>
 8015a6e:	2300      	movs	r3, #0
 8015a70:	f04f 32ff 	mov.w	r2, #4294967295
 8015a74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015a78:	f10a 0a01 	add.w	sl, sl, #1
 8015a7c:	9304      	str	r3, [sp, #16]
 8015a7e:	9307      	str	r3, [sp, #28]
 8015a80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015a84:	931a      	str	r3, [sp, #104]	@ 0x68
 8015a86:	4654      	mov	r4, sl
 8015a88:	2205      	movs	r2, #5
 8015a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a8e:	4853      	ldr	r0, [pc, #332]	@ (8015bdc <_vfiprintf_r+0x21c>)
 8015a90:	f7ea fb76 	bl	8000180 <memchr>
 8015a94:	9a04      	ldr	r2, [sp, #16]
 8015a96:	b9d8      	cbnz	r0, 8015ad0 <_vfiprintf_r+0x110>
 8015a98:	06d1      	lsls	r1, r2, #27
 8015a9a:	bf44      	itt	mi
 8015a9c:	2320      	movmi	r3, #32
 8015a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015aa2:	0713      	lsls	r3, r2, #28
 8015aa4:	bf44      	itt	mi
 8015aa6:	232b      	movmi	r3, #43	@ 0x2b
 8015aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015aac:	f89a 3000 	ldrb.w	r3, [sl]
 8015ab0:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ab2:	d015      	beq.n	8015ae0 <_vfiprintf_r+0x120>
 8015ab4:	9a07      	ldr	r2, [sp, #28]
 8015ab6:	4654      	mov	r4, sl
 8015ab8:	2000      	movs	r0, #0
 8015aba:	f04f 0c0a 	mov.w	ip, #10
 8015abe:	4621      	mov	r1, r4
 8015ac0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015ac4:	3b30      	subs	r3, #48	@ 0x30
 8015ac6:	2b09      	cmp	r3, #9
 8015ac8:	d94b      	bls.n	8015b62 <_vfiprintf_r+0x1a2>
 8015aca:	b1b0      	cbz	r0, 8015afa <_vfiprintf_r+0x13a>
 8015acc:	9207      	str	r2, [sp, #28]
 8015ace:	e014      	b.n	8015afa <_vfiprintf_r+0x13a>
 8015ad0:	eba0 0308 	sub.w	r3, r0, r8
 8015ad4:	fa09 f303 	lsl.w	r3, r9, r3
 8015ad8:	4313      	orrs	r3, r2
 8015ada:	9304      	str	r3, [sp, #16]
 8015adc:	46a2      	mov	sl, r4
 8015ade:	e7d2      	b.n	8015a86 <_vfiprintf_r+0xc6>
 8015ae0:	9b03      	ldr	r3, [sp, #12]
 8015ae2:	1d19      	adds	r1, r3, #4
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	9103      	str	r1, [sp, #12]
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	bfbb      	ittet	lt
 8015aec:	425b      	neglt	r3, r3
 8015aee:	f042 0202 	orrlt.w	r2, r2, #2
 8015af2:	9307      	strge	r3, [sp, #28]
 8015af4:	9307      	strlt	r3, [sp, #28]
 8015af6:	bfb8      	it	lt
 8015af8:	9204      	strlt	r2, [sp, #16]
 8015afa:	7823      	ldrb	r3, [r4, #0]
 8015afc:	2b2e      	cmp	r3, #46	@ 0x2e
 8015afe:	d10a      	bne.n	8015b16 <_vfiprintf_r+0x156>
 8015b00:	7863      	ldrb	r3, [r4, #1]
 8015b02:	2b2a      	cmp	r3, #42	@ 0x2a
 8015b04:	d132      	bne.n	8015b6c <_vfiprintf_r+0x1ac>
 8015b06:	9b03      	ldr	r3, [sp, #12]
 8015b08:	1d1a      	adds	r2, r3, #4
 8015b0a:	681b      	ldr	r3, [r3, #0]
 8015b0c:	9203      	str	r2, [sp, #12]
 8015b0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015b12:	3402      	adds	r4, #2
 8015b14:	9305      	str	r3, [sp, #20]
 8015b16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015bec <_vfiprintf_r+0x22c>
 8015b1a:	7821      	ldrb	r1, [r4, #0]
 8015b1c:	2203      	movs	r2, #3
 8015b1e:	4650      	mov	r0, sl
 8015b20:	f7ea fb2e 	bl	8000180 <memchr>
 8015b24:	b138      	cbz	r0, 8015b36 <_vfiprintf_r+0x176>
 8015b26:	9b04      	ldr	r3, [sp, #16]
 8015b28:	eba0 000a 	sub.w	r0, r0, sl
 8015b2c:	2240      	movs	r2, #64	@ 0x40
 8015b2e:	4082      	lsls	r2, r0
 8015b30:	4313      	orrs	r3, r2
 8015b32:	3401      	adds	r4, #1
 8015b34:	9304      	str	r3, [sp, #16]
 8015b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b3a:	4829      	ldr	r0, [pc, #164]	@ (8015be0 <_vfiprintf_r+0x220>)
 8015b3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015b40:	2206      	movs	r2, #6
 8015b42:	f7ea fb1d 	bl	8000180 <memchr>
 8015b46:	2800      	cmp	r0, #0
 8015b48:	d03f      	beq.n	8015bca <_vfiprintf_r+0x20a>
 8015b4a:	4b26      	ldr	r3, [pc, #152]	@ (8015be4 <_vfiprintf_r+0x224>)
 8015b4c:	bb1b      	cbnz	r3, 8015b96 <_vfiprintf_r+0x1d6>
 8015b4e:	9b03      	ldr	r3, [sp, #12]
 8015b50:	3307      	adds	r3, #7
 8015b52:	f023 0307 	bic.w	r3, r3, #7
 8015b56:	3308      	adds	r3, #8
 8015b58:	9303      	str	r3, [sp, #12]
 8015b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b5c:	443b      	add	r3, r7
 8015b5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b60:	e76a      	b.n	8015a38 <_vfiprintf_r+0x78>
 8015b62:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b66:	460c      	mov	r4, r1
 8015b68:	2001      	movs	r0, #1
 8015b6a:	e7a8      	b.n	8015abe <_vfiprintf_r+0xfe>
 8015b6c:	2300      	movs	r3, #0
 8015b6e:	3401      	adds	r4, #1
 8015b70:	9305      	str	r3, [sp, #20]
 8015b72:	4619      	mov	r1, r3
 8015b74:	f04f 0c0a 	mov.w	ip, #10
 8015b78:	4620      	mov	r0, r4
 8015b7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b7e:	3a30      	subs	r2, #48	@ 0x30
 8015b80:	2a09      	cmp	r2, #9
 8015b82:	d903      	bls.n	8015b8c <_vfiprintf_r+0x1cc>
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d0c6      	beq.n	8015b16 <_vfiprintf_r+0x156>
 8015b88:	9105      	str	r1, [sp, #20]
 8015b8a:	e7c4      	b.n	8015b16 <_vfiprintf_r+0x156>
 8015b8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015b90:	4604      	mov	r4, r0
 8015b92:	2301      	movs	r3, #1
 8015b94:	e7f0      	b.n	8015b78 <_vfiprintf_r+0x1b8>
 8015b96:	ab03      	add	r3, sp, #12
 8015b98:	9300      	str	r3, [sp, #0]
 8015b9a:	462a      	mov	r2, r5
 8015b9c:	4b12      	ldr	r3, [pc, #72]	@ (8015be8 <_vfiprintf_r+0x228>)
 8015b9e:	a904      	add	r1, sp, #16
 8015ba0:	4630      	mov	r0, r6
 8015ba2:	f7fd fec7 	bl	8013934 <_printf_float>
 8015ba6:	4607      	mov	r7, r0
 8015ba8:	1c78      	adds	r0, r7, #1
 8015baa:	d1d6      	bne.n	8015b5a <_vfiprintf_r+0x19a>
 8015bac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015bae:	07d9      	lsls	r1, r3, #31
 8015bb0:	d405      	bmi.n	8015bbe <_vfiprintf_r+0x1fe>
 8015bb2:	89ab      	ldrh	r3, [r5, #12]
 8015bb4:	059a      	lsls	r2, r3, #22
 8015bb6:	d402      	bmi.n	8015bbe <_vfiprintf_r+0x1fe>
 8015bb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015bba:	f7fe fbf5 	bl	80143a8 <__retarget_lock_release_recursive>
 8015bbe:	89ab      	ldrh	r3, [r5, #12]
 8015bc0:	065b      	lsls	r3, r3, #25
 8015bc2:	f53f af1f 	bmi.w	8015a04 <_vfiprintf_r+0x44>
 8015bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015bc8:	e71e      	b.n	8015a08 <_vfiprintf_r+0x48>
 8015bca:	ab03      	add	r3, sp, #12
 8015bcc:	9300      	str	r3, [sp, #0]
 8015bce:	462a      	mov	r2, r5
 8015bd0:	4b05      	ldr	r3, [pc, #20]	@ (8015be8 <_vfiprintf_r+0x228>)
 8015bd2:	a904      	add	r1, sp, #16
 8015bd4:	4630      	mov	r0, r6
 8015bd6:	f7fe f945 	bl	8013e64 <_printf_i>
 8015bda:	e7e4      	b.n	8015ba6 <_vfiprintf_r+0x1e6>
 8015bdc:	08016576 	.word	0x08016576
 8015be0:	08016580 	.word	0x08016580
 8015be4:	08013935 	.word	0x08013935
 8015be8:	0801599b 	.word	0x0801599b
 8015bec:	0801657c 	.word	0x0801657c

08015bf0 <__sflush_r>:
 8015bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015bf8:	0716      	lsls	r6, r2, #28
 8015bfa:	4605      	mov	r5, r0
 8015bfc:	460c      	mov	r4, r1
 8015bfe:	d454      	bmi.n	8015caa <__sflush_r+0xba>
 8015c00:	684b      	ldr	r3, [r1, #4]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	dc02      	bgt.n	8015c0c <__sflush_r+0x1c>
 8015c06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	dd48      	ble.n	8015c9e <__sflush_r+0xae>
 8015c0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015c0e:	2e00      	cmp	r6, #0
 8015c10:	d045      	beq.n	8015c9e <__sflush_r+0xae>
 8015c12:	2300      	movs	r3, #0
 8015c14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015c18:	682f      	ldr	r7, [r5, #0]
 8015c1a:	6a21      	ldr	r1, [r4, #32]
 8015c1c:	602b      	str	r3, [r5, #0]
 8015c1e:	d030      	beq.n	8015c82 <__sflush_r+0x92>
 8015c20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015c22:	89a3      	ldrh	r3, [r4, #12]
 8015c24:	0759      	lsls	r1, r3, #29
 8015c26:	d505      	bpl.n	8015c34 <__sflush_r+0x44>
 8015c28:	6863      	ldr	r3, [r4, #4]
 8015c2a:	1ad2      	subs	r2, r2, r3
 8015c2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015c2e:	b10b      	cbz	r3, 8015c34 <__sflush_r+0x44>
 8015c30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015c32:	1ad2      	subs	r2, r2, r3
 8015c34:	2300      	movs	r3, #0
 8015c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015c38:	6a21      	ldr	r1, [r4, #32]
 8015c3a:	4628      	mov	r0, r5
 8015c3c:	47b0      	blx	r6
 8015c3e:	1c43      	adds	r3, r0, #1
 8015c40:	89a3      	ldrh	r3, [r4, #12]
 8015c42:	d106      	bne.n	8015c52 <__sflush_r+0x62>
 8015c44:	6829      	ldr	r1, [r5, #0]
 8015c46:	291d      	cmp	r1, #29
 8015c48:	d82b      	bhi.n	8015ca2 <__sflush_r+0xb2>
 8015c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8015cf4 <__sflush_r+0x104>)
 8015c4c:	40ca      	lsrs	r2, r1
 8015c4e:	07d6      	lsls	r6, r2, #31
 8015c50:	d527      	bpl.n	8015ca2 <__sflush_r+0xb2>
 8015c52:	2200      	movs	r2, #0
 8015c54:	6062      	str	r2, [r4, #4]
 8015c56:	04d9      	lsls	r1, r3, #19
 8015c58:	6922      	ldr	r2, [r4, #16]
 8015c5a:	6022      	str	r2, [r4, #0]
 8015c5c:	d504      	bpl.n	8015c68 <__sflush_r+0x78>
 8015c5e:	1c42      	adds	r2, r0, #1
 8015c60:	d101      	bne.n	8015c66 <__sflush_r+0x76>
 8015c62:	682b      	ldr	r3, [r5, #0]
 8015c64:	b903      	cbnz	r3, 8015c68 <__sflush_r+0x78>
 8015c66:	6560      	str	r0, [r4, #84]	@ 0x54
 8015c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015c6a:	602f      	str	r7, [r5, #0]
 8015c6c:	b1b9      	cbz	r1, 8015c9e <__sflush_r+0xae>
 8015c6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015c72:	4299      	cmp	r1, r3
 8015c74:	d002      	beq.n	8015c7c <__sflush_r+0x8c>
 8015c76:	4628      	mov	r0, r5
 8015c78:	f7ff f9fe 	bl	8015078 <_free_r>
 8015c7c:	2300      	movs	r3, #0
 8015c7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8015c80:	e00d      	b.n	8015c9e <__sflush_r+0xae>
 8015c82:	2301      	movs	r3, #1
 8015c84:	4628      	mov	r0, r5
 8015c86:	47b0      	blx	r6
 8015c88:	4602      	mov	r2, r0
 8015c8a:	1c50      	adds	r0, r2, #1
 8015c8c:	d1c9      	bne.n	8015c22 <__sflush_r+0x32>
 8015c8e:	682b      	ldr	r3, [r5, #0]
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d0c6      	beq.n	8015c22 <__sflush_r+0x32>
 8015c94:	2b1d      	cmp	r3, #29
 8015c96:	d001      	beq.n	8015c9c <__sflush_r+0xac>
 8015c98:	2b16      	cmp	r3, #22
 8015c9a:	d11e      	bne.n	8015cda <__sflush_r+0xea>
 8015c9c:	602f      	str	r7, [r5, #0]
 8015c9e:	2000      	movs	r0, #0
 8015ca0:	e022      	b.n	8015ce8 <__sflush_r+0xf8>
 8015ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015ca6:	b21b      	sxth	r3, r3
 8015ca8:	e01b      	b.n	8015ce2 <__sflush_r+0xf2>
 8015caa:	690f      	ldr	r7, [r1, #16]
 8015cac:	2f00      	cmp	r7, #0
 8015cae:	d0f6      	beq.n	8015c9e <__sflush_r+0xae>
 8015cb0:	0793      	lsls	r3, r2, #30
 8015cb2:	680e      	ldr	r6, [r1, #0]
 8015cb4:	bf08      	it	eq
 8015cb6:	694b      	ldreq	r3, [r1, #20]
 8015cb8:	600f      	str	r7, [r1, #0]
 8015cba:	bf18      	it	ne
 8015cbc:	2300      	movne	r3, #0
 8015cbe:	eba6 0807 	sub.w	r8, r6, r7
 8015cc2:	608b      	str	r3, [r1, #8]
 8015cc4:	f1b8 0f00 	cmp.w	r8, #0
 8015cc8:	dde9      	ble.n	8015c9e <__sflush_r+0xae>
 8015cca:	6a21      	ldr	r1, [r4, #32]
 8015ccc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015cce:	4643      	mov	r3, r8
 8015cd0:	463a      	mov	r2, r7
 8015cd2:	4628      	mov	r0, r5
 8015cd4:	47b0      	blx	r6
 8015cd6:	2800      	cmp	r0, #0
 8015cd8:	dc08      	bgt.n	8015cec <__sflush_r+0xfc>
 8015cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015ce2:	81a3      	strh	r3, [r4, #12]
 8015ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8015ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015cec:	4407      	add	r7, r0
 8015cee:	eba8 0800 	sub.w	r8, r8, r0
 8015cf2:	e7e7      	b.n	8015cc4 <__sflush_r+0xd4>
 8015cf4:	20400001 	.word	0x20400001

08015cf8 <_fflush_r>:
 8015cf8:	b538      	push	{r3, r4, r5, lr}
 8015cfa:	690b      	ldr	r3, [r1, #16]
 8015cfc:	4605      	mov	r5, r0
 8015cfe:	460c      	mov	r4, r1
 8015d00:	b913      	cbnz	r3, 8015d08 <_fflush_r+0x10>
 8015d02:	2500      	movs	r5, #0
 8015d04:	4628      	mov	r0, r5
 8015d06:	bd38      	pop	{r3, r4, r5, pc}
 8015d08:	b118      	cbz	r0, 8015d12 <_fflush_r+0x1a>
 8015d0a:	6a03      	ldr	r3, [r0, #32]
 8015d0c:	b90b      	cbnz	r3, 8015d12 <_fflush_r+0x1a>
 8015d0e:	f7fe fa53 	bl	80141b8 <__sinit>
 8015d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d16:	2b00      	cmp	r3, #0
 8015d18:	d0f3      	beq.n	8015d02 <_fflush_r+0xa>
 8015d1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015d1c:	07d0      	lsls	r0, r2, #31
 8015d1e:	d404      	bmi.n	8015d2a <_fflush_r+0x32>
 8015d20:	0599      	lsls	r1, r3, #22
 8015d22:	d402      	bmi.n	8015d2a <_fflush_r+0x32>
 8015d24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015d26:	f7fe fb3e 	bl	80143a6 <__retarget_lock_acquire_recursive>
 8015d2a:	4628      	mov	r0, r5
 8015d2c:	4621      	mov	r1, r4
 8015d2e:	f7ff ff5f 	bl	8015bf0 <__sflush_r>
 8015d32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015d34:	07da      	lsls	r2, r3, #31
 8015d36:	4605      	mov	r5, r0
 8015d38:	d4e4      	bmi.n	8015d04 <_fflush_r+0xc>
 8015d3a:	89a3      	ldrh	r3, [r4, #12]
 8015d3c:	059b      	lsls	r3, r3, #22
 8015d3e:	d4e1      	bmi.n	8015d04 <_fflush_r+0xc>
 8015d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015d42:	f7fe fb31 	bl	80143a8 <__retarget_lock_release_recursive>
 8015d46:	e7dd      	b.n	8015d04 <_fflush_r+0xc>

08015d48 <__swbuf_r>:
 8015d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d4a:	460e      	mov	r6, r1
 8015d4c:	4614      	mov	r4, r2
 8015d4e:	4605      	mov	r5, r0
 8015d50:	b118      	cbz	r0, 8015d5a <__swbuf_r+0x12>
 8015d52:	6a03      	ldr	r3, [r0, #32]
 8015d54:	b90b      	cbnz	r3, 8015d5a <__swbuf_r+0x12>
 8015d56:	f7fe fa2f 	bl	80141b8 <__sinit>
 8015d5a:	69a3      	ldr	r3, [r4, #24]
 8015d5c:	60a3      	str	r3, [r4, #8]
 8015d5e:	89a3      	ldrh	r3, [r4, #12]
 8015d60:	071a      	lsls	r2, r3, #28
 8015d62:	d501      	bpl.n	8015d68 <__swbuf_r+0x20>
 8015d64:	6923      	ldr	r3, [r4, #16]
 8015d66:	b943      	cbnz	r3, 8015d7a <__swbuf_r+0x32>
 8015d68:	4621      	mov	r1, r4
 8015d6a:	4628      	mov	r0, r5
 8015d6c:	f000 f82a 	bl	8015dc4 <__swsetup_r>
 8015d70:	b118      	cbz	r0, 8015d7a <__swbuf_r+0x32>
 8015d72:	f04f 37ff 	mov.w	r7, #4294967295
 8015d76:	4638      	mov	r0, r7
 8015d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d7a:	6823      	ldr	r3, [r4, #0]
 8015d7c:	6922      	ldr	r2, [r4, #16]
 8015d7e:	1a98      	subs	r0, r3, r2
 8015d80:	6963      	ldr	r3, [r4, #20]
 8015d82:	b2f6      	uxtb	r6, r6
 8015d84:	4283      	cmp	r3, r0
 8015d86:	4637      	mov	r7, r6
 8015d88:	dc05      	bgt.n	8015d96 <__swbuf_r+0x4e>
 8015d8a:	4621      	mov	r1, r4
 8015d8c:	4628      	mov	r0, r5
 8015d8e:	f7ff ffb3 	bl	8015cf8 <_fflush_r>
 8015d92:	2800      	cmp	r0, #0
 8015d94:	d1ed      	bne.n	8015d72 <__swbuf_r+0x2a>
 8015d96:	68a3      	ldr	r3, [r4, #8]
 8015d98:	3b01      	subs	r3, #1
 8015d9a:	60a3      	str	r3, [r4, #8]
 8015d9c:	6823      	ldr	r3, [r4, #0]
 8015d9e:	1c5a      	adds	r2, r3, #1
 8015da0:	6022      	str	r2, [r4, #0]
 8015da2:	701e      	strb	r6, [r3, #0]
 8015da4:	6962      	ldr	r2, [r4, #20]
 8015da6:	1c43      	adds	r3, r0, #1
 8015da8:	429a      	cmp	r2, r3
 8015daa:	d004      	beq.n	8015db6 <__swbuf_r+0x6e>
 8015dac:	89a3      	ldrh	r3, [r4, #12]
 8015dae:	07db      	lsls	r3, r3, #31
 8015db0:	d5e1      	bpl.n	8015d76 <__swbuf_r+0x2e>
 8015db2:	2e0a      	cmp	r6, #10
 8015db4:	d1df      	bne.n	8015d76 <__swbuf_r+0x2e>
 8015db6:	4621      	mov	r1, r4
 8015db8:	4628      	mov	r0, r5
 8015dba:	f7ff ff9d 	bl	8015cf8 <_fflush_r>
 8015dbe:	2800      	cmp	r0, #0
 8015dc0:	d0d9      	beq.n	8015d76 <__swbuf_r+0x2e>
 8015dc2:	e7d6      	b.n	8015d72 <__swbuf_r+0x2a>

08015dc4 <__swsetup_r>:
 8015dc4:	b538      	push	{r3, r4, r5, lr}
 8015dc6:	4b29      	ldr	r3, [pc, #164]	@ (8015e6c <__swsetup_r+0xa8>)
 8015dc8:	4605      	mov	r5, r0
 8015dca:	6818      	ldr	r0, [r3, #0]
 8015dcc:	460c      	mov	r4, r1
 8015dce:	b118      	cbz	r0, 8015dd8 <__swsetup_r+0x14>
 8015dd0:	6a03      	ldr	r3, [r0, #32]
 8015dd2:	b90b      	cbnz	r3, 8015dd8 <__swsetup_r+0x14>
 8015dd4:	f7fe f9f0 	bl	80141b8 <__sinit>
 8015dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015ddc:	0719      	lsls	r1, r3, #28
 8015dde:	d422      	bmi.n	8015e26 <__swsetup_r+0x62>
 8015de0:	06da      	lsls	r2, r3, #27
 8015de2:	d407      	bmi.n	8015df4 <__swsetup_r+0x30>
 8015de4:	2209      	movs	r2, #9
 8015de6:	602a      	str	r2, [r5, #0]
 8015de8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015dec:	81a3      	strh	r3, [r4, #12]
 8015dee:	f04f 30ff 	mov.w	r0, #4294967295
 8015df2:	e033      	b.n	8015e5c <__swsetup_r+0x98>
 8015df4:	0758      	lsls	r0, r3, #29
 8015df6:	d512      	bpl.n	8015e1e <__swsetup_r+0x5a>
 8015df8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015dfa:	b141      	cbz	r1, 8015e0e <__swsetup_r+0x4a>
 8015dfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015e00:	4299      	cmp	r1, r3
 8015e02:	d002      	beq.n	8015e0a <__swsetup_r+0x46>
 8015e04:	4628      	mov	r0, r5
 8015e06:	f7ff f937 	bl	8015078 <_free_r>
 8015e0a:	2300      	movs	r3, #0
 8015e0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8015e0e:	89a3      	ldrh	r3, [r4, #12]
 8015e10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015e14:	81a3      	strh	r3, [r4, #12]
 8015e16:	2300      	movs	r3, #0
 8015e18:	6063      	str	r3, [r4, #4]
 8015e1a:	6923      	ldr	r3, [r4, #16]
 8015e1c:	6023      	str	r3, [r4, #0]
 8015e1e:	89a3      	ldrh	r3, [r4, #12]
 8015e20:	f043 0308 	orr.w	r3, r3, #8
 8015e24:	81a3      	strh	r3, [r4, #12]
 8015e26:	6923      	ldr	r3, [r4, #16]
 8015e28:	b94b      	cbnz	r3, 8015e3e <__swsetup_r+0x7a>
 8015e2a:	89a3      	ldrh	r3, [r4, #12]
 8015e2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015e30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015e34:	d003      	beq.n	8015e3e <__swsetup_r+0x7a>
 8015e36:	4621      	mov	r1, r4
 8015e38:	4628      	mov	r0, r5
 8015e3a:	f000 f8b3 	bl	8015fa4 <__smakebuf_r>
 8015e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e42:	f013 0201 	ands.w	r2, r3, #1
 8015e46:	d00a      	beq.n	8015e5e <__swsetup_r+0x9a>
 8015e48:	2200      	movs	r2, #0
 8015e4a:	60a2      	str	r2, [r4, #8]
 8015e4c:	6962      	ldr	r2, [r4, #20]
 8015e4e:	4252      	negs	r2, r2
 8015e50:	61a2      	str	r2, [r4, #24]
 8015e52:	6922      	ldr	r2, [r4, #16]
 8015e54:	b942      	cbnz	r2, 8015e68 <__swsetup_r+0xa4>
 8015e56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015e5a:	d1c5      	bne.n	8015de8 <__swsetup_r+0x24>
 8015e5c:	bd38      	pop	{r3, r4, r5, pc}
 8015e5e:	0799      	lsls	r1, r3, #30
 8015e60:	bf58      	it	pl
 8015e62:	6962      	ldrpl	r2, [r4, #20]
 8015e64:	60a2      	str	r2, [r4, #8]
 8015e66:	e7f4      	b.n	8015e52 <__swsetup_r+0x8e>
 8015e68:	2000      	movs	r0, #0
 8015e6a:	e7f7      	b.n	8015e5c <__swsetup_r+0x98>
 8015e6c:	20000138 	.word	0x20000138

08015e70 <_sbrk_r>:
 8015e70:	b538      	push	{r3, r4, r5, lr}
 8015e72:	4d06      	ldr	r5, [pc, #24]	@ (8015e8c <_sbrk_r+0x1c>)
 8015e74:	2300      	movs	r3, #0
 8015e76:	4604      	mov	r4, r0
 8015e78:	4608      	mov	r0, r1
 8015e7a:	602b      	str	r3, [r5, #0]
 8015e7c:	f7ec ff2c 	bl	8002cd8 <_sbrk>
 8015e80:	1c43      	adds	r3, r0, #1
 8015e82:	d102      	bne.n	8015e8a <_sbrk_r+0x1a>
 8015e84:	682b      	ldr	r3, [r5, #0]
 8015e86:	b103      	cbz	r3, 8015e8a <_sbrk_r+0x1a>
 8015e88:	6023      	str	r3, [r4, #0]
 8015e8a:	bd38      	pop	{r3, r4, r5, pc}
 8015e8c:	2000138c 	.word	0x2000138c

08015e90 <__assert_func>:
 8015e90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015e92:	4614      	mov	r4, r2
 8015e94:	461a      	mov	r2, r3
 8015e96:	4b09      	ldr	r3, [pc, #36]	@ (8015ebc <__assert_func+0x2c>)
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	4605      	mov	r5, r0
 8015e9c:	68d8      	ldr	r0, [r3, #12]
 8015e9e:	b14c      	cbz	r4, 8015eb4 <__assert_func+0x24>
 8015ea0:	4b07      	ldr	r3, [pc, #28]	@ (8015ec0 <__assert_func+0x30>)
 8015ea2:	9100      	str	r1, [sp, #0]
 8015ea4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015ea8:	4906      	ldr	r1, [pc, #24]	@ (8015ec4 <__assert_func+0x34>)
 8015eaa:	462b      	mov	r3, r5
 8015eac:	f000 f842 	bl	8015f34 <fiprintf>
 8015eb0:	f000 f8d6 	bl	8016060 <abort>
 8015eb4:	4b04      	ldr	r3, [pc, #16]	@ (8015ec8 <__assert_func+0x38>)
 8015eb6:	461c      	mov	r4, r3
 8015eb8:	e7f3      	b.n	8015ea2 <__assert_func+0x12>
 8015eba:	bf00      	nop
 8015ebc:	20000138 	.word	0x20000138
 8015ec0:	08016591 	.word	0x08016591
 8015ec4:	0801659e 	.word	0x0801659e
 8015ec8:	080165cc 	.word	0x080165cc

08015ecc <_calloc_r>:
 8015ecc:	b570      	push	{r4, r5, r6, lr}
 8015ece:	fba1 5402 	umull	r5, r4, r1, r2
 8015ed2:	b934      	cbnz	r4, 8015ee2 <_calloc_r+0x16>
 8015ed4:	4629      	mov	r1, r5
 8015ed6:	f7ff f943 	bl	8015160 <_malloc_r>
 8015eda:	4606      	mov	r6, r0
 8015edc:	b928      	cbnz	r0, 8015eea <_calloc_r+0x1e>
 8015ede:	4630      	mov	r0, r6
 8015ee0:	bd70      	pop	{r4, r5, r6, pc}
 8015ee2:	220c      	movs	r2, #12
 8015ee4:	6002      	str	r2, [r0, #0]
 8015ee6:	2600      	movs	r6, #0
 8015ee8:	e7f9      	b.n	8015ede <_calloc_r+0x12>
 8015eea:	462a      	mov	r2, r5
 8015eec:	4621      	mov	r1, r4
 8015eee:	f7fe f9dc 	bl	80142aa <memset>
 8015ef2:	e7f4      	b.n	8015ede <_calloc_r+0x12>

08015ef4 <__ascii_mbtowc>:
 8015ef4:	b082      	sub	sp, #8
 8015ef6:	b901      	cbnz	r1, 8015efa <__ascii_mbtowc+0x6>
 8015ef8:	a901      	add	r1, sp, #4
 8015efa:	b142      	cbz	r2, 8015f0e <__ascii_mbtowc+0x1a>
 8015efc:	b14b      	cbz	r3, 8015f12 <__ascii_mbtowc+0x1e>
 8015efe:	7813      	ldrb	r3, [r2, #0]
 8015f00:	600b      	str	r3, [r1, #0]
 8015f02:	7812      	ldrb	r2, [r2, #0]
 8015f04:	1e10      	subs	r0, r2, #0
 8015f06:	bf18      	it	ne
 8015f08:	2001      	movne	r0, #1
 8015f0a:	b002      	add	sp, #8
 8015f0c:	4770      	bx	lr
 8015f0e:	4610      	mov	r0, r2
 8015f10:	e7fb      	b.n	8015f0a <__ascii_mbtowc+0x16>
 8015f12:	f06f 0001 	mvn.w	r0, #1
 8015f16:	e7f8      	b.n	8015f0a <__ascii_mbtowc+0x16>

08015f18 <__ascii_wctomb>:
 8015f18:	4603      	mov	r3, r0
 8015f1a:	4608      	mov	r0, r1
 8015f1c:	b141      	cbz	r1, 8015f30 <__ascii_wctomb+0x18>
 8015f1e:	2aff      	cmp	r2, #255	@ 0xff
 8015f20:	d904      	bls.n	8015f2c <__ascii_wctomb+0x14>
 8015f22:	228a      	movs	r2, #138	@ 0x8a
 8015f24:	601a      	str	r2, [r3, #0]
 8015f26:	f04f 30ff 	mov.w	r0, #4294967295
 8015f2a:	4770      	bx	lr
 8015f2c:	700a      	strb	r2, [r1, #0]
 8015f2e:	2001      	movs	r0, #1
 8015f30:	4770      	bx	lr
	...

08015f34 <fiprintf>:
 8015f34:	b40e      	push	{r1, r2, r3}
 8015f36:	b503      	push	{r0, r1, lr}
 8015f38:	4601      	mov	r1, r0
 8015f3a:	ab03      	add	r3, sp, #12
 8015f3c:	4805      	ldr	r0, [pc, #20]	@ (8015f54 <fiprintf+0x20>)
 8015f3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f42:	6800      	ldr	r0, [r0, #0]
 8015f44:	9301      	str	r3, [sp, #4]
 8015f46:	f7ff fd3b 	bl	80159c0 <_vfiprintf_r>
 8015f4a:	b002      	add	sp, #8
 8015f4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015f50:	b003      	add	sp, #12
 8015f52:	4770      	bx	lr
 8015f54:	20000138 	.word	0x20000138

08015f58 <__swhatbuf_r>:
 8015f58:	b570      	push	{r4, r5, r6, lr}
 8015f5a:	460c      	mov	r4, r1
 8015f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f60:	2900      	cmp	r1, #0
 8015f62:	b096      	sub	sp, #88	@ 0x58
 8015f64:	4615      	mov	r5, r2
 8015f66:	461e      	mov	r6, r3
 8015f68:	da0d      	bge.n	8015f86 <__swhatbuf_r+0x2e>
 8015f6a:	89a3      	ldrh	r3, [r4, #12]
 8015f6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015f70:	f04f 0100 	mov.w	r1, #0
 8015f74:	bf14      	ite	ne
 8015f76:	2340      	movne	r3, #64	@ 0x40
 8015f78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015f7c:	2000      	movs	r0, #0
 8015f7e:	6031      	str	r1, [r6, #0]
 8015f80:	602b      	str	r3, [r5, #0]
 8015f82:	b016      	add	sp, #88	@ 0x58
 8015f84:	bd70      	pop	{r4, r5, r6, pc}
 8015f86:	466a      	mov	r2, sp
 8015f88:	f000 f848 	bl	801601c <_fstat_r>
 8015f8c:	2800      	cmp	r0, #0
 8015f8e:	dbec      	blt.n	8015f6a <__swhatbuf_r+0x12>
 8015f90:	9901      	ldr	r1, [sp, #4]
 8015f92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015f96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015f9a:	4259      	negs	r1, r3
 8015f9c:	4159      	adcs	r1, r3
 8015f9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015fa2:	e7eb      	b.n	8015f7c <__swhatbuf_r+0x24>

08015fa4 <__smakebuf_r>:
 8015fa4:	898b      	ldrh	r3, [r1, #12]
 8015fa6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015fa8:	079d      	lsls	r5, r3, #30
 8015faa:	4606      	mov	r6, r0
 8015fac:	460c      	mov	r4, r1
 8015fae:	d507      	bpl.n	8015fc0 <__smakebuf_r+0x1c>
 8015fb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015fb4:	6023      	str	r3, [r4, #0]
 8015fb6:	6123      	str	r3, [r4, #16]
 8015fb8:	2301      	movs	r3, #1
 8015fba:	6163      	str	r3, [r4, #20]
 8015fbc:	b003      	add	sp, #12
 8015fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015fc0:	ab01      	add	r3, sp, #4
 8015fc2:	466a      	mov	r2, sp
 8015fc4:	f7ff ffc8 	bl	8015f58 <__swhatbuf_r>
 8015fc8:	9f00      	ldr	r7, [sp, #0]
 8015fca:	4605      	mov	r5, r0
 8015fcc:	4639      	mov	r1, r7
 8015fce:	4630      	mov	r0, r6
 8015fd0:	f7ff f8c6 	bl	8015160 <_malloc_r>
 8015fd4:	b948      	cbnz	r0, 8015fea <__smakebuf_r+0x46>
 8015fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015fda:	059a      	lsls	r2, r3, #22
 8015fdc:	d4ee      	bmi.n	8015fbc <__smakebuf_r+0x18>
 8015fde:	f023 0303 	bic.w	r3, r3, #3
 8015fe2:	f043 0302 	orr.w	r3, r3, #2
 8015fe6:	81a3      	strh	r3, [r4, #12]
 8015fe8:	e7e2      	b.n	8015fb0 <__smakebuf_r+0xc>
 8015fea:	89a3      	ldrh	r3, [r4, #12]
 8015fec:	6020      	str	r0, [r4, #0]
 8015fee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015ff2:	81a3      	strh	r3, [r4, #12]
 8015ff4:	9b01      	ldr	r3, [sp, #4]
 8015ff6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015ffa:	b15b      	cbz	r3, 8016014 <__smakebuf_r+0x70>
 8015ffc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016000:	4630      	mov	r0, r6
 8016002:	f000 f81d 	bl	8016040 <_isatty_r>
 8016006:	b128      	cbz	r0, 8016014 <__smakebuf_r+0x70>
 8016008:	89a3      	ldrh	r3, [r4, #12]
 801600a:	f023 0303 	bic.w	r3, r3, #3
 801600e:	f043 0301 	orr.w	r3, r3, #1
 8016012:	81a3      	strh	r3, [r4, #12]
 8016014:	89a3      	ldrh	r3, [r4, #12]
 8016016:	431d      	orrs	r5, r3
 8016018:	81a5      	strh	r5, [r4, #12]
 801601a:	e7cf      	b.n	8015fbc <__smakebuf_r+0x18>

0801601c <_fstat_r>:
 801601c:	b538      	push	{r3, r4, r5, lr}
 801601e:	4d07      	ldr	r5, [pc, #28]	@ (801603c <_fstat_r+0x20>)
 8016020:	2300      	movs	r3, #0
 8016022:	4604      	mov	r4, r0
 8016024:	4608      	mov	r0, r1
 8016026:	4611      	mov	r1, r2
 8016028:	602b      	str	r3, [r5, #0]
 801602a:	f7ec fe2d 	bl	8002c88 <_fstat>
 801602e:	1c43      	adds	r3, r0, #1
 8016030:	d102      	bne.n	8016038 <_fstat_r+0x1c>
 8016032:	682b      	ldr	r3, [r5, #0]
 8016034:	b103      	cbz	r3, 8016038 <_fstat_r+0x1c>
 8016036:	6023      	str	r3, [r4, #0]
 8016038:	bd38      	pop	{r3, r4, r5, pc}
 801603a:	bf00      	nop
 801603c:	2000138c 	.word	0x2000138c

08016040 <_isatty_r>:
 8016040:	b538      	push	{r3, r4, r5, lr}
 8016042:	4d06      	ldr	r5, [pc, #24]	@ (801605c <_isatty_r+0x1c>)
 8016044:	2300      	movs	r3, #0
 8016046:	4604      	mov	r4, r0
 8016048:	4608      	mov	r0, r1
 801604a:	602b      	str	r3, [r5, #0]
 801604c:	f7ec fe2c 	bl	8002ca8 <_isatty>
 8016050:	1c43      	adds	r3, r0, #1
 8016052:	d102      	bne.n	801605a <_isatty_r+0x1a>
 8016054:	682b      	ldr	r3, [r5, #0]
 8016056:	b103      	cbz	r3, 801605a <_isatty_r+0x1a>
 8016058:	6023      	str	r3, [r4, #0]
 801605a:	bd38      	pop	{r3, r4, r5, pc}
 801605c:	2000138c 	.word	0x2000138c

08016060 <abort>:
 8016060:	b508      	push	{r3, lr}
 8016062:	2006      	movs	r0, #6
 8016064:	f000 f82c 	bl	80160c0 <raise>
 8016068:	2001      	movs	r0, #1
 801606a:	f7ec fdbd 	bl	8002be8 <_exit>

0801606e <_raise_r>:
 801606e:	291f      	cmp	r1, #31
 8016070:	b538      	push	{r3, r4, r5, lr}
 8016072:	4605      	mov	r5, r0
 8016074:	460c      	mov	r4, r1
 8016076:	d904      	bls.n	8016082 <_raise_r+0x14>
 8016078:	2316      	movs	r3, #22
 801607a:	6003      	str	r3, [r0, #0]
 801607c:	f04f 30ff 	mov.w	r0, #4294967295
 8016080:	bd38      	pop	{r3, r4, r5, pc}
 8016082:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016084:	b112      	cbz	r2, 801608c <_raise_r+0x1e>
 8016086:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801608a:	b94b      	cbnz	r3, 80160a0 <_raise_r+0x32>
 801608c:	4628      	mov	r0, r5
 801608e:	f000 f831 	bl	80160f4 <_getpid_r>
 8016092:	4622      	mov	r2, r4
 8016094:	4601      	mov	r1, r0
 8016096:	4628      	mov	r0, r5
 8016098:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801609c:	f000 b818 	b.w	80160d0 <_kill_r>
 80160a0:	2b01      	cmp	r3, #1
 80160a2:	d00a      	beq.n	80160ba <_raise_r+0x4c>
 80160a4:	1c59      	adds	r1, r3, #1
 80160a6:	d103      	bne.n	80160b0 <_raise_r+0x42>
 80160a8:	2316      	movs	r3, #22
 80160aa:	6003      	str	r3, [r0, #0]
 80160ac:	2001      	movs	r0, #1
 80160ae:	e7e7      	b.n	8016080 <_raise_r+0x12>
 80160b0:	2100      	movs	r1, #0
 80160b2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80160b6:	4620      	mov	r0, r4
 80160b8:	4798      	blx	r3
 80160ba:	2000      	movs	r0, #0
 80160bc:	e7e0      	b.n	8016080 <_raise_r+0x12>
	...

080160c0 <raise>:
 80160c0:	4b02      	ldr	r3, [pc, #8]	@ (80160cc <raise+0xc>)
 80160c2:	4601      	mov	r1, r0
 80160c4:	6818      	ldr	r0, [r3, #0]
 80160c6:	f7ff bfd2 	b.w	801606e <_raise_r>
 80160ca:	bf00      	nop
 80160cc:	20000138 	.word	0x20000138

080160d0 <_kill_r>:
 80160d0:	b538      	push	{r3, r4, r5, lr}
 80160d2:	4d07      	ldr	r5, [pc, #28]	@ (80160f0 <_kill_r+0x20>)
 80160d4:	2300      	movs	r3, #0
 80160d6:	4604      	mov	r4, r0
 80160d8:	4608      	mov	r0, r1
 80160da:	4611      	mov	r1, r2
 80160dc:	602b      	str	r3, [r5, #0]
 80160de:	f7ec fd73 	bl	8002bc8 <_kill>
 80160e2:	1c43      	adds	r3, r0, #1
 80160e4:	d102      	bne.n	80160ec <_kill_r+0x1c>
 80160e6:	682b      	ldr	r3, [r5, #0]
 80160e8:	b103      	cbz	r3, 80160ec <_kill_r+0x1c>
 80160ea:	6023      	str	r3, [r4, #0]
 80160ec:	bd38      	pop	{r3, r4, r5, pc}
 80160ee:	bf00      	nop
 80160f0:	2000138c 	.word	0x2000138c

080160f4 <_getpid_r>:
 80160f4:	f7ec bd60 	b.w	8002bb8 <_getpid>

080160f8 <_init>:
 80160f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160fa:	bf00      	nop
 80160fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80160fe:	bc08      	pop	{r3}
 8016100:	469e      	mov	lr, r3
 8016102:	4770      	bx	lr

08016104 <_fini>:
 8016104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016106:	bf00      	nop
 8016108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801610a:	bc08      	pop	{r3}
 801610c:	469e      	mov	lr, r3
 801610e:	4770      	bx	lr
