GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda10-matrixmul/sm6_gtx1080/input-wa128-ha128-wb128-hb128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/cuda10-matrixmul/sm6_gtx1080/input-wa128-ha128-wb128-hb128/results/traces/kernel-1.traceg
-kernel name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii
-kernel id = 1
-grid dim = (4,4,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 30
-binary version = 61
-cuda stream id = 94697911823968
-shmem base_addr = 0x00007f1111000000
-local mem base_addr = 0x00007f110f000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-matrixmul/sm6_gtx1080/input-wa128-ha128-wb128-hb128/results/traces/kernel-1.traceg
launching kernel name: _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads regs
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,3,0
Destroy streams for kernel 1: size 0
kernel_name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 13389
gpu_sim_insn = 6750208
gpu_ipc =     504.1607
gpu_tot_sim_cycle = 13389
gpu_tot_sim_insn = 6750208
gpu_tot_ipc =     504.1607
gpu_tot_issued_cta = 16
gpu_occupancy = 49.3084% 
gpu_tot_occupancy = 49.3084% 
max_total_param_size = 0
gpu_stall_dramfull = 7261
gpu_stall_icnt2sh    = 25871
partiton_level_parallism =       0.3585
partiton_level_parallism_total  =       0.3585
partiton_level_parallism_util =       2.4218
partiton_level_parallism_util_total  =       2.4218
L2_BW  =      33.9804 GB/Sec
L2_BW_total  =      33.9804 GB/Sec
gpu_total_sim_rate=1125034

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105984
	L1I_total_cache_misses = 6062
	L1I_total_cache_miss_rate = 0.0572
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6062
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5870
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105984

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
454, 456, 457, 453, 460, 456, 469, 474, 472, 466, 459, 459, 460, 461, 463, 457, 458, 468, 459, 460, 458, 459, 467, 459, 459, 464, 459, 458, 453, 459, 455, 453, 
gpgpu_n_tot_thrd_icount = 6782976
gpgpu_n_tot_w_icount = 211968
gpgpu_n_stall_shd_mem = 3757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 2752512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40217	W0_Idle:112165	W0_Scoreboard:74285	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:210944
single_issue_nums: WS0:82284	WS1:81986	
dual_issue_nums: WS0:11850	WS1:11999	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69632 {136:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 1536 {8:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 557056 {136:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 26112 {136:192,}
maxmflatency = 839 
max_icnt2mem_latency = 239 
maxmrqlatency = 453 
max_icnt2sh_latency = 61 
averagemflatency = 365 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 81 
avg_icnt2sh_latency = 14 
mrq_lat_table:581 	55 	80 	108 	205 	212 	292 	345 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	946 	2779 	883 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1938 	598 	956 	862 	212 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	666 	2405 	1410 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2015      5087      2273      5787      2343      2332      8135      8338     12393     12767     12730     12783         0         0         0         0 
dram[1]:      6771      8440      8123     10448      2333      2350      7881      7874     12090     12089     12556     12547         0         0         0         0 
dram[2]:      1983      2947      2274      5789      2344      2333      8125      8327     12387     12774     12736     12791         0         0         0         0 
dram[3]:      4716      6391      8127     10444      2334      2351      7881      7875     12085     12082     12563     12554         0         0         0         0 
dram[4]:      2246      4480      2276      5790      2346      2334      8137      8338     12383     12778     12733     12793         0         0         0         0 
dram[5]:      4926      5373      8125     10451      2336      2352      7896      7888     12087     12079     12560     12551         0         0         0         0 
dram[6]:      2246      5765      2277      5786      2347      2336      8127      8329     12390     12771     12726     12788         0         0         0         0 
dram[7]:      7868      9990      8128     10457      2336      2353      7884      7877     12097     12086     12553     12544         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[1]:  8.500000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:  8.500000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[3]:  8.500000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[4]:  8.500000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[5]:  8.500000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 32.000000 32.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
average row locality = 2060/108 = 19.074074
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
dram[1]:        68        68        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
dram[3]:        68        68        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
dram[4]:        68        68        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64         0         0         0         0 
total dram reads = 6192
min_bank_accesses = 0!
chip skew: 776/768 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64        64        64         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
average mf latency per bank:
dram[0]:        350       334       601       602       531       523       207       275        43        59        57        57    none      none      none      none  
dram[1]:        294       247       432       314       303       321       239       206        47        49        42        44    none      none      none      none  
dram[2]:        358       338       623       608       539       531       212       276        43        59        57        57    none      none      none      none  
dram[3]:        271       214       387       270       306       327       227       192        46        48        41        44    none      none      none      none  
dram[4]:        331       356       578       632       537       541       206       286        43        59        57        61    none      none      none      none  
dram[5]:        285       246       402       315       302       327       239       203        47        49        43        45    none      none      none      none  
dram[6]:        367       368       600       640       546       532       209       289        44        58        55        60    none      none      none      none  
dram[7]:        319       247       435       310       297       323       242       203        49        48        43        45    none      none      none      none  
maximum mf latency per bank:
dram[0]:        663       661       695       733       794       784       326       398       452       681       692       659         0         0         0         0
dram[1]:        459       399       588       400       382       389       523       306       509       539       431       458         0         0         0         0
dram[2]:        556       657       800       734       803       792       338       410       444       681       696       663         0         0         0         0
dram[3]:        387       320       534       378       382       393       495       307       499       522       425       449         0         0         0         0
dram[4]:        545       675       753       748       757       807       331       411       451       684       696       681         0         0         0         0
dram[5]:        442       408       576       424       384       401       517       296       512       536       439       460         0         0         0         0
dram[6]:        567       682       772       760       778       839       342       414       452       670       679       670         0         0         0         0
dram[7]:        471       373       548       399       377       395       552       325       533       520       435       457         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21863 n_act=14 n_pre=2 n_ref_event=0 n_req=258 n_rd=520 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09009
n_activity=3159 dram_eff=0.6534
bk0: 68a 22758i bk1: 68a 22745i bk2: 64a 22696i bk3: 64a 22665i bk4: 64a 22623i bk5: 64a 22431i bk6: 64a 22798i bk7: 64a 22800i bk8: 64a 22384i bk9: 64a 21900i bk10: 64a 21938i bk11: 64a 21917i bk12: 0a 22905i bk13: 0a 22908i bk14: 0a 22908i bk15: 0a 22911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945736
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.998555
Bank_Level_Parallism_Col = 2.007673
Bank_Level_Parallism_Ready = 1.704744
write_to_read_ratio_blp_rw_average = 0.306296
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.090088 
total_CMD = 22911 
util_bw = 2064 
Wasted_Col = 717 
Wasted_Row = 24 
Idle = 20106 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 21 
WTRc_limit = 584 
RTWc_limit = 611 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 584 
RTWc_limit_alone = 611 

Commands details: 
total_CMD = 22911 
n_nop = 21863 
Read = 520 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 1032 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1032 
Row_Bus_Util =  0.000698 
CoL_Bus_Util = 0.045044 
Either_Row_CoL_Bus_Util = 0.045742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.970364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.97036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21863 n_act=14 n_pre=2 n_ref_event=0 n_req=258 n_rd=520 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09009
n_activity=3228 dram_eff=0.6394
bk0: 68a 22749i bk1: 68a 22727i bk2: 64a 22799i bk3: 64a 22797i bk4: 64a 22791i bk5: 64a 22711i bk6: 64a 22733i bk7: 64a 22748i bk8: 64a 22115i bk9: 64a 22105i bk10: 64a 22129i bk11: 64a 22107i bk12: 0a 22907i bk13: 0a 22907i bk14: 0a 22909i bk15: 0a 22910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945736
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.729290
Bank_Level_Parallism_Col = 1.732136
Bank_Level_Parallism_Ready = 1.374637
write_to_read_ratio_blp_rw_average = 0.301035
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.090088 
total_CMD = 22911 
util_bw = 2064 
Wasted_Col = 668 
Wasted_Row = 24 
Idle = 20155 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 17 
WTRc_limit = 598 
RTWc_limit = 600 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 598 
RTWc_limit_alone = 600 

Commands details: 
total_CMD = 22911 
n_nop = 21863 
Read = 520 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 1032 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1032 
Row_Bus_Util =  0.000698 
CoL_Bus_Util = 0.045044 
Either_Row_CoL_Bus_Util = 0.045742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.166645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.16664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xe552fa80, atomic=0 1 entries : 0x556918b88ab0 :  mf: uid=111104, sid13:w29, part=2, addr=0x7f10e552fa80, load , size=128, unknown  status = IN_PARTITION_DRAM (13387), 
MSHR: tag=0xe5523a80, atomic=0 1 entries : 0x5569193123f0 :  mf: uid=111095, sid01:w29, part=2, addr=0x7f10e5523a80, load , size=128, unknown  status = IN_PARTITION_DRAM (13382), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21863 n_act=14 n_pre=2 n_ref_event=0 n_req=258 n_rd=520 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09009
n_activity=3144 dram_eff=0.6565
bk0: 68a 22760i bk1: 68a 22747i bk2: 64a 22699i bk3: 64a 22663i bk4: 64a 22633i bk5: 64a 22441i bk6: 64a 22800i bk7: 64a 22797i bk8: 64a 22384i bk9: 64a 21899i bk10: 64a 21927i bk11: 64a 21917i bk12: 0a 22907i bk13: 0a 22909i bk14: 0a 22911i bk15: 0a 22912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945736
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.996740
Bank_Level_Parallism_Col = 2.005863
Bank_Level_Parallism_Ready = 1.692159
write_to_read_ratio_blp_rw_average = 0.307378
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.090088 
total_CMD = 22911 
util_bw = 2064 
Wasted_Col = 714 
Wasted_Row = 24 
Idle = 20109 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 26 
WTRc_limit = 590 
RTWc_limit = 611 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 590 
RTWc_limit_alone = 611 

Commands details: 
total_CMD = 22911 
n_nop = 21863 
Read = 520 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 1032 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1032 
Row_Bus_Util =  0.000698 
CoL_Bus_Util = 0.045044 
Either_Row_CoL_Bus_Util = 0.045742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.947580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.94758
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21863 n_act=14 n_pre=2 n_ref_event=0 n_req=258 n_rd=520 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09009
n_activity=3288 dram_eff=0.6277
bk0: 68a 22760i bk1: 68a 22727i bk2: 64a 22783i bk3: 64a 22803i bk4: 64a 22790i bk5: 64a 22714i bk6: 64a 22756i bk7: 64a 22688i bk8: 64a 22142i bk9: 64a 22131i bk10: 64a 22143i bk11: 64a 22121i bk12: 0a 22907i bk13: 0a 22908i bk14: 0a 22909i bk15: 0a 22912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945736
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.705601
Bank_Level_Parallism_Col = 1.709545
Bank_Level_Parallism_Ready = 1.379845
write_to_read_ratio_blp_rw_average = 0.305928
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.090088 
total_CMD = 22911 
util_bw = 2064 
Wasted_Col = 687 
Wasted_Row = 24 
Idle = 20136 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 11 
WTRc_limit = 576 
RTWc_limit = 611 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 611 

Commands details: 
total_CMD = 22911 
n_nop = 21863 
Read = 520 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 1032 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1032 
Row_Bus_Util =  0.000698 
CoL_Bus_Util = 0.045044 
Either_Row_CoL_Bus_Util = 0.045742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.105582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.10558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xe552f480, atomic=0 1 entries : 0x556918b29a60 :  mf: uid=111101, sid13:w26, part=4, addr=0x7f10e552f480, load , size=128, unknown  status = IN_PARTITION_DRAM (13388), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21865 n_act=14 n_pre=2 n_ref_event=0 n_req=258 n_rd=520 n_rd_L2_A=254 n_write=256 n_wr_bk=0 bw_util=0.08991
n_activity=3196 dram_eff=0.6446
bk0: 68a 22761i bk1: 68a 22762i bk2: 64a 22713i bk3: 64a 22682i bk4: 64a 22647i bk5: 64a 22467i bk6: 64a 22798i bk7: 64a 22801i bk8: 64a 22384i bk9: 64a 21934i bk10: 64a 21959i bk11: 62a 21917i bk12: 0a 22905i bk13: 0a 22907i bk14: 0a 22908i bk15: 0a 22911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945736
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.931916
Bank_Level_Parallism_Col = 1.939140
Bank_Level_Parallism_Ready = 1.641748
write_to_read_ratio_blp_rw_average = 0.309645
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.089913 
total_CMD = 22911 
util_bw = 2060 
Wasted_Col = 731 
Wasted_Row = 24 
Idle = 20096 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 15 
WTRc_limit = 576 
RTWc_limit = 611 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 611 

Commands details: 
total_CMD = 22911 
n_nop = 21865 
Read = 520 
Write = 256 
L2_Alloc = 254 
L2_WB = 0 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 1030 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1030 
Row_Bus_Util =  0.000698 
CoL_Bus_Util = 0.044957 
Either_Row_CoL_Bus_Util = 0.045655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.002008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21863 n_act=14 n_pre=2 n_ref_event=0 n_req=258 n_rd=520 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.09009
n_activity=3220 dram_eff=0.641
bk0: 68a 22750i bk1: 68a 22724i bk2: 64a 22797i bk3: 64a 22796i bk4: 64a 22792i bk5: 64a 22718i bk6: 64a 22759i bk7: 64a 22757i bk8: 64a 22145i bk9: 64a 22124i bk10: 64a 22137i bk11: 64a 22115i bk12: 0a 22907i bk13: 0a 22908i bk14: 0a 22909i bk15: 0a 22911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945736
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.678047
Bank_Level_Parallism_Col = 1.683761
Bank_Level_Parallism_Ready = 1.342054
write_to_read_ratio_blp_rw_average = 0.306887
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.090088 
total_CMD = 22911 
util_bw = 2064 
Wasted_Col = 690 
Wasted_Row = 24 
Idle = 20133 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 20 
WTRc_limit = 582 
RTWc_limit = 617 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582 
RTWc_limit_alone = 617 

Commands details: 
total_CMD = 22911 
n_nop = 21863 
Read = 520 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 14 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 1032 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1032 
Row_Bus_Util =  0.000698 
CoL_Bus_Util = 0.045044 
Either_Row_CoL_Bus_Util = 0.045742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.190694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.19069
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xe552f680, atomic=0 1 entries : 0x556918b72310 :  mf: uid=111102, sid13:w27, part=6, addr=0x7f10e552f680, load , size=128, unknown  status = IN_PARTITION_DRAM (13383), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21875 n_act=12 n_pre=0 n_ref_event=0 n_req=256 n_rd=512 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08939
n_activity=3081 dram_eff=0.6647
bk0: 64a 22792i bk1: 64a 22794i bk2: 64a 22713i bk3: 64a 22683i bk4: 64a 22672i bk5: 64a 22489i bk6: 64a 22799i bk7: 64a 22800i bk8: 64a 22384i bk9: 64a 21934i bk10: 64a 21959i bk11: 64a 21917i bk12: 0a 22905i bk13: 0a 22907i bk14: 0a 22908i bk15: 0a 22911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.935496
Bank_Level_Parallism_Col = 1.933530
Bank_Level_Parallism_Ready = 1.621094
write_to_read_ratio_blp_rw_average = 0.313516
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.089389 
total_CMD = 22911 
util_bw = 2048 
Wasted_Col = 702 
Wasted_Row = 0 
Idle = 20161 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 15 
WTRc_limit = 576 
RTWc_limit = 611 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 611 

Commands details: 
total_CMD = 22911 
n_nop = 21875 
Read = 512 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 1024 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 1024 
Row_Bus_Util =  0.000524 
CoL_Bus_Util = 0.044695 
Either_Row_CoL_Bus_Util = 0.045218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.943128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.94313
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22911 n_nop=21875 n_act=12 n_pre=0 n_ref_event=0 n_req=256 n_rd=512 n_rd_L2_A=256 n_write=256 n_wr_bk=0 bw_util=0.08939
n_activity=3191 dram_eff=0.6418
bk0: 64a 22775i bk1: 64a 22772i bk2: 64a 22797i bk3: 64a 22799i bk4: 64a 22791i bk5: 64a 22719i bk6: 64a 22762i bk7: 64a 22695i bk8: 64a 22113i bk9: 64a 22147i bk10: 64a 22119i bk11: 64a 22096i bk12: 0a 22907i bk13: 0a 22907i bk14: 0a 22909i bk15: 0a 22910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.723867
Bank_Level_Parallism_Col = 1.722869
Bank_Level_Parallism_Ready = 1.381463
write_to_read_ratio_blp_rw_average = 0.310489
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.089389 
total_CMD = 22911 
util_bw = 2048 
Wasted_Col = 676 
Wasted_Row = 0 
Idle = 20187 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 19 
WTRc_limit = 576 
RTWc_limit = 629 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 576 
RTWc_limit_alone = 629 

Commands details: 
total_CMD = 22911 
n_nop = 21875 
Read = 512 
Write = 256 
L2_Alloc = 256 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 1024 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 1024 
Row_Bus_Util =  0.000524 
CoL_Bus_Util = 0.044695 
Either_Row_CoL_Bus_Util = 0.045218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.234080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.23408

========= L2 cache stats =========
L2_cache_bank[0]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[1]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[2]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[3]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[4]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[5]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[6]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[7]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[8]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[11]: Access = 304, Miss = 97, Miss_rate = 0.319, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 96, Miss_rate = 0.333, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 96, Miss_rate = 0.333, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 288, Miss = 96, Miss_rate = 0.333, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 96, Miss_rate = 0.333, Pending_hits = 103, Reservation_fails = 0
L2_total_cache_accesses = 4800
L2_total_cache_misses = 1548
L2_total_cache_miss_rate = 0.3225
L2_total_cache_pending_hits = 2254
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2092
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 162
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 162
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=21952
icnt_total_pkts_simt_to_mem=6848
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.1746
	minimum = 6
	maximum = 391
Network latency average = 22.4203
	minimum = 6
	maximum = 391
Slowest packet = 5408
Flit latency average = 16.2762
	minimum = 6
	maximum = 391
Slowest flit = 15312
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00778052
	minimum = 0 (at node 16)
	maximum = 0.0123192 (at node 20)
Accepted packet rate average = 0.00778052
	minimum = 0 (at node 16)
	maximum = 0.0123192 (at node 20)
Injected flit rate average = 0.0233416
	minimum = 0 (at node 16)
	maximum = 0.0564088 (at node 20)
Accepted flit rate average= 0.0233416
	minimum = 0 (at node 16)
	maximum = 0.0555983 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1746 (1 samples)
	minimum = 6 (1 samples)
	maximum = 391 (1 samples)
Network latency average = 22.4203 (1 samples)
	minimum = 6 (1 samples)
	maximum = 391 (1 samples)
Flit latency average = 16.2762 (1 samples)
	minimum = 6 (1 samples)
	maximum = 391 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00778052 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0123192 (1 samples)
Accepted packet rate average = 0.00778052 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0123192 (1 samples)
Injected flit rate average = 0.0233416 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0564088 (1 samples)
Accepted flit rate average = 0.0233416 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0555983 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 1125034 (inst/sec)
gpgpu_simulation_rate = 2231 (cycle/sec)
gpgpu_silicon_slowdown = 720304x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
