

================================================================
== Vitis HLS Report for 'rotate_right'
================================================================
* Date:           Sun Mar 17 18:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        compress
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.739 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.003 ns|  3.003 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%n_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %n"   --->   Operation 3 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_cast = zext i5 %n_read"   --->   Operation 4 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.78ns)   --->   "%sub_ln12 = sub i6 32, i6 %n_cast" [C:/hls_projects/compress/compress.cpp:12]   --->   Operation 5 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%n_cast1 = zext i5 %n_read"   --->   Operation 7 'zext' 'n_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.38ns)   --->   "%lshr_ln12 = lshr i32 %x_read, i32 %n_cast1" [C:/hls_projects/compress/compress.cpp:12]   --->   Operation 8 'lshr' 'lshr_ln12' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %sub_ln12" [C:/hls_projects/compress/compress.cpp:12]   --->   Operation 9 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.38ns)   --->   "%shl_ln12 = shl i32 %x_read, i32 %zext_ln12" [C:/hls_projects/compress/compress.cpp:12]   --->   Operation 10 'shl' 'shl_ln12' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.35ns)   --->   "%or_ln12 = or i32 %shl_ln12, i32 %lshr_ln12" [C:/hls_projects/compress/compress.cpp:12]   --->   Operation 11 'or' 'or_ln12' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln12 = ret i32 %or_ln12" [C:/hls_projects/compress/compress.cpp:12]   --->   Operation 12 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read    (read) [ 001]
n_cast    (zext) [ 000]
sub_ln12  (sub ) [ 001]
x_read    (read) [ 000]
n_cast1   (zext) [ 000]
lshr_ln12 (lshr) [ 000]
zext_ln12 (zext) [ 000]
shl_ln12  (shl ) [ 000]
or_ln12   (or  ) [ 000]
ret_ln12  (ret ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="n_read_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="5" slack="0"/>
<pin id="12" dir="0" index="1" bw="5" slack="0"/>
<pin id="13" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="x_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/2 "/>
</bind>
</comp>

<comp id="22" class="1004" name="n_cast_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="5" slack="0"/>
<pin id="24" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="sub_ln12_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="6" slack="0"/>
<pin id="28" dir="0" index="1" bw="5" slack="0"/>
<pin id="29" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="n_cast1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="5" slack="1"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast1/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="lshr_ln12_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="0" index="1" bw="5" slack="0"/>
<pin id="38" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln12/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="zext_ln12_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="6" slack="1"/>
<pin id="43" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="shl_ln12_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln12/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="or_ln12_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/2 "/>
</bind>
</comp>

<comp id="56" class="1005" name="n_read_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="1"/>
<pin id="58" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="61" class="1005" name="sub_ln12_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="1"/>
<pin id="63" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="4" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="2" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="25"><net_src comp="10" pin="2"/><net_sink comp="22" pin=0"/></net>

<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="22" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="39"><net_src comp="16" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="32" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="48"><net_src comp="16" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="41" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="35" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="10" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="32" pin=0"/></net>

<net id="64"><net_src comp="26" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rotate_right : x | {2 }
	Port: rotate_right : n | {1 }
  - Chain level:
	State 1
		sub_ln12 : 1
	State 2
		lshr_ln12 : 1
		shl_ln12 : 1
		or_ln12 : 2
		ret_ln12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   lshr   |  lshr_ln12_fu_35  |    0    |    96   |
|----------|-------------------|---------|---------|
|    shl   |   shl_ln12_fu_44  |    0    |    96   |
|----------|-------------------|---------|---------|
|    or    |   or_ln12_fu_50   |    0    |    32   |
|----------|-------------------|---------|---------|
|    sub   |   sub_ln12_fu_26  |    0    |    13   |
|----------|-------------------|---------|---------|
|   read   | n_read_read_fu_10 |    0    |    0    |
|          | x_read_read_fu_16 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |    n_cast_fu_22   |    0    |    0    |
|   zext   |   n_cast1_fu_32   |    0    |    0    |
|          |  zext_ln12_fu_41  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   237   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| n_read_reg_56 |    5   |
|sub_ln12_reg_61|    6   |
+---------------+--------+
|     Total     |   11   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   237  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   237  |
+-----------+--------+--------+
