<DOC>
<DOCNO>
EP-0005723
</DOCNO>
<TEXT>
<DATE>
19791212
</DATE>
<IPC-CLASSIFICATIONS>
H01L-27/04 H01L-21/822 H01L-27/118 <main>H01L-27/02</main> H01L-23/528 H01L-21/82 H01L-23/52 H01L-21/02 H01L-21/3205 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
large scale integrated circuit and method of fabricating the same.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation <sep>international business machines corporationold orchard roadarmonk, n.y. 10504us   <sep>international business machines corporation<sep>
</APPLICANT>
<INVENTOR>
balyoz john<sep>chang chi shih<sep>fox barry charles<sep>ghafghaichi majid<sep>jen teh-sen<sep>mooney donald blaise<sep>palmieri john aldo<sep>balyoz, john<sep>chang, chi shih<sep>fox, barry charles<sep>ghafghaichi, majid<sep>jen, teh-sen<sep>mooney, donald blaise<sep>palmieri, john aldo<sep>balyoz, johndeerwood drive box 247, rd 3hopewell junction 12533 new yorkus<sep>chang, chi shih14 shale drivewappingers falls new york 12590us<sep>fox, barry charles26 miron drivepoughkeepsie new york 12603us<sep>ghafghaichi, majid352 vassar roadpoughkeepsie new york 12603us<sep>jen, teh-sen66 star mill roadfishkill new york 12524us<sep>mooney, donald blaise26 hagan drivepoughkeepsie new york 12603us<sep>palmieri, john aldo10 montfort woods roadwappingers falls new york 12590us<sep>balyoz, john<sep>chang, chi shih<sep>fox, barry charles<sep>ghafghaichi, majid<sep>jen, teh-sen<sep>mooney, donald blaise <sep>palmieri, john aldo<sep>balyoz, john deerwood drive box 247, rd 3 hopewell junction 12533 new york us<sep>chang, chi shih14 shale drivewappingers falls new york 12590us<sep>fox, barry charles26 miron drivepoughkeepsie new york 12603us<sep>ghafghaichi, majid352 vassar roadpoughkeepsie new york 12603us<sep>jen, teh-sen66 star mill roadfishkill new york 12524us<sep>mooney, donald blaise26 hagan drivepoughkeepsie new york 12603us<sep>palmieri, john aldo10 montfort woods roadwappingers falls new york 12590us<sep>
</INVENTOR>
<ABSTRACT>
In a highly integrated semiconductor circuit, based on the master-slice principle, with components integrated and insulated against each other in a semiconductor chip (1), which are connected to each other, which are connected via a plurality of wiring levels corresponding to a predetermined function, the components in a matrix of columns (C) andLines (R) of each other-isolated unit cells (F) arranged.Essentially, the entire semiconductor surface is used with the exception of isolation ranges between the cells and a limit range of limited width at the circumference of the chip for these cells.Except for a limited number, all cells have the same configuration, the same component contents, and they occupy the same chip area.The plurality of cells are arranged in bundling cells (F1, F2, F3, F4) so that each cell has a unique geometric orientation to the remaining cells of their bundle.
</ABSTRACT>
</TEXT>
</DOC>
