
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402178 <.init>:
  402178:	stp	x29, x30, [sp, #-16]!
  40217c:	mov	x29, sp
  402180:	bl	402770 <tigetstr@plt+0x60>
  402184:	ldp	x29, x30, [sp], #16
  402188:	ret

Disassembly of section .plt:

0000000000402190 <_nc_set_writedir@plt-0x20>:
  402190:	stp	x16, x30, [sp, #-16]!
  402194:	adrp	x16, 420000 <tigetstr@plt+0x1d8f0>
  402198:	ldr	x17, [x16, #4088]
  40219c:	add	x16, x16, #0xff8
  4021a0:	br	x17
  4021a4:	nop
  4021a8:	nop
  4021ac:	nop

00000000004021b0 <_nc_set_writedir@plt>:
  4021b0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4021b4:	ldr	x17, [x16]
  4021b8:	add	x16, x16, #0x0
  4021bc:	br	x17

00000000004021c0 <memcpy@plt>:
  4021c0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4021c4:	ldr	x17, [x16, #8]
  4021c8:	add	x16, x16, #0x8
  4021cc:	br	x17

00000000004021d0 <_nc_first_name@plt>:
  4021d0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4021d4:	ldr	x17, [x16, #16]
  4021d8:	add	x16, x16, #0x10
  4021dc:	br	x17

00000000004021e0 <strlen@plt>:
  4021e0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4021e4:	ldr	x17, [x16, #24]
  4021e8:	add	x16, x16, #0x18
  4021ec:	br	x17

00000000004021f0 <_nc_pathlast@plt>:
  4021f0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4021f4:	ldr	x17, [x16, #32]
  4021f8:	add	x16, x16, #0x20
  4021fc:	br	x17

0000000000402200 <fputs@plt>:
  402200:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402204:	ldr	x17, [x16, #40]
  402208:	add	x16, x16, #0x28
  40220c:	br	x17

0000000000402210 <exit@plt>:
  402210:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402214:	ldr	x17, [x16, #48]
  402218:	add	x16, x16, #0x30
  40221c:	br	x17

0000000000402220 <_nc_infotocap@plt>:
  402220:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402224:	ldr	x17, [x16, #56]
  402228:	add	x16, x16, #0x38
  40222c:	br	x17

0000000000402230 <perror@plt>:
  402230:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402234:	ldr	x17, [x16, #64]
  402238:	add	x16, x16, #0x40
  40223c:	br	x17

0000000000402240 <remove@plt>:
  402240:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402244:	ldr	x17, [x16, #72]
  402248:	add	x16, x16, #0x48
  40224c:	br	x17

0000000000402250 <sprintf@plt>:
  402250:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402254:	ldr	x17, [x16, #80]
  402258:	add	x16, x16, #0x50
  40225c:	br	x17

0000000000402260 <__cxa_atexit@plt>:
  402260:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402264:	ldr	x17, [x16, #88]
  402268:	add	x16, x16, #0x58
  40226c:	br	x17

0000000000402270 <fputc@plt>:
  402270:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402274:	ldr	x17, [x16, #96]
  402278:	add	x16, x16, #0x60
  40227c:	br	x17

0000000000402280 <curses_version@plt>:
  402280:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402284:	ldr	x17, [x16, #104]
  402288:	add	x16, x16, #0x68
  40228c:	br	x17

0000000000402290 <tgoto@plt>:
  402290:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402294:	ldr	x17, [x16, #112]
  402298:	add	x16, x16, #0x70
  40229c:	br	x17

00000000004022a0 <_nc_doalloc@plt>:
  4022a0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4022a4:	ldr	x17, [x16, #120]
  4022a8:	add	x16, x16, #0x78
  4022ac:	br	x17

00000000004022b0 <_nc_read_entry_source@plt>:
  4022b0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4022b4:	ldr	x17, [x16, #128]
  4022b8:	add	x16, x16, #0x80
  4022bc:	br	x17

00000000004022c0 <_nc_set_source@plt>:
  4022c0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4022c4:	ldr	x17, [x16, #136]
  4022c8:	add	x16, x16, #0x88
  4022cc:	br	x17

00000000004022d0 <fclose@plt>:
  4022d0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4022d4:	ldr	x17, [x16, #144]
  4022d8:	add	x16, x16, #0x90
  4022dc:	br	x17

00000000004022e0 <atoi@plt>:
  4022e0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4022e4:	ldr	x17, [x16, #152]
  4022e8:	add	x16, x16, #0x98
  4022ec:	br	x17

00000000004022f0 <fopen@plt>:
  4022f0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4022f4:	ldr	x17, [x16, #160]
  4022f8:	add	x16, x16, #0xa0
  4022fc:	br	x17

0000000000402300 <malloc@plt>:
  402300:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402304:	ldr	x17, [x16, #168]
  402308:	add	x16, x16, #0xa8
  40230c:	br	x17

0000000000402310 <tparm@plt>:
  402310:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402314:	ldr	x17, [x16, #176]
  402318:	add	x16, x16, #0xb0
  40231c:	br	x17

0000000000402320 <strncmp@plt>:
  402320:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402324:	ldr	x17, [x16, #184]
  402328:	add	x16, x16, #0xb8
  40232c:	br	x17

0000000000402330 <__libc_start_main@plt>:
  402330:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402334:	ldr	x17, [x16, #192]
  402338:	add	x16, x16, #0xc0
  40233c:	br	x17

0000000000402340 <strcat@plt>:
  402340:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402344:	ldr	x17, [x16, #200]
  402348:	add	x16, x16, #0xc8
  40234c:	br	x17

0000000000402350 <fgetc@plt>:
  402350:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402354:	ldr	x17, [x16, #208]
  402358:	add	x16, x16, #0xd0
  40235c:	br	x17

0000000000402360 <tigetflag@plt>:
  402360:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402364:	ldr	x17, [x16, #216]
  402368:	add	x16, x16, #0xd8
  40236c:	br	x17

0000000000402370 <memset@plt>:
  402370:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402374:	ldr	x17, [x16, #224]
  402378:	add	x16, x16, #0xe0
  40237c:	br	x17

0000000000402380 <fdopen@plt>:
  402380:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402384:	ldr	x17, [x16, #232]
  402388:	add	x16, x16, #0xe8
  40238c:	br	x17

0000000000402390 <_nc_tparm_analyze@plt>:
  402390:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402394:	ldr	x17, [x16, #240]
  402398:	add	x16, x16, #0xf0
  40239c:	br	x17

00000000004023a0 <getopt@plt>:
  4023a0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4023a4:	ldr	x17, [x16, #248]
  4023a8:	add	x16, x16, #0xf8
  4023ac:	br	x17

00000000004023b0 <use_extended_names@plt>:
  4023b0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4023b4:	ldr	x17, [x16, #256]
  4023b8:	add	x16, x16, #0x100
  4023bc:	br	x17

00000000004023c0 <calloc@plt>:
  4023c0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4023c4:	ldr	x17, [x16, #264]
  4023c8:	add	x16, x16, #0x108
  4023cc:	br	x17

00000000004023d0 <bcmp@plt>:
  4023d0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4023d4:	ldr	x17, [x16, #272]
  4023d8:	add	x16, x16, #0x110
  4023dc:	br	x17

00000000004023e0 <rewind@plt>:
  4023e0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4023e4:	ldr	x17, [x16, #280]
  4023e8:	add	x16, x16, #0x118
  4023ec:	br	x17

00000000004023f0 <strdup@plt>:
  4023f0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4023f4:	ldr	x17, [x16, #288]
  4023f8:	add	x16, x16, #0x120
  4023fc:	br	x17

0000000000402400 <strerror@plt>:
  402400:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402404:	ldr	x17, [x16, #296]
  402408:	add	x16, x16, #0x128
  40240c:	br	x17

0000000000402410 <keyname@plt>:
  402410:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402414:	ldr	x17, [x16, #304]
  402418:	add	x16, x16, #0x130
  40241c:	br	x17

0000000000402420 <_nc_write_entry@plt>:
  402420:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402424:	ldr	x17, [x16, #312]
  402428:	add	x16, x16, #0x138
  40242c:	br	x17

0000000000402430 <__gmon_start__@plt>:
  402430:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402434:	ldr	x17, [x16, #320]
  402438:	add	x16, x16, #0x140
  40243c:	br	x17

0000000000402440 <_nc_set_type@plt>:
  402440:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402444:	ldr	x17, [x16, #328]
  402448:	add	x16, x16, #0x148
  40244c:	br	x17

0000000000402450 <_nc_visbuf@plt>:
  402450:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402454:	ldr	x17, [x16, #336]
  402458:	add	x16, x16, #0x150
  40245c:	br	x17

0000000000402460 <fseek@plt>:
  402460:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402464:	ldr	x17, [x16, #344]
  402468:	add	x16, x16, #0x158
  40246c:	br	x17

0000000000402470 <abort@plt>:
  402470:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402474:	ldr	x17, [x16, #352]
  402478:	add	x16, x16, #0x160
  40247c:	br	x17

0000000000402480 <_nc_write_object@plt>:
  402480:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402484:	ldr	x17, [x16, #360]
  402488:	add	x16, x16, #0x168
  40248c:	br	x17

0000000000402490 <_nc_tic_expand@plt>:
  402490:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402494:	ldr	x17, [x16, #368]
  402498:	add	x16, x16, #0x170
  40249c:	br	x17

00000000004024a0 <access@plt>:
  4024a0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4024a4:	ldr	x17, [x16, #376]
  4024a8:	add	x16, x16, #0x178
  4024ac:	br	x17

00000000004024b0 <feof@plt>:
  4024b0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4024b4:	ldr	x17, [x16, #384]
  4024b8:	add	x16, x16, #0x180
  4024bc:	br	x17

00000000004024c0 <puts@plt>:
  4024c0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4024c4:	ldr	x17, [x16, #392]
  4024c8:	add	x16, x16, #0x188
  4024cc:	br	x17

00000000004024d0 <_nc_tic_dir@plt>:
  4024d0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4024d4:	ldr	x17, [x16, #400]
  4024d8:	add	x16, x16, #0x190
  4024dc:	br	x17

00000000004024e0 <strcmp@plt>:
  4024e0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4024e4:	ldr	x17, [x16, #408]
  4024e8:	add	x16, x16, #0x198
  4024ec:	br	x17

00000000004024f0 <__ctype_b_loc@plt>:
  4024f0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4024f4:	ldr	x17, [x16, #416]
  4024f8:	add	x16, x16, #0x1a0
  4024fc:	br	x17

0000000000402500 <_nc_find_user_entry@plt>:
  402500:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402504:	ldr	x17, [x16, #424]
  402508:	add	x16, x16, #0x1a8
  40250c:	br	x17

0000000000402510 <strtol@plt>:
  402510:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402514:	ldr	x17, [x16, #432]
  402518:	add	x16, x16, #0x1b0
  40251c:	br	x17

0000000000402520 <free@plt>:
  402520:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402524:	ldr	x17, [x16, #440]
  402528:	add	x16, x16, #0x1b8
  40252c:	br	x17

0000000000402530 <_nc_resolve_uses2@plt>:
  402530:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402534:	ldr	x17, [x16, #448]
  402538:	add	x16, x16, #0x1c0
  40253c:	br	x17

0000000000402540 <_nc_rootname@plt>:
  402540:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402544:	ldr	x17, [x16, #456]
  402548:	add	x16, x16, #0x1c8
  40254c:	br	x17

0000000000402550 <_nc_warning@plt>:
  402550:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402554:	ldr	x17, [x16, #464]
  402558:	add	x16, x16, #0x1d0
  40255c:	br	x17

0000000000402560 <strchr@plt>:
  402560:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402564:	ldr	x17, [x16, #472]
  402568:	add	x16, x16, #0x1d8
  40256c:	br	x17

0000000000402570 <fwrite@plt>:
  402570:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402574:	ldr	x17, [x16, #480]
  402578:	add	x16, x16, #0x1e0
  40257c:	br	x17

0000000000402580 <clearerr@plt>:
  402580:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402584:	ldr	x17, [x16, #488]
  402588:	add	x16, x16, #0x1e8
  40258c:	br	x17

0000000000402590 <fflush@plt>:
  402590:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402594:	ldr	x17, [x16, #496]
  402598:	add	x16, x16, #0x1f0
  40259c:	br	x17

00000000004025a0 <strcpy@plt>:
  4025a0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4025a4:	ldr	x17, [x16, #504]
  4025a8:	add	x16, x16, #0x1f8
  4025ac:	br	x17

00000000004025b0 <_nc_tic_written@plt>:
  4025b0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4025b4:	ldr	x17, [x16, #512]
  4025b8:	add	x16, x16, #0x200
  4025bc:	br	x17

00000000004025c0 <_nc_capcmp@plt>:
  4025c0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4025c4:	ldr	x17, [x16, #520]
  4025c8:	add	x16, x16, #0x208
  4025cc:	br	x17

00000000004025d0 <memchr@plt>:
  4025d0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4025d4:	ldr	x17, [x16, #528]
  4025d8:	add	x16, x16, #0x210
  4025dc:	br	x17

00000000004025e0 <mkstemp@plt>:
  4025e0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4025e4:	ldr	x17, [x16, #536]
  4025e8:	add	x16, x16, #0x218
  4025ec:	br	x17

00000000004025f0 <_nc_name_match@plt>:
  4025f0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4025f4:	ldr	x17, [x16, #544]
  4025f8:	add	x16, x16, #0x220
  4025fc:	br	x17

0000000000402600 <strstr@plt>:
  402600:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402604:	ldr	x17, [x16, #552]
  402608:	add	x16, x16, #0x228
  40260c:	br	x17

0000000000402610 <_nc_get_hash_table@plt>:
  402610:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402614:	ldr	x17, [x16, #560]
  402618:	add	x16, x16, #0x230
  40261c:	br	x17

0000000000402620 <__isoc99_sscanf@plt>:
  402620:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402624:	ldr	x17, [x16, #568]
  402628:	add	x16, x16, #0x238
  40262c:	br	x17

0000000000402630 <_nc_home_terminfo@plt>:
  402630:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402634:	ldr	x17, [x16, #576]
  402638:	add	x16, x16, #0x240
  40263c:	br	x17

0000000000402640 <_nc_find_entry@plt>:
  402640:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402644:	ldr	x17, [x16, #584]
  402648:	add	x16, x16, #0x248
  40264c:	br	x17

0000000000402650 <_nc_trim_sgr0@plt>:
  402650:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402654:	ldr	x17, [x16, #592]
  402658:	add	x16, x16, #0x250
  40265c:	br	x17

0000000000402660 <strncpy@plt>:
  402660:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402664:	ldr	x17, [x16, #600]
  402668:	add	x16, x16, #0x258
  40266c:	br	x17

0000000000402670 <umask@plt>:
  402670:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402674:	ldr	x17, [x16, #608]
  402678:	add	x16, x16, #0x260
  40267c:	br	x17

0000000000402680 <printf@plt>:
  402680:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402684:	ldr	x17, [x16, #616]
  402688:	add	x16, x16, #0x268
  40268c:	br	x17

0000000000402690 <__errno_location@plt>:
  402690:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402694:	ldr	x17, [x16, #624]
  402698:	add	x16, x16, #0x270
  40269c:	br	x17

00000000004026a0 <getenv@plt>:
  4026a0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4026a4:	ldr	x17, [x16, #632]
  4026a8:	add	x16, x16, #0x278
  4026ac:	br	x17

00000000004026b0 <putchar@plt>:
  4026b0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4026b4:	ldr	x17, [x16, #640]
  4026b8:	add	x16, x16, #0x280
  4026bc:	br	x17

00000000004026c0 <__xstat@plt>:
  4026c0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4026c4:	ldr	x17, [x16, #648]
  4026c8:	add	x16, x16, #0x288
  4026cc:	br	x17

00000000004026d0 <fprintf@plt>:
  4026d0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4026d4:	ldr	x17, [x16, #656]
  4026d8:	add	x16, x16, #0x290
  4026dc:	br	x17

00000000004026e0 <fgets@plt>:
  4026e0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4026e4:	ldr	x17, [x16, #664]
  4026e8:	add	x16, x16, #0x298
  4026ec:	br	x17

00000000004026f0 <_nc_visbuf2@plt>:
  4026f0:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  4026f4:	ldr	x17, [x16, #672]
  4026f8:	add	x16, x16, #0x2a0
  4026fc:	br	x17

0000000000402700 <ferror@plt>:
  402700:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402704:	ldr	x17, [x16, #680]
  402708:	add	x16, x16, #0x2a8
  40270c:	br	x17

0000000000402710 <tigetstr@plt>:
  402710:	adrp	x16, 421000 <tigetstr@plt+0x1e8f0>
  402714:	ldr	x17, [x16, #688]
  402718:	add	x16, x16, #0x2b0
  40271c:	br	x17

Disassembly of section .text:

0000000000402720 <.text>:
  402720:	mov	x29, #0x0                   	// #0
  402724:	mov	x30, #0x0                   	// #0
  402728:	mov	x5, x0
  40272c:	ldr	x1, [sp]
  402730:	add	x2, sp, #0x8
  402734:	mov	x6, sp
  402738:	movz	x0, #0x0, lsl #48
  40273c:	movk	x0, #0x0, lsl #32
  402740:	movk	x0, #0x40, lsl #16
  402744:	movk	x0, #0x282c
  402748:	movz	x3, #0x0, lsl #48
  40274c:	movk	x3, #0x0, lsl #32
  402750:	movk	x3, #0x40, lsl #16
  402754:	movk	x3, #0xb0d0
  402758:	movz	x4, #0x0, lsl #48
  40275c:	movk	x4, #0x0, lsl #32
  402760:	movk	x4, #0x40, lsl #16
  402764:	movk	x4, #0xb150
  402768:	bl	402330 <__libc_start_main@plt>
  40276c:	bl	402470 <abort@plt>
  402770:	adrp	x0, 420000 <tigetstr@plt+0x1d8f0>
  402774:	ldr	x0, [x0, #3936]
  402778:	cbz	x0, 402780 <tigetstr@plt+0x70>
  40277c:	b	402430 <__gmon_start__@plt>
  402780:	ret
  402784:	nop
  402788:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  40278c:	add	x0, x0, #0x2e8
  402790:	adrp	x1, 421000 <tigetstr@plt+0x1e8f0>
  402794:	add	x1, x1, #0x2e8
  402798:	cmp	x1, x0
  40279c:	b.eq	4027b4 <tigetstr@plt+0xa4>  // b.none
  4027a0:	adrp	x1, 40b000 <tigetstr@plt+0x88f0>
  4027a4:	ldr	x1, [x1, #400]
  4027a8:	cbz	x1, 4027b4 <tigetstr@plt+0xa4>
  4027ac:	mov	x16, x1
  4027b0:	br	x16
  4027b4:	ret
  4027b8:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  4027bc:	add	x0, x0, #0x2e8
  4027c0:	adrp	x1, 421000 <tigetstr@plt+0x1e8f0>
  4027c4:	add	x1, x1, #0x2e8
  4027c8:	sub	x1, x1, x0
  4027cc:	lsr	x2, x1, #63
  4027d0:	add	x1, x2, x1, asr #3
  4027d4:	cmp	xzr, x1, asr #1
  4027d8:	asr	x1, x1, #1
  4027dc:	b.eq	4027f4 <tigetstr@plt+0xe4>  // b.none
  4027e0:	adrp	x2, 40b000 <tigetstr@plt+0x88f0>
  4027e4:	ldr	x2, [x2, #408]
  4027e8:	cbz	x2, 4027f4 <tigetstr@plt+0xe4>
  4027ec:	mov	x16, x2
  4027f0:	br	x16
  4027f4:	ret
  4027f8:	stp	x29, x30, [sp, #-32]!
  4027fc:	mov	x29, sp
  402800:	str	x19, [sp, #16]
  402804:	adrp	x19, 421000 <tigetstr@plt+0x1e8f0>
  402808:	ldrb	w0, [x19, #744]
  40280c:	cbnz	w0, 40281c <tigetstr@plt+0x10c>
  402810:	bl	402788 <tigetstr@plt+0x78>
  402814:	mov	w0, #0x1                   	// #1
  402818:	strb	w0, [x19, #744]
  40281c:	ldr	x19, [sp, #16]
  402820:	ldp	x29, x30, [sp], #32
  402824:	ret
  402828:	b	4027b8 <tigetstr@plt+0xa8>
  40282c:	stp	x29, x30, [sp, #-96]!
  402830:	stp	x28, x27, [sp, #16]
  402834:	stp	x26, x25, [sp, #32]
  402838:	stp	x24, x23, [sp, #48]
  40283c:	stp	x22, x21, [sp, #64]
  402840:	stp	x20, x19, [sp, #80]
  402844:	mov	x29, sp
  402848:	sub	sp, sp, #0xa, lsl #12
  40284c:	sub	sp, sp, #0x70
  402850:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402854:	ldr	x8, [x8, #3856]
  402858:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40285c:	mov	w22, w0
  402860:	mov	x26, x1
  402864:	ldr	x8, [x8]
  402868:	str	x8, [x9, #752]
  40286c:	ldr	x8, [x1]
  402870:	mov	x0, x8
  402874:	bl	402540 <_nc_rootname@plt>
  402878:	adrp	x19, 420000 <tigetstr@plt+0x1d8f0>
  40287c:	ldr	x19, [x19, #3968]
  402880:	str	x0, [x19]
  402884:	adrp	x0, 403000 <tigetstr@plt+0x8f0>
  402888:	add	x0, x0, #0x7e0
  40288c:	bl	40b158 <tigetstr@plt+0x8a48>
  402890:	ldr	x0, [x19]
  402894:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  402898:	add	x1, x1, #0x70
  40289c:	bl	40b06c <tigetstr@plt+0x895c>
  4028a0:	ldr	x8, [x19]
  4028a4:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4028a8:	and	w9, w0, #0x1
  4028ac:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  4028b0:	add	x1, x1, #0x7a
  4028b4:	mov	x0, x8
  4028b8:	strb	w9, [x10, #760]
  4028bc:	bl	40b06c <tigetstr@plt+0x895c>
  4028c0:	and	w8, w0, #0x1
  4028c4:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  4028c8:	tst	w0, #0x1
  4028cc:	mov	w9, #0x2                   	// #2
  4028d0:	mov	w10, #0x4                   	// #4
  4028d4:	strb	w8, [x28, #764]
  4028d8:	csel	w8, w9, wzr, ne  // ne = any
  4028dc:	mov	w0, wzr
  4028e0:	csel	w23, w10, w9, ne  // ne = any
  4028e4:	str	w8, [sp, #60]
  4028e8:	bl	4023b0 <use_extended_names@plt>
  4028ec:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  4028f0:	ldr	x8, [x8, #4024]
  4028f4:	adrp	x2, 40c000 <tigetstr@plt+0x98f0>
  4028f8:	add	x2, x2, #0x84
  4028fc:	mov	w0, w22
  402900:	mov	x1, x26
  402904:	str	wzr, [x8]
  402908:	bl	4023a0 <getopt@plt>
  40290c:	cmn	w0, #0x1
  402910:	b.eq	402c24 <tigetstr@plt+0x514>  // b.none
  402914:	mov	w8, #0xffff                	// #65535
  402918:	str	w8, [sp, #80]
  40291c:	mov	w8, #0x1                   	// #1
  402920:	mov	w25, w0
  402924:	str	w23, [sp, #36]
  402928:	mov	w19, #0xffffffff            	// #-1
  40292c:	mov	w24, #0x3c                  	// #60
  402930:	str	w8, [sp, #72]
  402934:	mov	w21, #0x3f                  	// #63
  402938:	bl	4024f0 <__ctype_b_loc@plt>
  40293c:	mov	x23, x0
  402940:	mov	w27, wzr
  402944:	mov	w9, wzr
  402948:	mov	w8, #0x1                   	// #1
  40294c:	str	wzr, [sp, #56]
  402950:	str	xzr, [sp, #88]
  402954:	str	wzr, [sp, #64]
  402958:	str	xzr, [sp, #24]
  40295c:	stp	xzr, xzr, [sp, #40]
  402960:	str	wzr, [sp, #76]
  402964:	str	w8, [sp, #84]
  402968:	mov	w20, w27
  40296c:	mov	w27, w21
  402970:	mov	w21, w25
  402974:	ldr	w25, [sp, #76]
  402978:	str	w9, [sp, #68]
  40297c:	ldr	x8, [x23]
  402980:	ldrh	w8, [x8, w21, sxtw #1]
  402984:	tbz	w8, #11, 402a28 <tigetstr@plt+0x318>
  402988:	cmp	w27, #0x77
  40298c:	b.eq	4029c8 <tigetstr@plt+0x2b8>  // b.none
  402990:	cmp	w27, #0x76
  402994:	b.eq	4029b4 <tigetstr@plt+0x2a4>  // b.none
  402998:	cmp	w27, #0x51
  40299c:	b.ne	4029dc <tigetstr@plt+0x2cc>  // b.any
  4029a0:	mov	w8, #0xa                   	// #10
  4029a4:	madd	w8, w25, w8, w21
  4029a8:	sub	w25, w8, #0x30
  4029ac:	mov	w21, #0x51                  	// #81
  4029b0:	b	402a00 <tigetstr@plt+0x2f0>
  4029b4:	mov	w8, #0xa                   	// #10
  4029b8:	madd	w8, w19, w8, w21
  4029bc:	sub	w19, w8, #0x30
  4029c0:	mov	w21, #0x76                  	// #118
  4029c4:	b	402a00 <tigetstr@plt+0x2f0>
  4029c8:	mov	w8, #0xa                   	// #10
  4029cc:	madd	w8, w24, w8, w21
  4029d0:	sub	w24, w8, #0x30
  4029d4:	mov	w21, #0x77                  	// #119
  4029d8:	b	402a00 <tigetstr@plt+0x2f0>
  4029dc:	cmp	w21, #0x30
  4029e0:	b.eq	4029f4 <tigetstr@plt+0x2e4>  // b.none
  4029e4:	cmp	w21, #0x31
  4029e8:	b.ne	4034d4 <tigetstr@plt+0xdc4>  // b.any
  4029ec:	mov	w24, wzr
  4029f0:	b	402a00 <tigetstr@plt+0x2f0>
  4029f4:	mov	w8, #0x1                   	// #1
  4029f8:	str	w8, [sp, #80]
  4029fc:	mov	w24, #0xffff                	// #65535
  402a00:	adrp	x2, 40c000 <tigetstr@plt+0x98f0>
  402a04:	mov	w0, w22
  402a08:	mov	x1, x26
  402a0c:	add	x2, x2, #0x84
  402a10:	mov	w27, w21
  402a14:	bl	4023a0 <getopt@plt>
  402a18:	mov	w21, w0
  402a1c:	cmn	w0, #0x1
  402a20:	b.ne	40297c <tigetstr@plt+0x26c>  // b.any
  402a24:	b	402c04 <tigetstr@plt+0x4f4>
  402a28:	sub	w8, w21, #0x43
  402a2c:	cmp	w8, #0x35
  402a30:	str	w25, [sp, #76]
  402a34:	b.hi	4034d4 <tigetstr@plt+0xdc4>  // b.pmore
  402a38:	adrp	x11, 40b000 <tigetstr@plt+0x88f0>
  402a3c:	add	x11, x11, #0x1a0
  402a40:	adr	x9, 402a5c <tigetstr@plt+0x34c>
  402a44:	ldrh	w10, [x11, x8, lsl #1]
  402a48:	add	x9, x9, x10, lsl #2
  402a4c:	mov	w27, w20
  402a50:	mov	w20, wzr
  402a54:	mov	w8, #0x1                   	// #1
  402a58:	br	x9
  402a5c:	mov	w8, #0x1                   	// #1
  402a60:	mov	w9, #0x2                   	// #2
  402a64:	strb	w8, [x28, #764]
  402a68:	mov	w8, #0x4                   	// #4
  402a6c:	str	w9, [sp, #60]
  402a70:	b	402b24 <tigetstr@plt+0x414>
  402a74:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  402a78:	ldr	x9, [x9, #4024]
  402a7c:	mov	w8, #0x1                   	// #1
  402a80:	str	w8, [x9]
  402a84:	b	402bc4 <tigetstr@plt+0x4b4>
  402a88:	str	wzr, [sp, #84]
  402a8c:	b	402bc4 <tigetstr@plt+0x4b4>
  402a90:	mov	w8, #0x1                   	// #1
  402a94:	str	w8, [sp, #56]
  402a98:	b	402bc4 <tigetstr@plt+0x4b4>
  402a9c:	mov	w27, #0x1                   	// #1
  402aa0:	b	402bc4 <tigetstr@plt+0x4b4>
  402aa4:	mov	w8, #0x1                   	// #1
  402aa8:	str	w8, [sp, #40]
  402aac:	b	402bc4 <tigetstr@plt+0x4b4>
  402ab0:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402ab4:	ldr	x8, [x8, #3872]
  402ab8:	ldr	x8, [x8]
  402abc:	str	x8, [sp, #24]
  402ac0:	b	402bc4 <tigetstr@plt+0x4b4>
  402ac4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402ac8:	mov	w9, #0x1                   	// #1
  402acc:	strb	w9, [x8, #784]
  402ad0:	b	402bc4 <tigetstr@plt+0x4b4>
  402ad4:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402ad8:	ldr	x8, [x8, #3904]
  402adc:	strb	wzr, [x8]
  402ae0:	mov	w8, #0x1                   	// #1
  402ae4:	str	w8, [sp, #64]
  402ae8:	b	402bc4 <tigetstr@plt+0x4b4>
  402aec:	mov	w8, #0x1                   	// #1
  402af0:	b	402b98 <tigetstr@plt+0x488>
  402af4:	mov	w8, #0x1                   	// #1
  402af8:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  402afc:	str	wzr, [sp, #60]
  402b00:	strb	w8, [x9, #760]
  402b04:	mov	w8, #0x2                   	// #2
  402b08:	b	402b24 <tigetstr@plt+0x414>
  402b0c:	mov	w10, #0x1                   	// #1
  402b10:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402b14:	mov	w9, #0x1                   	// #1
  402b18:	str	w9, [sp, #60]
  402b1c:	strb	w10, [x8, #760]
  402b20:	mov	w8, #0x3                   	// #3
  402b24:	str	w8, [sp, #36]
  402b28:	b	402bc4 <tigetstr@plt+0x4b4>
  402b2c:	str	wzr, [sp, #76]
  402b30:	b	402bc4 <tigetstr@plt+0x4b4>
  402b34:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402b38:	ldr	x8, [x8, #3872]
  402b3c:	ldr	x8, [x8]
  402b40:	str	x8, [sp, #48]
  402b44:	b	402bc4 <tigetstr@plt+0x4b4>
  402b48:	mov	w8, #0x1                   	// #1
  402b4c:	b	402bc8 <tigetstr@plt+0x4b8>
  402b50:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402b54:	ldr	x8, [x8, #3904]
  402b58:	mov	w9, #0x1                   	// #1
  402b5c:	strb	w9, [x8]
  402b60:	mov	w0, #0x1                   	// #1
  402b64:	mov	w25, #0x1                   	// #1
  402b68:	bl	4023b0 <use_extended_names@plt>
  402b6c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402b70:	strb	w25, [x8, #785]
  402b74:	b	402bc4 <tigetstr@plt+0x4b4>
  402b78:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402b7c:	ldr	x8, [x8, #3872]
  402b80:	ldr	x0, [x8]
  402b84:	bl	403960 <tigetstr@plt+0x1250>
  402b88:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402b8c:	str	x0, [x8, #776]
  402b90:	b	402bc4 <tigetstr@plt+0x4b4>
  402b94:	mov	w8, #0xffffffff            	// #-1
  402b98:	str	w8, [sp, #92]
  402b9c:	b	402bc4 <tigetstr@plt+0x4b4>
  402ba0:	mov	w8, #0x1                   	// #1
  402ba4:	str	w8, [sp, #88]
  402ba8:	b	402bc4 <tigetstr@plt+0x4b4>
  402bac:	mov	w8, #0x1                   	// #1
  402bb0:	str	w8, [sp, #44]
  402bb4:	b	402bc4 <tigetstr@plt+0x4b4>
  402bb8:	mov	w19, wzr
  402bbc:	b	402bc4 <tigetstr@plt+0x4b4>
  402bc0:	mov	w24, wzr
  402bc4:	ldr	w8, [sp, #68]
  402bc8:	ldr	w20, [sp, #72]
  402bcc:	adrp	x2, 40c000 <tigetstr@plt+0x98f0>
  402bd0:	add	x2, x2, #0x84
  402bd4:	mov	w0, w22
  402bd8:	mov	x1, x26
  402bdc:	mov	w25, w8
  402be0:	bl	4023a0 <getopt@plt>
  402be4:	mov	w13, w25
  402be8:	mov	w25, w0
  402bec:	mov	w12, w20
  402bf0:	cmn	w0, #0x1
  402bf4:	mov	w9, w13
  402bf8:	str	w20, [sp, #72]
  402bfc:	b.ne	402968 <tigetstr@plt+0x258>  // b.any
  402c00:	b	402c10 <tigetstr@plt+0x500>
  402c04:	ldp	w13, w12, [sp, #68]
  402c08:	str	w25, [sp, #76]
  402c0c:	mov	w27, w20
  402c10:	ldr	w23, [sp, #36]
  402c14:	cmp	w19, #0x0
  402c18:	cset	w8, eq  // eq = none
  402c1c:	csel	w8, w19, w8, gt
  402c20:	b	402c5c <tigetstr@plt+0x54c>
  402c24:	mov	w9, #0xffff                	// #65535
  402c28:	stp	wzr, w9, [sp, #76]
  402c2c:	mov	w9, #0x1                   	// #1
  402c30:	str	wzr, [sp, #56]
  402c34:	str	xzr, [sp, #88]
  402c38:	str	wzr, [sp, #64]
  402c3c:	mov	w27, wzr
  402c40:	str	xzr, [sp, #24]
  402c44:	stp	xzr, xzr, [sp, #40]
  402c48:	mov	w13, wzr
  402c4c:	mov	w8, wzr
  402c50:	mov	w12, #0x1                   	// #1
  402c54:	mov	w24, #0x3c                  	// #60
  402c58:	str	w9, [sp, #84]
  402c5c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  402c60:	ldr	x9, [x9, #3944]
  402c64:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  402c68:	str	w8, [x11, #768]
  402c6c:	mov	w11, #0xbfff                	// #49151
  402c70:	ldr	w10, [x9]
  402c74:	movk	w11, #0x3, lsl #16
  402c78:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  402c7c:	and	w10, w10, w11
  402c80:	orr	w8, w10, w8, lsl #13
  402c84:	str	w8, [x9]
  402c88:	cbz	w8, 402cac <tigetstr@plt+0x59c>
  402c8c:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402c90:	ldr	x8, [x8, #4048]
  402c94:	adrp	x11, 403000 <tigetstr@plt+0x8f0>
  402c98:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  402c9c:	add	x11, x11, #0xb48
  402ca0:	ldr	x9, [x8]
  402ca4:	str	x11, [x8]
  402ca8:	str	x9, [x10, #792]
  402cac:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  402cb0:	ldr	x9, [x9, #3880]
  402cb4:	adrp	x19, 421000 <tigetstr@plt+0x1e8f0>
  402cb8:	str	w13, [sp, #72]
  402cbc:	ldrsw	x8, [x9]
  402cc0:	cmp	w8, w22
  402cc4:	b.ge	402ce8 <tigetstr@plt+0x5d8>  // b.tcont
  402cc8:	add	w10, w8, #0x1
  402ccc:	cmp	w10, w22
  402cd0:	str	w10, [x9]
  402cd4:	b.lt	403524 <tigetstr@plt+0xe14>  // b.tstop
  402cd8:	ldr	x20, [x26, x8, lsl #3]
  402cdc:	mov	w21, w12
  402ce0:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  402ce4:	b	402d9c <tigetstr@plt+0x68c>
  402ce8:	ldrb	w8, [x25, #760]
  402cec:	cbz	w8, 403538 <tigetstr@plt+0xe28>
  402cf0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  402cf4:	add	x0, x0, #0xe1
  402cf8:	mov	w21, w12
  402cfc:	bl	4026a0 <getenv@plt>
  402d00:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  402d04:	cbz	x0, 402d94 <tigetstr@plt+0x684>
  402d08:	mov	x20, x0
  402d0c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  402d10:	add	x0, x0, #0xe9
  402d14:	bl	4026a0 <getenv@plt>
  402d18:	bl	403960 <tigetstr@plt+0x1250>
  402d1c:	str	x0, [x26, #776]
  402d20:	cbz	x0, 402d94 <tigetstr@plt+0x684>
  402d24:	mov	x0, x20
  402d28:	mov	w1, wzr
  402d2c:	bl	4024a0 <access@plt>
  402d30:	cbz	w0, 402d9c <tigetstr@plt+0x68c>
  402d34:	add	x0, sp, #0x1, lsl #12
  402d38:	add	x0, x0, #0x60
  402d3c:	add	x22, sp, #0x1, lsl #12
  402d40:	add	x22, x22, #0x60
  402d44:	bl	406608 <tigetstr@plt+0x3ef8>
  402d48:	str	x0, [x19, #800]
  402d4c:	cbz	x0, 403570 <tigetstr@plt+0xe60>
  402d50:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  402d54:	add	x1, x1, #0x182
  402d58:	mov	x2, x20
  402d5c:	bl	4026d0 <fprintf@plt>
  402d60:	ldr	x0, [x19, #800]
  402d64:	bl	4022d0 <fclose@plt>
  402d68:	add	x0, sp, #0x1, lsl #12
  402d6c:	add	x0, x0, #0x60
  402d70:	mov	x1, xzr
  402d74:	bl	40667c <tigetstr@plt+0x3f6c>
  402d78:	add	x20, sp, #0x1, lsl #12
  402d7c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402d80:	add	x20, x20, #0x60
  402d84:	str	x0, [x19, #800]
  402d88:	str	x22, [x8, #808]
  402d8c:	cbnz	x0, 402dd4 <tigetstr@plt+0x6c4>
  402d90:	b	402da4 <tigetstr@plt+0x694>
  402d94:	adrp	x20, 40c000 <tigetstr@plt+0x98f0>
  402d98:	add	x20, x20, #0xd4
  402d9c:	ldr	x0, [x19, #800]
  402da0:	cbnz	x0, 402dd4 <tigetstr@plt+0x6c4>
  402da4:	add	x1, sp, #0x60
  402da8:	mov	x0, x20
  402dac:	bl	40667c <tigetstr@plt+0x3f6c>
  402db0:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  402db4:	str	x0, [x19, #800]
  402db8:	add	x1, x1, #0x11a
  402dbc:	mov	x0, x20
  402dc0:	bl	4024e0 <strcmp@plt>
  402dc4:	adrp	x8, 40c000 <tigetstr@plt+0x98f0>
  402dc8:	add	x8, x8, #0x11c
  402dcc:	cmp	w0, #0x0
  402dd0:	csel	x20, x8, x20, eq  // eq = none
  402dd4:	ldrb	w8, [x25, #760]
  402dd8:	cmp	w8, #0x0
  402ddc:	cset	w8, eq  // eq = none
  402de0:	bic	w8, w8, w27
  402de4:	tbnz	w8, #0, 402e34 <tigetstr@plt+0x724>
  402de8:	ldr	w9, [sp, #60]
  402dec:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402df0:	cmp	w21, #0x0
  402df4:	ldr	w6, [x8, #768]
  402df8:	mov	w8, #0x4                   	// #4
  402dfc:	csel	w1, w8, w9, eq  // eq = none
  402e00:	ldr	w8, [sp, #40]
  402e04:	ldp	w9, w5, [sp, #76]
  402e08:	ldr	x0, [sp, #48]
  402e0c:	mov	w2, w23
  402e10:	orr	w8, w8, w27
  402e14:	and	w7, w8, #0x1
  402e18:	ldr	w8, [sp, #56]
  402e1c:	str	w9, [sp, #8]
  402e20:	and	w9, w27, #0x1
  402e24:	strb	w9, [sp]
  402e28:	and	w3, w8, #0x1
  402e2c:	mov	w4, w24
  402e30:	b	402e68 <tigetstr@plt+0x758>
  402e34:	ldrb	w8, [x28, #764]
  402e38:	cbz	w8, 402e6c <tigetstr@plt+0x75c>
  402e3c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402e40:	ldr	w6, [x8, #768]
  402e44:	ldp	w8, w1, [sp, #56]
  402e48:	ldr	x0, [sp, #48]
  402e4c:	ldr	w5, [sp, #80]
  402e50:	mov	w2, w23
  402e54:	and	w3, w8, #0x1
  402e58:	mov	w4, w24
  402e5c:	mov	w7, wzr
  402e60:	str	wzr, [sp, #8]
  402e64:	strb	wzr, [sp]
  402e68:	bl	407d50 <tigetstr@plt+0x5640>
  402e6c:	mov	x0, x20
  402e70:	bl	4022c0 <_nc_set_source@plt>
  402e74:	ldrb	w8, [x25, #760]
  402e78:	ldrb	w9, [x28, #764]
  402e7c:	cmp	w21, #0x0
  402e80:	ldr	w21, [sp, #72]
  402e84:	cset	w10, eq  // eq = none
  402e88:	orr	w8, w9, w8
  402e8c:	cmp	w8, #0x0
  402e90:	ldr	x0, [x19, #800]
  402e94:	cset	w8, ne  // ne = any
  402e98:	orr	w8, w27, w8
  402e9c:	adrp	x9, 406000 <tigetstr@plt+0x38f0>
  402ea0:	orr	w10, w21, w10
  402ea4:	add	x9, x9, #0x7dc
  402ea8:	tst	w8, #0x1
  402eac:	and	w2, w10, #0x1
  402eb0:	csel	x4, xzr, x9, ne  // ne = any
  402eb4:	mov	x1, xzr
  402eb8:	mov	w3, wzr
  402ebc:	bl	4022b0 <_nc_read_entry_source@plt>
  402ec0:	adrp	x23, 420000 <tigetstr@plt+0x1d8f0>
  402ec4:	adrp	x24, 420000 <tigetstr@plt+0x1d8f0>
  402ec8:	ldr	x23, [x23, #3864]
  402ecc:	ldr	x24, [x24, #3984]
  402ed0:	tbz	w27, #0, 402fb8 <tigetstr@plt+0x8a8>
  402ed4:	and	w1, w21, #0x1
  402ed8:	mov	w0, #0x1                   	// #1
  402edc:	bl	402530 <_nc_resolve_uses2@plt>
  402ee0:	ldr	w8, [sp, #84]
  402ee4:	and	w8, w8, w27
  402ee8:	tbz	w8, #0, 403598 <tigetstr@plt+0xe88>
  402eec:	ldrb	w8, [x28, #764]
  402ef0:	ldrb	w9, [x25, #760]
  402ef4:	orr	w8, w9, w8
  402ef8:	cbz	w8, 403598 <tigetstr@plt+0xe88>
  402efc:	ldr	x20, [x23]
  402f00:	str	w27, [sp, #80]
  402f04:	cbz	x20, 40357c <tigetstr@plt+0xe6c>
  402f08:	mov	w27, #0x1000                	// #4096
  402f0c:	mov	w26, #0x3ff                 	// #1023
  402f10:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  402f14:	ldr	x0, [x8, #776]
  402f18:	ldr	x1, [x20]
  402f1c:	bl	4067e4 <tigetstr@plt+0x40d4>
  402f20:	tbz	w0, #0, 402f54 <tigetstr@plt+0x844>
  402f24:	ldrb	w4, [x25, #760]
  402f28:	ldr	w5, [sp, #92]
  402f2c:	mov	w3, #0x1                   	// #1
  402f30:	mov	x0, x20
  402f34:	mov	x1, xzr
  402f38:	mov	w2, wzr
  402f3c:	bl	4081c4 <tigetstr@plt+0x5ab4>
  402f40:	ldrb	w8, [x25, #760]
  402f44:	cmp	w8, #0x0
  402f48:	csel	w8, w26, w27, eq  // eq = none
  402f4c:	cmp	w0, w8
  402f50:	b.gt	402f60 <tigetstr@plt+0x850>
  402f54:	ldr	x20, [x20, #1008]
  402f58:	cbnz	x20, 402f10 <tigetstr@plt+0x800>
  402f5c:	b	402ff8 <tigetstr@plt+0x8e8>
  402f60:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402f64:	ldr	x8, [x8, #3856]
  402f68:	mov	w22, w0
  402f6c:	mov	x21, x23
  402f70:	mov	x23, x24
  402f74:	ldr	x25, [x8]
  402f78:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  402f7c:	ldr	x8, [x8, #3968]
  402f80:	ldr	x0, [x20]
  402f84:	ldr	x24, [x8]
  402f88:	bl	4021d0 <_nc_first_name@plt>
  402f8c:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  402f90:	mov	x3, x0
  402f94:	mov	x0, x25
  402f98:	add	x1, x1, #0x124
  402f9c:	mov	x2, x24
  402fa0:	mov	w4, w22
  402fa4:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  402fa8:	mov	x24, x23
  402fac:	mov	x23, x21
  402fb0:	bl	4026d0 <fprintf@plt>
  402fb4:	b	402f54 <tigetstr@plt+0x844>
  402fb8:	ldrb	w8, [x25, #760]
  402fbc:	ldrb	w9, [x28, #764]
  402fc0:	ldr	w11, [sp, #44]
  402fc4:	orr	w10, w9, w8
  402fc8:	cmp	w10, #0x0
  402fcc:	cset	w10, ne  // ne = any
  402fd0:	bic	w10, w10, w11
  402fd4:	tbnz	w10, #0, 40300c <tigetstr@plt+0x8fc>
  402fd8:	and	w1, w21, #0x1
  402fdc:	mov	w0, #0x1                   	// #1
  402fe0:	bl	402530 <_nc_resolve_uses2@plt>
  402fe4:	cmp	w0, #0x0
  402fe8:	cset	w8, ne  // ne = any
  402fec:	orr	w8, w27, w8
  402ff0:	tbnz	w8, #0, 403004 <tigetstr@plt+0x8f4>
  402ff4:	b	403568 <tigetstr@plt+0xe58>
  402ff8:	ldr	w27, [sp, #80]
  402ffc:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  403000:	tbnz	w27, #0, 403598 <tigetstr@plt+0xe88>
  403004:	ldrb	w8, [x25, #760]
  403008:	ldrb	w9, [x28, #764]
  40300c:	orr	w8, w9, w8
  403010:	cbz	w8, 4035bc <tigetstr@plt+0xeac>
  403014:	mov	w8, #0xffffffff            	// #-1
  403018:	str	w8, [x24]
  40301c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  403020:	ldr	x20, [x23]
  403024:	ldr	x0, [x26, #776]
  403028:	ldr	x9, [x9, #4016]
  40302c:	str	w8, [x9]
  403030:	cbz	x20, 403378 <tigetstr@plt+0xc68>
  403034:	ldr	w8, [sp, #64]
  403038:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  40303c:	and	w8, w8, #0x1
  403040:	str	w8, [sp, #80]
  403044:	ldr	w8, [sp, #84]
  403048:	and	w22, w8, #0x1
  40304c:	ldr	x1, [x20]
  403050:	bl	4067e4 <tigetstr@plt+0x40d4>
  403054:	tbz	w0, #0, 40336c <tigetstr@plt+0xc5c>
  403058:	ldr	x0, [x20]
  40305c:	ldr	x23, [x20, #992]
  403060:	ldr	x24, [x20, #984]
  403064:	bl	4021d0 <_nc_first_name@plt>
  403068:	bl	402440 <_nc_set_type@plt>
  40306c:	ldr	w8, [sp, #88]
  403070:	tbnz	w8, #0, 4032e8 <tigetstr@plt+0xbd8>
  403074:	ldr	x0, [x19, #800]
  403078:	ldr	x1, [x20, #984]
  40307c:	mov	w2, wzr
  403080:	sub	x23, x23, x24
  403084:	bl	402460 <fseek@plt>
  403088:	cmp	x23, #0x1
  40308c:	b.lt	4032e8 <tigetstr@plt+0xbd8>  // b.tstop
  403090:	add	x23, x23, #0x1
  403094:	ldr	x0, [x19, #800]
  403098:	bl	402350 <fgetc@plt>
  40309c:	cmn	w0, #0x1
  4030a0:	b.eq	4032e8 <tigetstr@plt+0xbd8>  // b.none
  4030a4:	mov	w24, w0
  4030a8:	ldr	x0, [x19, #800]
  4030ac:	bl	402700 <ferror@plt>
  4030b0:	cbnz	w0, 4032e8 <tigetstr@plt+0xbd8>
  4030b4:	ldrb	w8, [x25, #760]
  4030b8:	cbz	w8, 4030d4 <tigetstr@plt+0x9c4>
  4030bc:	mov	w0, w24
  4030c0:	bl	4026b0 <putchar@plt>
  4030c4:	sub	x23, x23, #0x1
  4030c8:	cmp	x23, #0x1
  4030cc:	b.gt	403094 <tigetstr@plt+0x984>
  4030d0:	b	4032e8 <tigetstr@plt+0xbd8>
  4030d4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4030d8:	ldrb	w8, [x8, #816]
  4030dc:	cmp	w8, #0x1
  4030e0:	b.ne	403198 <tigetstr@plt+0xa88>  // b.any
  4030e4:	ldr	x9, [x27, #832]
  4030e8:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  4030ec:	ldr	x8, [x10, #824]
  4030f0:	add	x9, x9, #0x1
  4030f4:	cmp	x9, x8
  4030f8:	b.cc	403138 <tigetstr@plt+0xa28>  // b.lo, b.ul, b.last
  4030fc:	adrp	x21, 421000 <tigetstr@plt+0x1e8f0>
  403100:	ldr	x0, [x21, #840]
  403104:	add	x1, x8, #0x84
  403108:	str	x1, [x10, #824]
  40310c:	mov	x28, x10
  403110:	bl	4022a0 <_nc_doalloc@plt>
  403114:	str	x0, [x21, #840]
  403118:	cbz	x0, 4034bc <tigetstr@plt+0xdac>
  40311c:	adrp	x21, 421000 <tigetstr@plt+0x1e8f0>
  403120:	ldr	x0, [x21, #848]
  403124:	ldr	x1, [x28, #824]
  403128:	bl	4022a0 <_nc_doalloc@plt>
  40312c:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  403130:	str	x0, [x21, #848]
  403134:	cbz	x0, 4034c8 <tigetstr@plt+0xdb8>
  403138:	cmp	w24, #0x40
  40313c:	b.eq	403150 <tigetstr@plt+0xa40>  // b.none
  403140:	cmp	w24, #0x3e
  403144:	b.eq	4031b4 <tigetstr@plt+0xaa4>  // b.none
  403148:	cmp	w24, #0xa
  40314c:	b.ne	403264 <tigetstr@plt+0xb54>  // b.any
  403150:	ldr	x8, [x27, #832]
  403154:	adrp	x21, 421000 <tigetstr@plt+0x1e8f0>
  403158:	ldr	x9, [x21, #840]
  40315c:	mov	w0, #0x3c                  	// #60
  403160:	add	x10, x8, #0x1
  403164:	str	x10, [x27, #832]
  403168:	strb	wzr, [x9, x8]
  40316c:	bl	4026b0 <putchar@plt>
  403170:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403174:	ldr	x0, [x21, #840]
  403178:	ldr	x8, [x8, #3896]
  40317c:	ldr	x1, [x8]
  403180:	bl	402200 <fputs@plt>
  403184:	mov	w0, w24
  403188:	bl	4026b0 <putchar@plt>
  40318c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403190:	strb	wzr, [x8, #816]
  403194:	b	4030c4 <tigetstr@plt+0x9b4>
  403198:	cmp	w24, #0x3c
  40319c:	str	xzr, [x27, #832]
  4031a0:	b.ne	4030bc <tigetstr@plt+0x9ac>  // b.any
  4031a4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4031a8:	mov	w9, #0x1                   	// #1
  4031ac:	strb	w9, [x8, #816]
  4031b0:	b	4030c4 <tigetstr@plt+0x9b4>
  4031b4:	ldr	x8, [x27, #832]
  4031b8:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  4031bc:	ldr	x24, [x9, #840]
  4031c0:	mov	w1, #0x23                  	// #35
  4031c4:	add	x9, x8, #0x1
  4031c8:	str	x9, [x27, #832]
  4031cc:	strb	wzr, [x24, x8]
  4031d0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4031d4:	ldr	x25, [x8, #848]
  4031d8:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4031dc:	mov	x0, x24
  4031e0:	strb	wzr, [x8, #816]
  4031e4:	strb	wzr, [x25]
  4031e8:	bl	402560 <strchr@plt>
  4031ec:	mov	x26, x0
  4031f0:	cbnz	x0, 403208 <tigetstr@plt+0xaf8>
  4031f4:	mov	w1, #0x3d                  	// #61
  4031f8:	mov	x0, x24
  4031fc:	bl	402560 <strchr@plt>
  403200:	mov	x26, x0
  403204:	cbz	x0, 4032c4 <tigetstr@plt+0xbb4>
  403208:	mov	x0, x25
  40320c:	mov	x1, x26
  403210:	bl	4025a0 <strcpy@plt>
  403214:	strb	wzr, [x26]
  403218:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40321c:	ldr	x24, [x8, #840]
  403220:	mov	x0, x24
  403224:	bl	407c84 <tigetstr@plt+0x5574>
  403228:	cbz	x0, 403280 <tigetstr@plt+0xb70>
  40322c:	mov	x24, x0
  403230:	mov	w0, #0x3a                  	// #58
  403234:	bl	4026b0 <putchar@plt>
  403238:	adrp	x21, 420000 <tigetstr@plt+0x1d8f0>
  40323c:	ldr	x21, [x21, #3896]
  403240:	mov	x0, x24
  403244:	ldr	x1, [x21]
  403248:	bl	402200 <fputs@plt>
  40324c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403250:	ldr	x0, [x8, #848]
  403254:	ldr	x1, [x21]
  403258:	bl	402200 <fputs@plt>
  40325c:	mov	w0, #0x3a                  	// #58
  403260:	b	4032b4 <tigetstr@plt+0xba4>
  403264:	ldr	x8, [x27, #832]
  403268:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40326c:	ldr	x9, [x9, #840]
  403270:	add	x10, x8, #0x1
  403274:	str	x10, [x27, #832]
  403278:	strb	w24, [x9, x8]
  40327c:	b	4030c4 <tigetstr@plt+0x9b4>
  403280:	mov	w0, #0x3c                  	// #60
  403284:	bl	4026b0 <putchar@plt>
  403288:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40328c:	adrp	x21, 420000 <tigetstr@plt+0x1d8f0>
  403290:	ldr	x0, [x8, #840]
  403294:	ldr	x21, [x21, #3896]
  403298:	ldr	x1, [x21]
  40329c:	bl	402200 <fputs@plt>
  4032a0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4032a4:	ldr	x0, [x8, #848]
  4032a8:	ldr	x1, [x21]
  4032ac:	bl	402200 <fputs@plt>
  4032b0:	mov	w0, #0x3e                  	// #62
  4032b4:	bl	4026b0 <putchar@plt>
  4032b8:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  4032bc:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  4032c0:	b	4030c4 <tigetstr@plt+0x9b4>
  4032c4:	mov	w1, #0x40                  	// #64
  4032c8:	mov	x0, x24
  4032cc:	bl	402560 <strchr@plt>
  4032d0:	cbz	x0, 403220 <tigetstr@plt+0xb10>
  4032d4:	ldrb	w8, [x0, #1]
  4032d8:	mov	x26, x0
  4032dc:	cmp	w8, #0x3e
  4032e0:	b.eq	403208 <tigetstr@plt+0xaf8>  // b.none
  4032e4:	b	403220 <tigetstr@plt+0xb10>
  4032e8:	mov	x0, x20
  4032ec:	bl	40adb8 <tigetstr@plt+0x86a8>
  4032f0:	ldr	w1, [sp, #80]
  4032f4:	ldr	w3, [sp, #92]
  4032f8:	mov	x0, x20
  4032fc:	mov	w2, w22
  403300:	mov	x4, xzr
  403304:	bl	409e74 <tigetstr@plt+0x7764>
  403308:	ldr	w8, [x20, #72]
  40330c:	cbz	w8, 40333c <tigetstr@plt+0xc2c>
  403310:	mov	x23, xzr
  403314:	add	x24, x20, #0x50
  403318:	ldr	x0, [x24], #24
  40331c:	ldrb	w8, [x28, #764]
  403320:	cmp	w8, #0x0
  403324:	cset	w1, eq  // eq = none
  403328:	bl	40a8e8 <tigetstr@plt+0x81d8>
  40332c:	ldr	w8, [x20, #72]
  403330:	add	x23, x23, #0x1
  403334:	cmp	x23, x8
  403338:	b.cc	403318 <tigetstr@plt+0xc08>  // b.lo, b.ul, b.last
  40333c:	bl	40a994 <tigetstr@plt+0x8284>
  403340:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403344:	ldr	w8, [x8, #768]
  403348:	ldr	w9, [sp, #84]
  40334c:	cmp	w8, #0x0
  403350:	cset	w8, eq  // eq = none
  403354:	orr	w8, w9, w8
  403358:	tbnz	w8, #0, 40336c <tigetstr@plt+0xc5c>
  40335c:	mov	w1, w0
  403360:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403364:	add	x0, x0, #0x14c
  403368:	bl	402680 <printf@plt>
  40336c:	ldr	x20, [x20, #1008]
  403370:	ldr	x0, [x26, #776]
  403374:	cbnz	x20, 40304c <tigetstr@plt+0x93c>
  403378:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40337c:	ldr	x8, [x8, #3848]
  403380:	cmp	x0, #0x0
  403384:	cset	w9, ne  // ne = any
  403388:	ldr	x8, [x8]
  40338c:	cmp	x8, #0x0
  403390:	cset	w10, eq  // eq = none
  403394:	orr	w9, w9, w10
  403398:	ldr	w10, [sp, #88]
  40339c:	orr	w9, w10, w9
  4033a0:	tbz	w9, #0, 4033ac <tigetstr@plt+0xc9c>
  4033a4:	mov	w27, wzr
  4033a8:	b	40343c <tigetstr@plt+0xd2c>
  4033ac:	ldr	x0, [x19, #800]
  4033b0:	ldr	x1, [x8, #992]
  4033b4:	mov	w2, wzr
  4033b8:	bl	402460 <fseek@plt>
  4033bc:	ldr	x0, [x19, #800]
  4033c0:	bl	402350 <fgetc@plt>
  4033c4:	cmn	w0, #0x1
  4033c8:	mov	w27, wzr
  4033cc:	b.eq	40343c <tigetstr@plt+0xd2c>  // b.none
  4033d0:	mov	w21, wzr
  4033d4:	mov	w22, wzr
  4033d8:	mov	w20, wzr
  4033dc:	mov	w8, w20
  4033e0:	cmp	w0, #0x23
  4033e4:	cset	w9, eq  // eq = none
  4033e8:	cmp	w8, #0xa
  4033ec:	cset	w10, eq  // eq = none
  4033f0:	and	w10, w10, w9
  4033f4:	mov	w20, w0
  4033f8:	orr	w21, w21, w10
  4033fc:	csel	w22, w9, w22, eq  // eq = none
  403400:	tbz	w21, #0, 403428 <tigetstr@plt+0xd18>
  403404:	cmp	w8, #0xa
  403408:	cset	w8, eq  // eq = none
  40340c:	cmp	w20, #0xa
  403410:	cset	w9, eq  // eq = none
  403414:	and	w8, w8, w9
  403418:	orr	w8, w22, w8
  40341c:	tbz	w8, #0, 403428 <tigetstr@plt+0xd18>
  403420:	mov	w0, w20
  403424:	bl	4026b0 <putchar@plt>
  403428:	ldr	x0, [x19, #800]
  40342c:	bl	402350 <fgetc@plt>
  403430:	cmn	w0, #0x1
  403434:	mov	w27, wzr
  403438:	b.ne	4033dc <tigetstr@plt+0xccc>  // b.any
  40343c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403440:	ldrb	w8, [x8, #784]
  403444:	cmp	w8, #0x1
  403448:	b.ne	4034b4 <tigetstr@plt+0xda4>  // b.any
  40344c:	tbnz	w27, #0, 4034b4 <tigetstr@plt+0xda4>
  403450:	ldrb	w8, [x25, #760]
  403454:	ldrb	w9, [x28, #764]
  403458:	orr	w8, w9, w8
  40345c:	tst	w8, #0xff
  403460:	b.ne	4034b4 <tigetstr@plt+0xda4>  // b.any
  403464:	bl	4025b0 <_nc_tic_written@plt>
  403468:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40346c:	ldr	x19, [x8, #752]
  403470:	cbnz	w0, 403490 <tigetstr@plt+0xd80>
  403474:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403478:	add	x0, x0, #0x173
  40347c:	mov	w1, #0x13                  	// #19
  403480:	mov	w2, #0x1                   	// #1
  403484:	mov	x3, x19
  403488:	bl	402570 <fwrite@plt>
  40348c:	b	4034b4 <tigetstr@plt+0xda4>
  403490:	mov	w20, w0
  403494:	mov	x0, xzr
  403498:	bl	4024d0 <_nc_tic_dir@plt>
  40349c:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4034a0:	mov	x3, x0
  4034a4:	add	x1, x1, #0x159
  4034a8:	mov	x0, x19
  4034ac:	mov	w2, w20
  4034b0:	bl	4026d0 <fprintf@plt>
  4034b4:	mov	w0, wzr
  4034b8:	bl	402210 <exit@plt>
  4034bc:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4034c0:	add	x0, x0, #0x27c
  4034c4:	bl	4067c8 <tigetstr@plt+0x40b8>
  4034c8:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4034cc:	add	x0, x0, #0x292
  4034d0:	bl	4067c8 <tigetstr@plt+0x40b8>
  4034d4:	bl	40382c <tigetstr@plt+0x111c>
  4034d8:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  4034dc:	ldr	x8, [x8, #3944]
  4034e0:	cmp	w19, #0x0
  4034e4:	cset	w9, eq  // eq = none
  4034e8:	csel	w9, w19, w9, gt
  4034ec:	ldr	w10, [x8]
  4034f0:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  4034f4:	str	w9, [x11, #768]
  4034f8:	mov	w11, #0xbfff                	// #49151
  4034fc:	ldr	x0, [sp, #24]
  403500:	movk	w11, #0x3, lsl #16
  403504:	and	w10, w10, w11
  403508:	orr	w9, w10, w9, lsl #13
  40350c:	str	w9, [x8]
  403510:	bl	40387c <tigetstr@plt+0x116c>
  403514:	b	4034b4 <tigetstr@plt+0xda4>
  403518:	bl	402280 <curses_version@plt>
  40351c:	bl	4024c0 <puts@plt>
  403520:	b	4034b4 <tigetstr@plt+0xda4>
  403524:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403528:	ldr	x8, [x8, #3856]
  40352c:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  403530:	add	x1, x1, #0xac
  403534:	b	403548 <tigetstr@plt+0xe38>
  403538:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40353c:	ldr	x8, [x8, #3856]
  403540:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  403544:	add	x1, x1, #0xf5
  403548:	ldr	x0, [x8]
  40354c:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403550:	ldr	x8, [x8, #3968]
  403554:	ldr	x2, [x8]
  403558:	adrp	x4, 40b000 <tigetstr@plt+0x88f0>
  40355c:	add	x4, x4, #0x211
  403560:	mov	x3, x2
  403564:	bl	4026d0 <fprintf@plt>
  403568:	mov	w0, #0x1                   	// #1
  40356c:	bl	402210 <exit@plt>
  403570:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403574:	add	x0, x0, #0xee
  403578:	bl	4067c8 <tigetstr@plt+0x40b8>
  40357c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  403580:	ldr	x9, [x9, #4016]
  403584:	mov	w8, #0xffffffff            	// #-1
  403588:	str	w8, [x24]
  40358c:	mov	w27, #0x1                   	// #1
  403590:	str	w8, [x9]
  403594:	b	40343c <tigetstr@plt+0xd2c>
  403598:	mov	w8, #0xffffffff            	// #-1
  40359c:	str	w8, [x24]
  4035a0:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  4035a4:	ldr	x20, [x23]
  4035a8:	ldr	x9, [x9, #4016]
  4035ac:	str	w8, [x9]
  4035b0:	cbnz	x20, 4035d8 <tigetstr@plt+0xec8>
  4035b4:	mov	w27, #0x1                   	// #1
  4035b8:	b	40363c <tigetstr@plt+0xf2c>
  4035bc:	ldr	x0, [sp, #24]
  4035c0:	mov	x26, x24
  4035c4:	bl	4021b0 <_nc_set_writedir@plt>
  4035c8:	ldr	x19, [x23]
  4035cc:	cbnz	x19, 403648 <tigetstr@plt+0xf38>
  4035d0:	mov	w27, wzr
  4035d4:	b	40363c <tigetstr@plt+0xf2c>
  4035d8:	ldr	w8, [sp, #64]
  4035dc:	mov	x19, x24
  4035e0:	and	w21, w8, #0x1
  4035e4:	ldr	w8, [sp, #84]
  4035e8:	and	w22, w8, #0x1
  4035ec:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4035f0:	ldr	x0, [x8, #776]
  4035f4:	ldr	x1, [x20]
  4035f8:	bl	4067e4 <tigetstr@plt+0x40d4>
  4035fc:	tbz	w0, #0, 403634 <tigetstr@plt+0xf24>
  403600:	ldr	x0, [x20]
  403604:	bl	4021d0 <_nc_first_name@plt>
  403608:	bl	402440 <_nc_set_type@plt>
  40360c:	ldr	x8, [x20, #1000]
  403610:	mov	x0, x20
  403614:	str	w8, [x19]
  403618:	bl	40adb8 <tigetstr@plt+0x86a8>
  40361c:	ldr	w3, [sp, #92]
  403620:	mov	x0, x20
  403624:	mov	w1, w21
  403628:	mov	w2, w22
  40362c:	mov	x4, xzr
  403630:	bl	409e74 <tigetstr@plt+0x7764>
  403634:	ldr	x20, [x20, #1008]
  403638:	cbnz	x20, 4035ec <tigetstr@plt+0xedc>
  40363c:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  403640:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  403644:	b	40343c <tigetstr@plt+0xd2c>
  403648:	mov	w22, #0x27                  	// #39
  40364c:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  403650:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403654:	ldr	x0, [x8, #776]
  403658:	ldr	x1, [x19]
  40365c:	bl	4067e4 <tigetstr@plt+0x40d4>
  403660:	tbz	w0, #0, 4037cc <tigetstr@plt+0x10bc>
  403664:	mov	x23, xzr
  403668:	ldr	x8, [x19, #32]
  40366c:	ldr	x20, [x8, x23, lsl #3]
  403670:	add	x8, x20, #0x1
  403674:	cmp	x8, #0x2
  403678:	b.cc	4037a4 <tigetstr@plt+0x1094>  // b.lo, b.ul, b.last
  40367c:	mov	w1, #0x7b                  	// #123
  403680:	mov	x0, x20
  403684:	bl	402560 <strchr@plt>
  403688:	cbz	x0, 4037a4 <tigetstr@plt+0x1094>
  40368c:	ldrb	w8, [x20]
  403690:	cbnz	w8, 4036a0 <tigetstr@plt+0xf90>
  403694:	add	x24, sp, #0x2, lsl #12
  403698:	add	x24, x24, #0x68
  40369c:	b	403770 <tigetstr@plt+0x1060>
  4036a0:	add	x27, sp, #0x2, lsl #12
  4036a4:	add	x27, x27, #0x68
  4036a8:	mov	x9, x20
  4036ac:	mov	x24, x27
  4036b0:	and	w10, w8, #0xff
  4036b4:	add	x25, x9, #0x1
  4036b8:	cmp	w10, #0x25
  4036bc:	strb	w8, [x24], #1
  4036c0:	b.eq	4036e4 <tigetstr@plt+0xfd4>  // b.none
  4036c4:	cmp	w10, #0x5c
  4036c8:	b.ne	403760 <tigetstr@plt+0x1050>  // b.any
  4036cc:	ldrb	w8, [x9, #1]
  4036d0:	add	x24, x27, #0x2
  4036d4:	strb	w8, [x27, #1]
  4036d8:	cbz	w8, 403770 <tigetstr@plt+0x1060>
  4036dc:	add	x25, x9, #0x2
  4036e0:	b	403760 <tigetstr@plt+0x1050>
  4036e4:	ldrb	w8, [x25]
  4036e8:	cmp	w8, #0x7b
  4036ec:	b.ne	403764 <tigetstr@plt+0x1054>  // b.any
  4036f0:	add	x1, sp, #0x2, lsl #12
  4036f4:	add	x0, x9, #0x2
  4036f8:	add	x1, x1, #0x60
  4036fc:	mov	w2, wzr
  403700:	str	xzr, [sp, #8288]
  403704:	bl	402510 <strtol@plt>
  403708:	ldr	x8, [sp, #8288]
  40370c:	cbz	x8, 403760 <tigetstr@plt+0x1050>
  403710:	mov	x21, x0
  403714:	cmp	x0, #0x7e
  403718:	b.gt	403760 <tigetstr@plt+0x1050>
  40371c:	cmp	x21, #0x5c
  403720:	b.eq	403760 <tigetstr@plt+0x1050>  // b.none
  403724:	cmp	x21, #0x1
  403728:	b.lt	403760 <tigetstr@plt+0x1050>  // b.tstop
  40372c:	ldrb	w8, [x8]
  403730:	cmp	w8, #0x7d
  403734:	b.ne	403760 <tigetstr@plt+0x1050>  // b.any
  403738:	bl	4024f0 <__ctype_b_loc@plt>
  40373c:	ldr	x8, [x0]
  403740:	ldrh	w8, [x8, x21, lsl #1]
  403744:	tbz	w8, #14, 403760 <tigetstr@plt+0x1050>
  403748:	ldr	x8, [sp, #8288]
  40374c:	add	x24, x27, #0x4
  403750:	strb	w22, [x27, #1]
  403754:	strb	w21, [x27, #2]
  403758:	add	x25, x8, #0x1
  40375c:	strb	w22, [x27, #3]
  403760:	ldrb	w8, [x25]
  403764:	mov	x9, x25
  403768:	mov	x27, x24
  40376c:	cbnz	w8, 4036b0 <tigetstr@plt+0xfa0>
  403770:	add	x0, sp, #0x2, lsl #12
  403774:	add	x0, x0, #0x68
  403778:	strb	wzr, [x24]
  40377c:	bl	4021e0 <strlen@plt>
  403780:	mov	x21, x0
  403784:	mov	x0, x20
  403788:	bl	4021e0 <strlen@plt>
  40378c:	cmp	x21, x0
  403790:	b.cs	4037a4 <tigetstr@plt+0x1094>  // b.hs, b.nlast
  403794:	add	x1, sp, #0x2, lsl #12
  403798:	add	x1, x1, #0x68
  40379c:	mov	x0, x20
  4037a0:	bl	4025a0 <strcpy@plt>
  4037a4:	add	x23, x23, #0x1
  4037a8:	cmp	x23, #0x19e
  4037ac:	b.ne	403668 <tigetstr@plt+0xf58>  // b.any
  4037b0:	ldr	x0, [x19]
  4037b4:	bl	4021d0 <_nc_first_name@plt>
  4037b8:	bl	402440 <_nc_set_type@plt>
  4037bc:	ldr	x8, [x19, #1000]
  4037c0:	mov	x0, x19
  4037c4:	str	w8, [x26]
  4037c8:	bl	402420 <_nc_write_entry@plt>
  4037cc:	ldr	x19, [x19, #1008]
  4037d0:	mov	w27, wzr
  4037d4:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  4037d8:	cbnz	x19, 403650 <tigetstr@plt+0xf40>
  4037dc:	b	40343c <tigetstr@plt+0xd2c>
  4037e0:	stp	x29, x30, [sp, #-32]!
  4037e4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4037e8:	ldr	x0, [x8, #800]
  4037ec:	str	x19, [sp, #16]
  4037f0:	mov	x29, sp
  4037f4:	cbz	x0, 4037fc <tigetstr@plt+0x10ec>
  4037f8:	bl	4022d0 <fclose@plt>
  4037fc:	adrp	x19, 421000 <tigetstr@plt+0x1e8f0>
  403800:	ldr	x0, [x19, #808]
  403804:	cbz	x0, 403810 <tigetstr@plt+0x1100>
  403808:	bl	402240 <remove@plt>
  40380c:	cbnz	w0, 40381c <tigetstr@plt+0x110c>
  403810:	ldr	x19, [sp, #16]
  403814:	ldp	x29, x30, [sp], #32
  403818:	ret
  40381c:	ldr	x0, [x19, #808]
  403820:	ldr	x19, [sp, #16]
  403824:	ldp	x29, x30, [sp], #32
  403828:	b	402230 <perror@plt>
  40382c:	stp	x29, x30, [sp, #-32]!
  403830:	str	x19, [sp, #16]
  403834:	adrp	x19, 420000 <tigetstr@plt+0x1d8f0>
  403838:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40383c:	ldr	x19, [x19, #3856]
  403840:	ldr	x8, [x8, #3968]
  403844:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  403848:	adrp	x3, 40b000 <tigetstr@plt+0x88f0>
  40384c:	ldr	x0, [x19]
  403850:	ldr	x2, [x8]
  403854:	add	x1, x1, #0x187
  403858:	add	x3, x3, #0x211
  40385c:	mov	x29, sp
  403860:	bl	4026d0 <fprintf@plt>
  403864:	ldr	x1, [x19]
  403868:	adrp	x0, 40b000 <tigetstr@plt+0x88f0>
  40386c:	add	x0, x0, #0x267
  403870:	bl	402200 <fputs@plt>
  403874:	mov	w0, #0x1                   	// #1
  403878:	bl	402210 <exit@plt>
  40387c:	stp	x29, x30, [sp, #-48]!
  403880:	stp	x22, x21, [sp, #16]
  403884:	stp	x20, x19, [sp, #32]
  403888:	mov	x29, sp
  40388c:	cbz	x0, 40389c <tigetstr@plt+0x118c>
  403890:	mov	x19, x0
  403894:	mov	w22, #0x1                   	// #1
  403898:	b	4038bc <tigetstr@plt+0x11ac>
  40389c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4038a0:	add	x0, x0, #0x195
  4038a4:	bl	4026a0 <getenv@plt>
  4038a8:	cmp	x0, #0x0
  4038ac:	mov	x0, xzr
  4038b0:	cset	w22, ne  // ne = any
  4038b4:	bl	4024d0 <_nc_tic_dir@plt>
  4038b8:	mov	x19, x0
  4038bc:	mov	x0, x19
  4038c0:	bl	406844 <tigetstr@plt+0x4134>
  4038c4:	cbz	x0, 4038dc <tigetstr@plt+0x11cc>
  4038c8:	mov	x20, x0
  4038cc:	bl	4024c0 <puts@plt>
  4038d0:	mov	x0, x20
  4038d4:	bl	402520 <free@plt>
  4038d8:	mov	x19, xzr
  4038dc:	bl	402630 <_nc_home_terminfo@plt>
  4038e0:	cbz	x0, 403908 <tigetstr@plt+0x11f8>
  4038e4:	mov	x20, x0
  4038e8:	bl	406844 <tigetstr@plt+0x4134>
  4038ec:	cbz	x0, 403904 <tigetstr@plt+0x11f4>
  4038f0:	mov	x21, x0
  4038f4:	bl	4024c0 <puts@plt>
  4038f8:	mov	x0, x21
  4038fc:	bl	402520 <free@plt>
  403900:	b	403908 <tigetstr@plt+0x11f8>
  403904:	cbz	w22, 403920 <tigetstr@plt+0x1210>
  403908:	mov	x20, x19
  40390c:	cbnz	x19, 403920 <tigetstr@plt+0x1210>
  403910:	ldp	x20, x19, [sp, #32]
  403914:	ldp	x22, x21, [sp, #16]
  403918:	ldp	x29, x30, [sp], #48
  40391c:	ret
  403920:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403924:	ldr	x8, [x8, #3896]
  403928:	ldr	x0, [x8]
  40392c:	bl	402590 <fflush@plt>
  403930:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403934:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  403938:	ldr	x8, [x8, #3856]
  40393c:	ldr	x9, [x9, #3968]
  403940:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  403944:	add	x1, x1, #0x19e
  403948:	ldr	x0, [x8]
  40394c:	ldr	x2, [x9]
  403950:	mov	x3, x20
  403954:	bl	4026d0 <fprintf@plt>
  403958:	mov	w0, #0x1                   	// #1
  40395c:	bl	402210 <exit@plt>
  403960:	stp	x29, x30, [sp, #-80]!
  403964:	str	x28, [sp, #16]
  403968:	stp	x24, x23, [sp, #32]
  40396c:	stp	x22, x21, [sp, #48]
  403970:	stp	x20, x19, [sp, #64]
  403974:	mov	x29, sp
  403978:	sub	sp, sp, #0x2, lsl #12
  40397c:	cbz	x0, 403a30 <tigetstr@plt+0x1320>
  403980:	mov	w1, #0x2f                  	// #47
  403984:	mov	x20, x0
  403988:	bl	402560 <strchr@plt>
  40398c:	cbz	x0, 403a38 <tigetstr@plt+0x1328>
  403990:	mov	x0, x20
  403994:	mov	x1, xzr
  403998:	bl	40667c <tigetstr@plt+0x3f6c>
  40399c:	mov	x20, x0
  4039a0:	mov	x19, xzr
  4039a4:	mov	w21, #0x1                   	// #1
  4039a8:	mov	x0, sp
  4039ac:	mov	w1, #0x2000                	// #8192
  4039b0:	mov	x2, x20
  4039b4:	bl	4026e0 <fgets@plt>
  4039b8:	mov	w22, wzr
  4039bc:	cbz	x0, 4039f4 <tigetstr@plt+0x12e4>
  4039c0:	mov	x0, sp
  4039c4:	bl	406908 <tigetstr@plt+0x41f8>
  4039c8:	cbz	x0, 4039e0 <tigetstr@plt+0x12d0>
  4039cc:	cbz	x19, 4039d8 <tigetstr@plt+0x12c8>
  4039d0:	str	x0, [x19, w22, uxtw #3]
  4039d4:	b	4039dc <tigetstr@plt+0x12cc>
  4039d8:	bl	402520 <free@plt>
  4039dc:	add	w22, w22, #0x1
  4039e0:	mov	x0, sp
  4039e4:	mov	w1, #0x2000                	// #8192
  4039e8:	mov	x2, x20
  4039ec:	bl	4026e0 <fgets@plt>
  4039f0:	cbnz	x0, 4039c0 <tigetstr@plt+0x12b0>
  4039f4:	cmp	w21, #0x1
  4039f8:	b.ne	403a18 <tigetstr@plt+0x1308>  // b.any
  4039fc:	add	w0, w22, #0x1
  403a00:	mov	w1, #0x8                   	// #8
  403a04:	bl	4023c0 <calloc@plt>
  403a08:	cbz	x0, 403b3c <tigetstr@plt+0x142c>
  403a0c:	mov	x19, x0
  403a10:	mov	x0, x20
  403a14:	bl	4023e0 <rewind@plt>
  403a18:	add	w21, w21, #0x1
  403a1c:	cmp	w21, #0x3
  403a20:	b.ne	4039a8 <tigetstr@plt+0x1298>  // b.any
  403a24:	mov	x0, x20
  403a28:	bl	4022d0 <fclose@plt>
  403a2c:	b	403abc <tigetstr@plt+0x13ac>
  403a30:	mov	x19, xzr
  403a34:	b	403b1c <tigetstr@plt+0x140c>
  403a38:	mov	x19, xzr
  403a3c:	mov	w21, #0x1                   	// #1
  403a40:	mov	w22, wzr
  403a44:	mov	w23, #0x1                   	// #1
  403a48:	mov	x0, x20
  403a4c:	sub	w8, w23, #0x1
  403a50:	ldrb	w24, [x20, w8, uxtw]
  403a54:	cmp	w24, #0x2c
  403a58:	b.eq	403a60 <tigetstr@plt+0x1350>  // b.none
  403a5c:	cbnz	w24, 403a8c <tigetstr@plt+0x137c>
  403a60:	cmp	w21, #0x1
  403a64:	b.ne	403a70 <tigetstr@plt+0x1360>  // b.any
  403a68:	add	w22, w22, #0x1
  403a6c:	b	403a8c <tigetstr@plt+0x137c>
  403a70:	strb	wzr, [x20, x8]
  403a74:	bl	406908 <tigetstr@plt+0x41f8>
  403a78:	cbz	x0, 403a88 <tigetstr@plt+0x1378>
  403a7c:	add	w8, w22, #0x1
  403a80:	str	x0, [x19, w22, uxtw #3]
  403a84:	mov	w22, w8
  403a88:	add	x0, x20, w23, uxtw
  403a8c:	add	w23, w23, #0x1
  403a90:	cbnz	w24, 403a4c <tigetstr@plt+0x133c>
  403a94:	cmp	w21, #0x1
  403a98:	b.ne	403ab0 <tigetstr@plt+0x13a0>  // b.any
  403a9c:	add	w0, w22, #0x1
  403aa0:	mov	w1, #0x8                   	// #8
  403aa4:	bl	4023c0 <calloc@plt>
  403aa8:	mov	x19, x0
  403aac:	cbz	x0, 403b3c <tigetstr@plt+0x142c>
  403ab0:	add	w21, w21, #0x1
  403ab4:	cmp	w21, #0x3
  403ab8:	b.ne	403a40 <tigetstr@plt+0x1330>  // b.any
  403abc:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403ac0:	ldrb	w8, [x8, #784]
  403ac4:	cmp	w8, #0x1
  403ac8:	b.ne	403b1c <tigetstr@plt+0x140c>  // b.any
  403acc:	cbz	x19, 403b1c <tigetstr@plt+0x140c>
  403ad0:	adrp	x22, 421000 <tigetstr@plt+0x1e8f0>
  403ad4:	ldr	x3, [x22, #752]
  403ad8:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403adc:	add	x0, x0, #0x1c4
  403ae0:	mov	w1, #0x1f                  	// #31
  403ae4:	mov	w2, #0x1                   	// #1
  403ae8:	bl	402570 <fwrite@plt>
  403aec:	ldr	x3, [x19]
  403af0:	cbz	x3, 403b1c <tigetstr@plt+0x140c>
  403af4:	adrp	x21, 40c000 <tigetstr@plt+0x98f0>
  403af8:	mov	w20, #0x1                   	// #1
  403afc:	add	x21, x21, #0x1e4
  403b00:	ldr	x0, [x22, #752]
  403b04:	mov	x1, x21
  403b08:	mov	w2, w20
  403b0c:	bl	4026d0 <fprintf@plt>
  403b10:	ldr	x3, [x19, w20, uxtw #3]
  403b14:	add	w20, w20, #0x1
  403b18:	cbnz	x3, 403b00 <tigetstr@plt+0x13f0>
  403b1c:	mov	x0, x19
  403b20:	add	sp, sp, #0x2, lsl #12
  403b24:	ldp	x20, x19, [sp, #64]
  403b28:	ldp	x22, x21, [sp, #48]
  403b2c:	ldp	x24, x23, [sp, #32]
  403b30:	ldr	x28, [sp, #16]
  403b34:	ldp	x29, x30, [sp], #80
  403b38:	ret
  403b3c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403b40:	add	x0, x0, #0x1b6
  403b44:	bl	4067c8 <tigetstr@plt+0x40b8>
  403b48:	stp	x29, x30, [sp, #-96]!
  403b4c:	stp	x28, x27, [sp, #16]
  403b50:	stp	x26, x25, [sp, #32]
  403b54:	stp	x24, x23, [sp, #48]
  403b58:	stp	x22, x21, [sp, #64]
  403b5c:	stp	x20, x19, [sp, #80]
  403b60:	mov	x29, sp
  403b64:	sub	sp, sp, #0x250
  403b68:	str	w1, [sp, #32]
  403b6c:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403b70:	ldr	x8, [x8, #3960]
  403b74:	mov	x27, x0
  403b78:	str	x0, [sp, #48]
  403b7c:	ldr	w8, [x8]
  403b80:	cmp	w8, #0x1
  403b84:	b.ne	403b94 <tigetstr@plt+0x1484>  // b.any
  403b88:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403b8c:	ldrb	w8, [x8, #764]
  403b90:	cbnz	w8, 403f78 <tigetstr@plt+0x1868>
  403b94:	ldrh	w22, [x27, #60]
  403b98:	mov	w1, #0x1                   	// #1
  403b9c:	add	x0, x22, #0x1
  403ba0:	bl	4023c0 <calloc@plt>
  403ba4:	mov	w8, #0x18                  	// #24
  403ba8:	orr	x9, xzr, #0x18
  403bac:	str	x0, [sp, #40]
  403bb0:	madd	x0, x22, x8, x9
  403bb4:	bl	402300 <malloc@plt>
  403bb8:	cbz	x0, 4065f0 <tigetstr@plt+0x3ee0>
  403bbc:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  403bc0:	ldr	x9, [x9, #3952]
  403bc4:	mov	x21, x0
  403bc8:	ldr	w14, [x9, #4]
  403bcc:	cbz	w14, 403c34 <tigetstr@plt+0x1524>
  403bd0:	adrp	x13, 420000 <tigetstr@plt+0x1d8f0>
  403bd4:	ldr	x10, [x27, #32]
  403bd8:	ldr	x13, [x13, #4000]
  403bdc:	ldr	x18, [sp, #40]
  403be0:	mov	x15, xzr
  403be4:	mov	w8, wzr
  403be8:	mov	w11, #0x1                   	// #1
  403bec:	mov	w12, #0x18                  	// #24
  403bf0:	lsl	x15, x15, #3
  403bf4:	ldr	w15, [x9, x15]
  403bf8:	ldr	x16, [x10, x15, lsl #3]
  403bfc:	add	x17, x16, #0x1
  403c00:	cmp	x17, #0x2
  403c04:	b.cc	403c1c <tigetstr@plt+0x150c>  // b.lo, b.ul, b.last
  403c08:	ldr	x15, [x13, x15, lsl #3]
  403c0c:	smaddl	x17, w8, w12, x21
  403c10:	add	w8, w8, #0x1
  403c14:	str	w14, [x17]
  403c18:	stp	x15, x16, [x17, #8]
  403c1c:	add	x14, x9, w11, uxtw #3
  403c20:	ldr	w14, [x14, #4]
  403c24:	mov	w15, w11
  403c28:	add	w11, w11, #0x1
  403c2c:	cbnz	w14, 403bf0 <tigetstr@plt+0x14e0>
  403c30:	b	403c3c <tigetstr@plt+0x152c>
  403c34:	ldr	x18, [sp, #40]
  403c38:	mov	w8, wzr
  403c3c:	cmp	w22, #0x19f
  403c40:	b.cc	403cb8 <tigetstr@plt+0x15a8>  // b.lo, b.ul, b.last
  403c44:	ldrh	w13, [x27, #66]
  403c48:	ldrh	w14, [x27, #64]
  403c4c:	ldrh	w15, [x27, #62]
  403c50:	ldr	x9, [x27, #48]
  403c54:	mov	w10, #0x19e                 	// #414
  403c58:	add	w13, w13, w14
  403c5c:	add	w13, w13, w15
  403c60:	sub	w13, w13, w22
  403c64:	add	w13, w13, #0x19e
  403c68:	mov	w11, #0x18                  	// #24
  403c6c:	mov	w12, #0xffffffff            	// #-1
  403c70:	lsl	x13, x13, #32
  403c74:	mov	x14, #0x100000000           	// #4294967296
  403c78:	asr	x15, x13, #29
  403c7c:	ldr	x15, [x9, x15]
  403c80:	ldrb	w16, [x15]
  403c84:	cmp	w16, #0x6b
  403c88:	b.ne	403ca8 <tigetstr@plt+0x1598>  // b.any
  403c8c:	smaddl	x16, w8, w11, x21
  403c90:	str	w12, [x16]
  403c94:	str	x15, [x16, #8]
  403c98:	ldr	x15, [x27, #32]
  403c9c:	add	w8, w8, #0x1
  403ca0:	ldr	x15, [x15, x10, lsl #3]
  403ca4:	str	x15, [x16, #16]
  403ca8:	add	x10, x10, #0x1
  403cac:	cmp	x22, x10
  403cb0:	add	x13, x13, x14
  403cb4:	b.ne	403c78 <tigetstr@plt+0x1568>  // b.any
  403cb8:	mov	w9, #0x18                  	// #24
  403cbc:	smull	x8, w8, w9
  403cc0:	str	wzr, [x21, x8]
  403cc4:	cbz	x18, 4065fc <tigetstr@plt+0x3eec>
  403cc8:	ldr	w8, [x21]
  403ccc:	cbz	w8, 403f64 <tigetstr@plt+0x1854>
  403cd0:	ldr	x9, [sp, #40]
  403cd4:	mov	x25, xzr
  403cd8:	mov	w23, wzr
  403cdc:	mov	w24, #0x2                   	// #2
  403ce0:	mov	w22, #0x18                  	// #24
  403ce4:	mov	x26, x21
  403ce8:	str	xzr, [sp, #24]
  403cec:	madd	x8, x25, x22, x21
  403cf0:	ldr	x27, [x8, #16]
  403cf4:	add	x8, x27, #0x1
  403cf8:	cmp	x8, #0x2
  403cfc:	b.cc	403e0c <tigetstr@plt+0x16fc>  // b.lo, b.ul, b.last
  403d00:	add	w19, w23, #0x1
  403d04:	umaddl	x28, w19, w22, x21
  403d08:	ldr	w8, [x28]
  403d0c:	cbz	w8, 403e0c <tigetstr@plt+0x16fc>
  403d10:	mov	w8, #0x1                   	// #1
  403d14:	mov	w20, w24
  403d18:	str	w8, [sp, #36]
  403d1c:	madd	x8, x19, x22, x21
  403d20:	ldr	x1, [x8, #16]
  403d24:	add	x8, x1, #0x1
  403d28:	cmp	x8, #0x2
  403d2c:	b.cc	403d48 <tigetstr@plt+0x1638>  // b.lo, b.ul, b.last
  403d30:	ldrb	w8, [x9, x19]
  403d34:	cbnz	w8, 403d48 <tigetstr@plt+0x1638>
  403d38:	mov	x0, x27
  403d3c:	bl	4025c0 <_nc_capcmp@plt>
  403d40:	cbz	w0, 403d60 <tigetstr@plt+0x1650>
  403d44:	ldr	x9, [sp, #40]
  403d48:	umaddl	x28, w20, w22, x21
  403d4c:	ldr	w8, [x28]
  403d50:	mov	w19, w20
  403d54:	add	w20, w20, #0x1
  403d58:	cbnz	w8, 403d1c <tigetstr@plt+0x160c>
  403d5c:	b	403e04 <tigetstr@plt+0x16f4>
  403d60:	ldr	x8, [sp, #40]
  403d64:	mov	w9, #0x1                   	// #1
  403d68:	strb	w9, [x8, x25]
  403d6c:	strb	w9, [x8, x19]
  403d70:	ldr	w8, [sp, #36]
  403d74:	tbz	w8, #0, 403dd4 <tigetstr@plt+0x16c4>
  403d78:	ldr	x8, [sp, #24]
  403d7c:	tbnz	w8, #0, 403d8c <tigetstr@plt+0x167c>
  403d80:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403d84:	add	x0, x0, #0x564
  403d88:	bl	402550 <_nc_warning@plt>
  403d8c:	adrp	x19, 420000 <tigetstr@plt+0x1d8f0>
  403d90:	ldr	x19, [x19, #3856]
  403d94:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403d98:	mov	w1, #0x3                   	// #3
  403d9c:	mov	w2, #0x1                   	// #1
  403da0:	ldr	x3, [x19]
  403da4:	mov	w8, #0x1                   	// #1
  403da8:	add	x0, x0, #0x591
  403dac:	str	x8, [sp, #24]
  403db0:	bl	402570 <fwrite@plt>
  403db4:	mov	x0, x26
  403db8:	bl	407044 <tigetstr@plt+0x4934>
  403dbc:	ldr	x3, [x19]
  403dc0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403dc4:	mov	w1, #0xf                   	// #15
  403dc8:	mov	w2, #0x1                   	// #1
  403dcc:	add	x0, x0, #0x595
  403dd0:	b	403df0 <tigetstr@plt+0x16e0>
  403dd4:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403dd8:	ldr	x8, [x8, #3856]
  403ddc:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403de0:	mov	w1, #0x2                   	// #2
  403de4:	mov	w2, #0x1                   	// #1
  403de8:	ldr	x3, [x8]
  403dec:	add	x0, x0, #0x5a5
  403df0:	bl	402570 <fwrite@plt>
  403df4:	mov	x0, x28
  403df8:	bl	407044 <tigetstr@plt+0x4934>
  403dfc:	str	wzr, [sp, #36]
  403e00:	b	403d44 <tigetstr@plt+0x1634>
  403e04:	ldr	w8, [sp, #36]
  403e08:	tbz	w8, #0, 403e28 <tigetstr@plt+0x1718>
  403e0c:	add	w25, w23, #0x1
  403e10:	umaddl	x26, w25, w22, x21
  403e14:	ldr	w8, [x26]
  403e18:	add	w24, w24, #0x1
  403e1c:	mov	w23, w25
  403e20:	cbnz	w8, 403cec <tigetstr@plt+0x15dc>
  403e24:	b	403e44 <tigetstr@plt+0x1734>
  403e28:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  403e2c:	ldr	x8, [x8, #3856]
  403e30:	mov	w0, #0xa                   	// #10
  403e34:	ldr	x1, [x8]
  403e38:	bl	402270 <fputc@plt>
  403e3c:	ldr	x9, [sp, #40]
  403e40:	b	403e0c <tigetstr@plt+0x16fc>
  403e44:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  403e48:	ldrb	w8, [x8, #785]
  403e4c:	cmp	w8, #0x1
  403e50:	b.ne	403f64 <tigetstr@plt+0x1854>  // b.any
  403e54:	adrp	x19, 40c000 <tigetstr@plt+0x98f0>
  403e58:	adrp	x25, 420000 <tigetstr@plt+0x1d8f0>
  403e5c:	mov	x24, xzr
  403e60:	mov	w23, #0x18                  	// #24
  403e64:	add	x19, x19, #0x5a8
  403e68:	add	x25, x25, #0xb90
  403e6c:	madd	x8, x24, x23, x21
  403e70:	ldr	x9, [x8, #16]
  403e74:	add	x9, x9, #0x1
  403e78:	cmp	x9, #0x2
  403e7c:	b.cc	403ed0 <tigetstr@plt+0x17c0>  // b.lo, b.ul, b.last
  403e80:	ldr	x26, [x8, #8]
  403e84:	mov	x20, xzr
  403e88:	mov	x22, x25
  403e8c:	mov	x27, x19
  403e90:	mov	x0, x27
  403e94:	bl	4021e0 <strlen@plt>
  403e98:	mov	x28, x0
  403e9c:	mov	x0, x26
  403ea0:	mov	x1, x27
  403ea4:	mov	x2, x28
  403ea8:	bl	402320 <strncmp@plt>
  403eac:	cbnz	w0, 403ec0 <tigetstr@plt+0x17b0>
  403eb0:	mov	x0, x26
  403eb4:	mov	x1, x27
  403eb8:	bl	4024e0 <strcmp@plt>
  403ebc:	cbnz	w0, 403ee4 <tigetstr@plt+0x17d4>
  403ec0:	ldr	x27, [x22], #16
  403ec4:	add	x20, x20, #0x1
  403ec8:	cmp	x20, #0x9
  403ecc:	b.ne	403e90 <tigetstr@plt+0x1780>  // b.any
  403ed0:	add	w24, w24, #0x1
  403ed4:	umull	x8, w24, w23
  403ed8:	ldr	w8, [x21, x8]
  403edc:	cbnz	w8, 403e6c <tigetstr@plt+0x175c>
  403ee0:	b	403f64 <tigetstr@plt+0x1854>
  403ee4:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  403ee8:	add	x0, x26, x28
  403eec:	add	x2, sp, #0x140
  403ef0:	add	x3, sp, #0x40
  403ef4:	add	x1, x1, #0xe35
  403ef8:	bl	402620 <__isoc99_sscanf@plt>
  403efc:	cmp	w0, #0x1
  403f00:	b.ne	403f3c <tigetstr@plt+0x182c>  // b.any
  403f04:	ldr	w8, [sp, #320]
  403f08:	subs	w8, w8, #0x2
  403f0c:	b.ne	403f50 <tigetstr@plt+0x1840>  // b.any
  403f10:	cmp	w20, #0x8
  403f14:	b.eq	403f20 <tigetstr@plt+0x1810>  // b.none
  403f18:	cmp	w20, #0x1
  403f1c:	b.ne	403f24 <tigetstr@plt+0x1814>  // b.any
  403f20:	ldur	x27, [x22, #-8]
  403f24:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403f28:	add	x0, x0, #0x5db
  403f2c:	mov	x1, x27
  403f30:	mov	x2, x26
  403f34:	bl	402550 <_nc_warning@plt>
  403f38:	b	403ed0 <tigetstr@plt+0x17c0>
  403f3c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403f40:	add	x0, x0, #0x616
  403f44:	mov	x1, x26
  403f48:	bl	402550 <_nc_warning@plt>
  403f4c:	b	403ed0 <tigetstr@plt+0x17c0>
  403f50:	cmp	w8, #0xe
  403f54:	b.cc	403ed0 <tigetstr@plt+0x17c0>  // b.lo, b.ul, b.last
  403f58:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  403f5c:	add	x0, x0, #0x5fa
  403f60:	b	403f44 <tigetstr@plt+0x1834>
  403f64:	mov	x0, x21
  403f68:	bl	402520 <free@plt>
  403f6c:	ldr	x0, [sp, #40]
  403f70:	bl	402520 <free@plt>
  403f74:	ldr	x27, [sp, #48]
  403f78:	ldrh	w8, [x27, #60]
  403f7c:	cbz	w8, 40490c <tigetstr@plt+0x21fc>
  403f80:	mov	x22, xzr
  403f84:	ldr	x9, [x27, #32]
  403f88:	ldr	x10, [x9, x22, lsl #3]
  403f8c:	add	x9, x10, #0x1
  403f90:	cmp	x9, #0x2
  403f94:	b.cs	403fb0 <tigetstr@plt+0x18a0>  // b.hs, b.nlast
  403f98:	ldr	x27, [sp, #48]
  403f9c:	add	x22, x22, #0x1
  403fa0:	ldrh	w8, [x27, #60]
  403fa4:	cmp	x22, x8
  403fa8:	b.cc	403f84 <tigetstr@plt+0x1874>  // b.lo, b.ul, b.last
  403fac:	b	40490c <tigetstr@plt+0x21fc>
  403fb0:	cmp	x22, #0x19e
  403fb4:	str	x10, [sp, #40]
  403fb8:	b.cc	403ffc <tigetstr@plt+0x18ec>  // b.lo, b.ul, b.last
  403fbc:	ldr	x23, [sp, #48]
  403fc0:	and	x8, x8, #0xffff
  403fc4:	sub	w8, w22, w8
  403fc8:	mov	w25, #0x1                   	// #1
  403fcc:	ldrh	w10, [x23, #66]
  403fd0:	ldrh	w11, [x23, #64]
  403fd4:	ldrh	w12, [x23, #62]
  403fd8:	ldr	x9, [x23, #48]
  403fdc:	add	w8, w8, w10
  403fe0:	add	w8, w8, w11
  403fe4:	add	w8, w8, w12
  403fe8:	sbfiz	x8, x8, #3, #32
  403fec:	ldr	x26, [x9, x8]
  403ff0:	adrp	x21, 40b000 <tigetstr@plt+0x88f0>
  403ff4:	add	x21, x21, #0xc6c
  403ff8:	b	404024 <tigetstr@plt+0x1914>
  403ffc:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  404000:	ldr	x8, [x8, #4000]
  404004:	ldr	x26, [x8, x22, lsl #3]
  404008:	mov	x0, x26
  40400c:	bl	406ab0 <tigetstr@plt+0x43a0>
  404010:	ldr	x23, [sp, #48]
  404014:	adrp	x21, 40b000 <tigetstr@plt+0x88f0>
  404018:	add	x21, x21, #0xc6c
  40401c:	tbnz	w0, #31, 404270 <tigetstr@plt+0x1b60>
  404020:	mov	w25, wzr
  404024:	mov	x19, xzr
  404028:	add	x20, x21, x19
  40402c:	mov	x0, x26
  404030:	mov	x1, x20
  404034:	bl	4024e0 <strcmp@plt>
  404038:	cbz	w0, 404050 <tigetstr@plt+0x1940>
  40403c:	add	x19, x19, #0x10
  404040:	cmp	x19, #0x400
  404044:	b.ne	404028 <tigetstr@plt+0x1918>  // b.any
  404048:	mov	w21, wzr
  40404c:	b	404054 <tigetstr@plt+0x1944>
  404050:	ldr	w21, [x20, #12]
  404054:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  404058:	mov	x0, x26
  40405c:	add	x1, x1, #0x669
  404060:	bl	4024e0 <strcmp@plt>
  404064:	cbnz	w0, 40407c <tigetstr@plt+0x196c>
  404068:	ldr	x8, [x23, #32]
  40406c:	ldr	x8, [x8, #2760]
  404070:	cmp	x8, #0x0
  404074:	mov	w8, #0x2                   	// #2
  404078:	csel	w21, w8, w21, eq  // eq = none
  40407c:	ldr	x20, [sp, #40]
  404080:	mov	w28, wzr
  404084:	strb	wzr, [sp, #72]
  404088:	str	xzr, [sp, #64]
  40408c:	ldrb	w8, [x20]
  404090:	cmp	w8, #0x25
  404094:	b.eq	4040a0 <tigetstr@plt+0x1990>  // b.none
  404098:	cbnz	w8, 4040ec <tigetstr@plt+0x19dc>
  40409c:	b	404104 <tigetstr@plt+0x19f4>
  4040a0:	mov	x8, x20
  4040a4:	ldrb	w9, [x8, #1]!
  4040a8:	cmp	w9, #0x70
  4040ac:	b.eq	4040bc <tigetstr@plt+0x19ac>  // b.none
  4040b0:	cbz	w9, 4040f4 <tigetstr@plt+0x19e4>
  4040b4:	mov	x20, x8
  4040b8:	b	4040ec <tigetstr@plt+0x19dc>
  4040bc:	ldrb	w19, [x20, #2]!
  4040c0:	cbz	w19, 40425c <tigetstr@plt+0x1b4c>
  4040c4:	bl	4024f0 <__ctype_b_loc@plt>
  4040c8:	ldr	x8, [x0]
  4040cc:	ldrh	w8, [x8, w19, uxtw #1]
  4040d0:	tbz	w8, #11, 40425c <tigetstr@plt+0x1b4c>
  4040d4:	sub	x8, x19, #0x30
  4040d8:	cmp	w8, w28
  4040dc:	csel	w28, w8, w28, gt
  4040e0:	add	x9, sp, #0x40
  4040e4:	mov	w10, #0x1                   	// #1
  4040e8:	strb	w10, [x9, x8]
  4040ec:	add	x20, x20, #0x1
  4040f0:	b	40408c <tigetstr@plt+0x197c>
  4040f4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4040f8:	add	x0, x0, #0x66f
  4040fc:	mov	x1, x26
  404100:	bl	402550 <_nc_warning@plt>
  404104:	cbz	w25, 404168 <tigetstr@plt+0x1a58>
  404108:	mov	x0, x26
  40410c:	bl	406ab0 <tigetstr@plt+0x43a0>
  404110:	cmp	w0, w28
  404114:	b.eq	40413c <tigetstr@plt+0x1a2c>  // b.none
  404118:	mov	w3, w0
  40411c:	orr	w8, w0, w28
  404120:	tbnz	w8, #31, 40413c <tigetstr@plt+0x1a2c>
  404124:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404128:	add	x0, x0, #0x6b0
  40412c:	mov	x1, x26
  404130:	mov	w2, w28
  404134:	bl	402550 <_nc_warning@plt>
  404138:	b	404164 <tigetstr@plt+0x1a54>
  40413c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  404140:	ldr	w8, [x8, #768]
  404144:	mov	w21, w28
  404148:	cmp	w8, #0x2
  40414c:	b.cc	404168 <tigetstr@plt+0x1a58>  // b.lo, b.ul, b.last
  404150:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404154:	add	x0, x0, #0x6e6
  404158:	mov	x1, x26
  40415c:	mov	w2, w28
  404160:	bl	402550 <_nc_warning@plt>
  404164:	mov	w21, w28
  404168:	ldrb	w8, [sp, #64]
  40416c:	cbz	w8, 404180 <tigetstr@plt+0x1a70>
  404170:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404174:	add	x0, x0, #0x71c
  404178:	mov	x1, x26
  40417c:	bl	402550 <_nc_warning@plt>
  404180:	cmp	w21, w28
  404184:	b.eq	4041f4 <tigetstr@plt+0x1ae4>  // b.none
  404188:	tbnz	w21, #31, 4041f4 <tigetstr@plt+0x1ae4>
  40418c:	ldp	x9, x8, [sp, #40]
  404190:	ldr	x8, [x8, #32]
  404194:	ldr	x8, [x8, #1048]
  404198:	cmp	x8, x9
  40419c:	b.eq	4041f4 <tigetstr@plt+0x1ae4>  // b.none
  4041a0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4041a4:	add	x0, x0, #0x752
  4041a8:	mov	x1, x26
  4041ac:	mov	w2, w28
  4041b0:	mov	w3, w21
  4041b4:	bl	402550 <_nc_warning@plt>
  4041b8:	cmp	w28, #0x2
  4041bc:	b.lt	4041f4 <tigetstr@plt+0x1ae4>  // b.tstop
  4041c0:	mov	w19, w28
  4041c4:	mov	w20, #0x1                   	// #1
  4041c8:	add	x8, sp, #0x40
  4041cc:	ldrb	w8, [x8, x20]
  4041d0:	cbnz	w8, 4041e8 <tigetstr@plt+0x1ad8>
  4041d4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4041d8:	add	x0, x0, #0x775
  4041dc:	mov	x1, x26
  4041e0:	mov	w2, w20
  4041e4:	bl	402550 <_nc_warning@plt>
  4041e8:	add	x20, x20, #0x1
  4041ec:	cmp	x19, x20
  4041f0:	b.ne	4041c8 <tigetstr@plt+0x1ab8>  // b.any
  4041f4:	tbnz	w28, #31, 4042a8 <tigetstr@plt+0x1b98>
  4041f8:	ldr	x0, [sp, #40]
  4041fc:	add	x1, sp, #0x140
  404200:	add	x2, sp, #0x38
  404204:	bl	402390 <_nc_tparm_analyze@plt>
  404208:	ldr	w8, [sp, #56]
  40420c:	cmp	w0, w8
  404210:	csel	w20, w8, w0, lt  // lt = tstop
  404214:	cmp	w28, w20
  404218:	b.eq	4042a8 <tigetstr@plt+0x1b98>  // b.none
  40421c:	cmp	w21, w20
  404220:	b.eq	4042a8 <tigetstr@plt+0x1b98>  // b.none
  404224:	mov	x0, x26
  404228:	bl	406ab0 <tigetstr@plt+0x43a0>
  40422c:	mov	w3, w0
  404230:	cmp	w0, w20
  404234:	b.ne	404244 <tigetstr@plt+0x1b34>  // b.any
  404238:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40423c:	ldrb	w8, [x8, #785]
  404240:	tbnz	w8, #0, 4042a8 <tigetstr@plt+0x1b98>
  404244:	tbnz	w3, #31, 404290 <tigetstr@plt+0x1b80>
  404248:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  40424c:	add	x0, x0, #0x78b
  404250:	mov	w1, w20
  404254:	mov	x2, x26
  404258:	b	4042a4 <tigetstr@plt+0x1b94>
  40425c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404260:	add	x0, x0, #0x691
  404264:	mov	x1, x26
  404268:	bl	402550 <_nc_warning@plt>
  40426c:	b	4042a8 <tigetstr@plt+0x1b98>
  404270:	adrp	x8, 40b000 <tigetstr@plt+0x88f0>
  404274:	add	x8, x8, #0x8b6
  404278:	ldrsh	w8, [x8, x22, lsl #1]
  40427c:	cmp	w8, #0x1
  404280:	b.lt	4042e4 <tigetstr@plt+0x1bd4>  // b.tstop
  404284:	ldr	x23, [sp, #48]
  404288:	mov	w25, wzr
  40428c:	b	403ff0 <tigetstr@plt+0x18e0>
  404290:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404294:	add	x0, x0, #0x7bc
  404298:	mov	w1, w20
  40429c:	mov	x2, x26
  4042a0:	mov	w3, w28
  4042a4:	bl	402550 <_nc_warning@plt>
  4042a8:	cmp	x22, #0x19e
  4042ac:	b.cc	4042e4 <tigetstr@plt+0x1bd4>  // b.lo, b.ul, b.last
  4042b0:	ldr	x12, [sp, #48]
  4042b4:	ldrh	w9, [x12, #60]
  4042b8:	ldrh	w10, [x12, #66]
  4042bc:	ldrh	w11, [x12, #64]
  4042c0:	ldr	x8, [x12, #48]
  4042c4:	ldrh	w12, [x12, #62]
  4042c8:	sub	w9, w22, w9
  4042cc:	add	w9, w9, w10
  4042d0:	add	w9, w9, w11
  4042d4:	add	w9, w9, w12
  4042d8:	lsl	x9, x9, #32
  4042dc:	add	x8, x8, x9, asr #29
  4042e0:	b	4042f0 <tigetstr@plt+0x1be0>
  4042e4:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  4042e8:	ldr	x8, [x8, #4000]
  4042ec:	add	x8, x8, x22, lsl #3
  4042f0:	ldr	x28, [x8]
  4042f4:	ldr	x26, [sp, #40]
  4042f8:	mov	x20, xzr
  4042fc:	mov	x21, xzr
  404300:	ldrb	w8, [x26]
  404304:	cmp	w8, #0x24
  404308:	b.eq	404314 <tigetstr@plt+0x1c04>  // b.none
  40430c:	cbnz	w8, 40443c <tigetstr@plt+0x1d2c>
  404310:	b	404510 <tigetstr@plt+0x1e00>
  404314:	ldrb	w8, [x26, #1]
  404318:	cmp	w8, #0x3c
  40431c:	b.ne	40443c <tigetstr@plt+0x1d2c>  // b.any
  404320:	mov	x24, xzr
  404324:	mov	w23, wzr
  404328:	mov	w27, wzr
  40432c:	mov	w25, wzr
  404330:	add	x20, x26, #0x2
  404334:	add	x21, x26, #0x3
  404338:	mov	x8, x21
  40433c:	ldrb	w19, [x8, #-1]!
  404340:	cmp	w19, #0x2e
  404344:	b.gt	404358 <tigetstr@plt+0x1c48>
  404348:	cmp	w19, #0x2a
  40434c:	b.eq	404360 <tigetstr@plt+0x1c50>  // b.none
  404350:	cbnz	w19, 404384 <tigetstr@plt+0x1c74>
  404354:	b	4043d4 <tigetstr@plt+0x1cc4>
  404358:	cmp	w19, #0x2f
  40435c:	b.ne	40437c <tigetstr@plt+0x1c6c>  // b.any
  404360:	cmp	w19, #0x2a
  404364:	cinc	w27, w27, eq  // eq = none
  404368:	cmp	w19, #0x2f
  40436c:	cinc	w25, w25, eq  // eq = none
  404370:	cmp	x24, #0x0
  404374:	csel	x24, x8, x24, eq  // eq = none
  404378:	b	4043cc <tigetstr@plt+0x1cbc>
  40437c:	cmp	w19, #0x3e
  404380:	b.eq	4043dc <tigetstr@plt+0x1ccc>  // b.none
  404384:	bl	4024f0 <__ctype_b_loc@plt>
  404388:	ldr	x8, [x0]
  40438c:	ldrh	w8, [x8, x19, lsl #1]
  404390:	tbnz	w8, #3, 4043b4 <tigetstr@plt+0x1ca4>
  404394:	cmp	w19, #0x3f
  404398:	b.hi	404444 <tigetstr@plt+0x1d34>  // b.pmore
  40439c:	mov	w8, #0x1                   	// #1
  4043a0:	mov	x9, #0x1                   	// #1
  4043a4:	lsl	x8, x8, x19
  4043a8:	movk	x9, #0x6800, lsl #32
  4043ac:	and	x8, x8, x9
  4043b0:	cbz	x8, 404444 <tigetstr@plt+0x1d34>
  4043b4:	orr	w8, w25, w27
  4043b8:	cmp	w8, #0x0
  4043bc:	cset	w8, ne  // ne = any
  4043c0:	csel	w27, wzr, w27, eq  // eq = none
  4043c4:	orr	w23, w23, w8
  4043c8:	csel	w25, wzr, w25, eq  // eq = none
  4043cc:	add	x21, x21, #0x1
  4043d0:	b	404338 <tigetstr@plt+0x1c28>
  4043d4:	sub	x21, x21, #0x1
  4043d8:	b	404438 <tigetstr@plt+0x1d28>
  4043dc:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4043e0:	add	x2, sp, #0x140
  4043e4:	add	x3, sp, #0x40
  4043e8:	mov	x0, x20
  4043ec:	add	x1, x1, #0x7ed
  4043f0:	bl	402620 <__isoc99_sscanf@plt>
  4043f4:	cmp	w0, #0x2
  4043f8:	sub	x8, x21, #0x1
  4043fc:	b.ne	404420 <tigetstr@plt+0x1d10>  // b.any
  404400:	cmp	x24, #0x0
  404404:	csel	x9, x8, x24, eq  // eq = none
  404408:	ldrb	w10, [sp, #64]
  40440c:	ldrb	w9, [x9]
  404410:	cmp	w10, w9
  404414:	cset	w9, eq  // eq = none
  404418:	bic	w9, w9, w23
  40441c:	tbnz	w9, #0, 404460 <tigetstr@plt+0x1d50>
  404420:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404424:	sub	w2, w8, w20
  404428:	add	x0, x0, #0x7f2
  40442c:	mov	x1, x28
  404430:	mov	x3, x20
  404434:	bl	402550 <_nc_warning@plt>
  404438:	mov	x20, x26
  40443c:	add	x26, x26, #0x1
  404440:	b	404300 <tigetstr@plt+0x1bf0>
  404444:	sub	x8, x21, #0x1
  404448:	sub	x9, x21, #0x2
  40444c:	cmp	w19, #0x0
  404450:	mov	x20, x26
  404454:	csel	x26, x26, x9, eq  // eq = none
  404458:	csel	x21, x8, x21, eq  // eq = none
  40445c:	b	40443c <tigetstr@plt+0x1d2c>
  404460:	ldrb	w8, [x28]
  404464:	cmp	w8, #0x6b
  404468:	b.ne	404478 <tigetstr@plt+0x1d68>  // b.any
  40446c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404470:	add	x0, x0, #0x812
  404474:	b	4044ac <tigetstr@plt+0x1d9c>
  404478:	adrp	x20, 420000 <tigetstr@plt+0x1d8f0>
  40447c:	add	x20, x20, #0xc20
  404480:	cbz	w27, 4044b8 <tigetstr@plt+0x1da8>
  404484:	mov	x19, xzr
  404488:	ldr	x1, [x20, x19]
  40448c:	mov	x0, x28
  404490:	bl	4024e0 <strcmp@plt>
  404494:	cbz	w0, 4044b8 <tigetstr@plt+0x1da8>
  404498:	add	x19, x19, #0x8
  40449c:	cmp	x19, #0xd8
  4044a0:	b.ne	404488 <tigetstr@plt+0x1d78>  // b.any
  4044a4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4044a8:	add	x0, x0, #0x82c
  4044ac:	mov	x1, x28
  4044b0:	bl	402550 <_nc_warning@plt>
  4044b4:	b	404438 <tigetstr@plt+0x1d28>
  4044b8:	cbnz	w25, 404438 <tigetstr@plt+0x1d28>
  4044bc:	ldr	x8, [sp, #48]
  4044c0:	ldr	x8, [x8, #16]
  4044c4:	ldrb	w8, [x8, #20]
  4044c8:	cbnz	w8, 404438 <tigetstr@plt+0x1d28>
  4044cc:	ldr	x8, [sp, #48]
  4044d0:	ldr	x0, [x8]
  4044d4:	bl	4021d0 <_nc_first_name@plt>
  4044d8:	mov	w1, #0x2b                  	// #43
  4044dc:	bl	402560 <strchr@plt>
  4044e0:	cbnz	x0, 404438 <tigetstr@plt+0x1d28>
  4044e4:	adrp	x8, 40c000 <tigetstr@plt+0x98f0>
  4044e8:	adrp	x9, 40c000 <tigetstr@plt+0x98f0>
  4044ec:	cmp	w27, #0x0
  4044f0:	add	x8, x8, #0xa1b
  4044f4:	add	x9, x9, #0x880
  4044f8:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4044fc:	csel	x1, x9, x8, ne  // ne = any
  404500:	add	x0, x0, #0x85d
  404504:	mov	x2, x28
  404508:	bl	402550 <_nc_warning@plt>
  40450c:	b	404438 <tigetstr@plt+0x1d28>
  404510:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  404514:	mov	x0, x28
  404518:	add	x1, x1, #0x893
  40451c:	bl	4024e0 <strcmp@plt>
  404520:	ldr	x19, [sp, #40]
  404524:	cbz	w0, 40453c <tigetstr@plt+0x1e2c>
  404528:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  40452c:	mov	x0, x28
  404530:	add	x1, x1, #0x899
  404534:	bl	4024e0 <strcmp@plt>
  404538:	cbnz	w0, 404560 <tigetstr@plt+0x1e50>
  40453c:	cbz	x20, 4045d4 <tigetstr@plt+0x1ec4>
  404540:	cmp	x20, x19
  404544:	b.eq	404550 <tigetstr@plt+0x1e40>  // b.none
  404548:	ldrb	w8, [x21]
  40454c:	cbnz	w8, 404560 <tigetstr@plt+0x1e50>
  404550:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404554:	add	x0, x0, #0x89e
  404558:	mov	x1, x28
  40455c:	bl	402550 <_nc_warning@plt>
  404560:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  404564:	ldrb	w8, [x8, #764]
  404568:	cbz	w8, 403f98 <tigetstr@plt+0x1888>
  40456c:	cmp	x22, #0x19d
  404570:	b.ls	4045b8 <tigetstr@plt+0x1ea8>  // b.plast
  404574:	ldr	x12, [sp, #48]
  404578:	ldrh	w9, [x12, #60]
  40457c:	ldrh	w10, [x12, #66]
  404580:	ldrh	w11, [x12, #64]
  404584:	ldr	x8, [x12, #48]
  404588:	ldrh	w12, [x12, #62]
  40458c:	sub	w9, w22, w9
  404590:	add	w9, w9, w10
  404594:	add	w9, w9, w11
  404598:	add	w9, w9, w12
  40459c:	ldrb	w10, [x19]
  4045a0:	sbfiz	x9, x9, #3, #32
  4045a4:	ldr	x28, [x8, x9]
  4045a8:	cmp	w10, #0x6b
  4045ac:	b.ne	404610 <tigetstr@plt+0x1f00>  // b.any
  4045b0:	mov	w20, wzr
  4045b4:	b	40461c <tigetstr@plt+0x1f0c>
  4045b8:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  4045bc:	ldr	x8, [x8, #4000]
  4045c0:	ldr	x28, [x8, x22, lsl #3]
  4045c4:	adrp	x8, 40b000 <tigetstr@plt+0x88f0>
  4045c8:	add	x8, x8, #0x8b6
  4045cc:	ldrsh	w20, [x8, x22, lsl #1]
  4045d0:	b	40461c <tigetstr@plt+0x1f0c>
  4045d4:	add	x1, sp, #0x140
  4045d8:	mov	x0, x19
  4045dc:	bl	4070bc <tigetstr@plt+0x49ac>
  4045e0:	cbz	x0, 404560 <tigetstr@plt+0x1e50>
  4045e4:	ldr	w8, [sp, #320]
  4045e8:	cmp	w8, #0x1
  4045ec:	b.lt	404560 <tigetstr@plt+0x1e50>  // b.tstop
  4045f0:	add	x1, sp, #0x140
  4045f4:	bl	4070bc <tigetstr@plt+0x49ac>
  4045f8:	cbz	x0, 404560 <tigetstr@plt+0x1e50>
  4045fc:	ldr	w8, [sp, #320]
  404600:	cbnz	w8, 404560 <tigetstr@plt+0x1e50>
  404604:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404608:	add	x0, x0, #0x8c0
  40460c:	b	404558 <tigetstr@plt+0x1e48>
  404610:	mov	x0, x19
  404614:	bl	40811c <tigetstr@plt+0x5a0c>
  404618:	and	w20, w0, #0x1
  40461c:	mov	w1, #0x1                   	// #1
  404620:	mov	x0, x19
  404624:	mov	w2, wzr
  404628:	bl	402490 <_nc_tic_expand@plt>
  40462c:	cbz	x0, 4046ac <tigetstr@plt+0x1f9c>
  404630:	mov	x25, x0
  404634:	mov	x0, x28
  404638:	mov	x1, x25
  40463c:	mov	w2, w20
  404640:	bl	402220 <_nc_infotocap@plt>
  404644:	cbz	x0, 4046b8 <tigetstr@plt+0x1fa8>
  404648:	mov	x26, x0
  40464c:	cmp	w20, #0x1
  404650:	b.lt	4046ec <tigetstr@plt+0x1fdc>  // b.tstop
  404654:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  404658:	mov	x0, x28
  40465c:	add	x1, x1, #0x966
  404660:	bl	4024e0 <strcmp@plt>
  404664:	cbz	w0, 4046cc <tigetstr@plt+0x1fbc>
  404668:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  40466c:	mov	x0, x28
  404670:	add	x1, x1, #0x96b
  404674:	bl	4024e0 <strcmp@plt>
  404678:	cbz	w0, 4046cc <tigetstr@plt+0x1fbc>
  40467c:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  404680:	mov	x0, x28
  404684:	add	x1, x1, #0x970
  404688:	bl	4024e0 <strcmp@plt>
  40468c:	cbz	w0, 4046cc <tigetstr@plt+0x1fbc>
  404690:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  404694:	mov	x0, x28
  404698:	add	x1, x1, #0x976
  40469c:	bl	4024e0 <strcmp@plt>
  4046a0:	cbz	w0, 4046cc <tigetstr@plt+0x1fbc>
  4046a4:	mov	w23, #0x5                   	// #5
  4046a8:	b	404824 <tigetstr@plt+0x2114>
  4046ac:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4046b0:	add	x0, x0, #0x92f
  4046b4:	b	4046c0 <tigetstr@plt+0x1fb0>
  4046b8:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4046bc:	add	x0, x0, #0x94a
  4046c0:	mov	x1, x28
  4046c4:	bl	402550 <_nc_warning@plt>
  4046c8:	b	403f98 <tigetstr@plt+0x1888>
  4046cc:	ldr	x8, [sp, #48]
  4046d0:	ldr	x8, [x8, #24]
  4046d4:	ldr	w23, [x8, #52]
  4046d8:	cmp	w23, #0xf
  4046dc:	b.gt	404820 <tigetstr@plt+0x2110>
  4046e0:	cmp	w23, #0x1
  4046e4:	b.ge	404824 <tigetstr@plt+0x2114>  // b.tcont
  4046e8:	b	403f98 <tigetstr@plt+0x1888>
  4046ec:	cbnz	w20, 403f98 <tigetstr@plt+0x1888>
  4046f0:	add	x1, sp, #0x140
  4046f4:	mov	x0, x25
  4046f8:	str	xzr, [sp, #320]
  4046fc:	str	xzr, [sp, #64]
  404700:	bl	40731c <tigetstr@plt+0x4c0c>
  404704:	mov	x19, x0
  404708:	add	x1, sp, #0x40
  40470c:	mov	x0, x26
  404710:	mov	x2, xzr
  404714:	bl	4073c8 <tigetstr@plt+0x4cb8>
  404718:	cmp	x19, x25
  40471c:	b.ls	403f98 <tigetstr@plt+0x1888>  // b.plast
  404720:	mov	x20, x0
  404724:	mov	w21, wzr
  404728:	mov	x27, x25
  40472c:	ldrb	w23, [x20]
  404730:	cbz	w23, 40480c <tigetstr@plt+0x20fc>
  404734:	ldrb	w8, [x27]
  404738:	cmp	w8, #0x24
  40473c:	b.ne	404774 <tigetstr@plt+0x2064>  // b.any
  404740:	ldrb	w8, [x27, #1]
  404744:	cmp	w8, #0x3c
  404748:	b.ne	4047c4 <tigetstr@plt+0x20b4>  // b.any
  40474c:	add	x1, sp, #0x38
  404750:	mov	x0, x27
  404754:	bl	40731c <tigetstr@plt+0x4c0c>
  404758:	cmp	x0, x27
  40475c:	b.eq	4047c0 <tigetstr@plt+0x20b0>  // b.none
  404760:	cmp	x0, x19
  404764:	mov	w21, #0x1                   	// #1
  404768:	mov	x27, x0
  40476c:	b.cc	40472c <tigetstr@plt+0x201c>  // b.lo, b.ul, b.last
  404770:	b	404814 <tigetstr@plt+0x2104>
  404774:	cmp	w8, #0x5c
  404778:	b.ne	4047c4 <tigetstr@plt+0x20b4>  // b.any
  40477c:	bl	4024f0 <__ctype_b_loc@plt>
  404780:	mov	x24, x27
  404784:	ldr	x9, [x0]
  404788:	ldrb	w8, [x24, #1]!
  40478c:	ldrh	w9, [x9, x8, lsl #1]
  404790:	tbz	w9, #2, 4047c4 <tigetstr@plt+0x20b4>
  404794:	cmp	w8, #0x5e
  404798:	b.ne	4047c8 <tigetstr@plt+0x20b8>  // b.any
  40479c:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4047a0:	mov	w2, #0x4                   	// #4
  4047a4:	mov	x0, x20
  4047a8:	add	x1, x1, #0xa5c
  4047ac:	bl	402320 <strncmp@plt>
  4047b0:	cbnz	w0, 4047c8 <tigetstr@plt+0x20b8>
  4047b4:	add	x27, x27, #0x2
  4047b8:	add	x20, x20, #0x4
  4047bc:	b	404804 <tigetstr@plt+0x20f4>
  4047c0:	ldrb	w23, [x20]
  4047c4:	mov	x24, x27
  4047c8:	cmp	w23, #0x5c
  4047cc:	b.ne	4047f0 <tigetstr@plt+0x20e0>  // b.any
  4047d0:	bl	4024f0 <__ctype_b_loc@plt>
  4047d4:	mov	x9, x20
  4047d8:	ldr	x8, [x0]
  4047dc:	ldrb	w10, [x9, #1]!
  4047e0:	ldrh	w8, [x8, x10, lsl #1]
  4047e4:	tst	w8, #0x4
  4047e8:	csel	x20, x20, x9, eq  // eq = none
  4047ec:	ldrb	w23, [x20]
  4047f0:	ldrb	w8, [x24], #1
  4047f4:	cmp	w8, w23
  4047f8:	b.ne	4048f0 <tigetstr@plt+0x21e0>  // b.any
  4047fc:	add	x20, x20, #0x1
  404800:	mov	x27, x24
  404804:	cmp	x27, x19
  404808:	b.cc	40472c <tigetstr@plt+0x201c>  // b.lo, b.ul, b.last
  40480c:	tst	w21, #0xff
  404810:	b.eq	403f98 <tigetstr@plt+0x1888>  // b.none
  404814:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404818:	add	x0, x0, #0x9ee
  40481c:	b	4046c0 <tigetstr@plt+0x1fb0>
  404820:	mov	w23, #0x10                  	// #16
  404824:	mov	w20, wzr
  404828:	mov	w24, #0x1                   	// #1
  40482c:	mov	x0, x28
  404830:	mov	x1, x25
  404834:	mov	w2, w20
  404838:	bl	407144 <tigetstr@plt+0x4a34>
  40483c:	mov	x21, x0
  404840:	mov	x0, x28
  404844:	mov	x1, x26
  404848:	mov	w2, w20
  40484c:	bl	407144 <tigetstr@plt+0x4a34>
  404850:	mov	x27, x0
  404854:	mov	x0, x21
  404858:	mov	x1, x27
  40485c:	bl	4024e0 <strcmp@plt>
  404860:	cbz	w0, 404888 <tigetstr@plt+0x2178>
  404864:	tbnz	w24, #0, 4048a8 <tigetstr@plt+0x2198>
  404868:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  40486c:	add	x0, x0, #0x9a9
  404870:	mov	x1, x28
  404874:	mov	w2, w20
  404878:	mov	x3, x21
  40487c:	mov	x4, x27
  404880:	bl	402550 <_nc_warning@plt>
  404884:	mov	w24, wzr
  404888:	mov	x0, x21
  40488c:	bl	402520 <free@plt>
  404890:	mov	x0, x27
  404894:	bl	402520 <free@plt>
  404898:	add	w20, w20, #0x1
  40489c:	cmp	w23, w20
  4048a0:	b.ne	40482c <tigetstr@plt+0x211c>  // b.any
  4048a4:	b	403f98 <tigetstr@plt+0x1888>
  4048a8:	adrp	x19, 420000 <tigetstr@plt+0x1d8f0>
  4048ac:	ldr	x19, [x19, #3856]
  4048b0:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4048b4:	add	x1, x1, #0x97c
  4048b8:	mov	x2, x28
  4048bc:	ldr	x0, [x19]
  4048c0:	bl	4026d0 <fprintf@plt>
  4048c4:	ldr	x0, [x19]
  4048c8:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4048cc:	add	x1, x1, #0x991
  4048d0:	mov	x2, x25
  4048d4:	bl	4026d0 <fprintf@plt>
  4048d8:	ldr	x0, [x19]
  4048dc:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4048e0:	add	x1, x1, #0x99d
  4048e4:	mov	x2, x26
  4048e8:	bl	4026d0 <fprintf@plt>
  4048ec:	b	404868 <tigetstr@plt+0x2158>
  4048f0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4048f4:	add	x0, x0, #0xa21
  4048f8:	mov	x1, x28
  4048fc:	mov	x2, x25
  404900:	mov	x3, x26
  404904:	bl	402550 <_nc_warning@plt>
  404908:	b	403f98 <tigetstr@plt+0x1888>
  40490c:	ldrh	w8, [x27, #56]
  404910:	cmp	w8, #0x2d
  404914:	b.cc	40494c <tigetstr@plt+0x223c>  // b.lo, b.ul, b.last
  404918:	mov	w19, #0x2c                  	// #44
  40491c:	ldrh	w9, [x27, #62]
  404920:	ldr	x10, [x27, #48]
  404924:	mov	w1, wzr
  404928:	sub	w8, w9, w8, uxth
  40492c:	add	w8, w19, w8
  404930:	sbfiz	x8, x8, #3, #32
  404934:	ldr	x0, [x10, x8]
  404938:	bl	406b24 <tigetstr@plt+0x4414>
  40493c:	ldrh	w8, [x27, #56]
  404940:	add	x19, x19, #0x1
  404944:	cmp	x19, x8
  404948:	b.cc	40491c <tigetstr@plt+0x220c>  // b.lo, b.ul, b.last
  40494c:	ldrh	w8, [x27, #58]
  404950:	cmp	w8, #0x28
  404954:	b.cc	404994 <tigetstr@plt+0x2284>  // b.lo, b.ul, b.last
  404958:	mov	w19, #0x27                  	// #39
  40495c:	ldrh	w9, [x27, #64]
  404960:	ldrh	w10, [x27, #62]
  404964:	ldr	x11, [x27, #48]
  404968:	mov	w1, #0x1                   	// #1
  40496c:	add	w9, w9, w10
  404970:	sub	w8, w9, w8, uxth
  404974:	add	w8, w19, w8
  404978:	sbfiz	x8, x8, #3, #32
  40497c:	ldr	x0, [x11, x8]
  404980:	bl	406b24 <tigetstr@plt+0x4414>
  404984:	ldrh	w8, [x27, #58]
  404988:	add	x19, x19, #0x1
  40498c:	cmp	x19, x8
  404990:	b.cc	40495c <tigetstr@plt+0x224c>  // b.lo, b.ul, b.last
  404994:	ldrh	w8, [x27, #60]
  404998:	cmp	w8, #0x19f
  40499c:	b.cc	4049e4 <tigetstr@plt+0x22d4>  // b.lo, b.ul, b.last
  4049a0:	mov	w19, #0x19e                 	// #414
  4049a4:	ldrh	w9, [x27, #66]
  4049a8:	ldrh	w10, [x27, #64]
  4049ac:	ldrh	w11, [x27, #62]
  4049b0:	ldr	x12, [x27, #48]
  4049b4:	mov	w1, #0x2                   	// #2
  4049b8:	add	w9, w9, w10
  4049bc:	add	w9, w9, w11
  4049c0:	sub	w8, w9, w8, uxth
  4049c4:	add	w8, w19, w8
  4049c8:	sbfiz	x8, x8, #3, #32
  4049cc:	ldr	x0, [x12, x8]
  4049d0:	bl	406b24 <tigetstr@plt+0x4414>
  4049d4:	ldrh	w8, [x27, #60]
  4049d8:	add	x19, x19, #0x1
  4049dc:	cmp	x19, x8
  4049e0:	b.cc	4049a4 <tigetstr@plt+0x2294>  // b.lo, b.ul, b.last
  4049e4:	mov	x26, x27
  4049e8:	ldr	x22, [x26, #32]!
  4049ec:	ldr	x8, [x22, #1240]
  4049f0:	add	x9, x8, #0x1
  4049f4:	cmp	x9, #0x2
  4049f8:	b.cc	404a20 <tigetstr@plt+0x2310>  // b.lo, b.ul, b.last
  4049fc:	ldr	x9, [x22, #200]
  404a00:	add	x9, x9, #0x1
  404a04:	cmp	x9, #0x1
  404a08:	b.hi	404a20 <tigetstr@plt+0x2310>  // b.pmore
  404a0c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404a10:	add	x0, x0, #0xabc
  404a14:	bl	402550 <_nc_warning@plt>
  404a18:	ldr	x22, [x26]
  404a1c:	ldr	x8, [x22, #1240]
  404a20:	add	x8, x8, #0x1
  404a24:	cmp	x8, #0x2
  404a28:	b.cc	404a4c <tigetstr@plt+0x233c>  // b.lo, b.ul, b.last
  404a2c:	ldr	x8, [x22, #304]
  404a30:	add	x8, x8, #0x1
  404a34:	cmp	x8, #0x1
  404a38:	b.hi	404a4c <tigetstr@plt+0x233c>  // b.pmore
  404a3c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404a40:	add	x0, x0, #0xae2
  404a44:	bl	402550 <_nc_warning@plt>
  404a48:	ldr	x22, [x26]
  404a4c:	ldr	x21, [x22, #200]
  404a50:	ldr	x20, [x22, #304]
  404a54:	add	x8, x21, #0x1
  404a58:	cmp	x8, #0x2
  404a5c:	b.cs	404a68 <tigetstr@plt+0x2358>  // b.hs, b.nlast
  404a60:	mov	w21, wzr
  404a64:	b	404a9c <tigetstr@plt+0x238c>
  404a68:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404a6c:	add	x0, x0, #0xb07
  404a70:	mov	x1, x21
  404a74:	bl	4024e0 <strcmp@plt>
  404a78:	cbz	w0, 404a98 <tigetstr@plt+0x2388>
  404a7c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404a80:	add	x0, x0, #0xb0b
  404a84:	mov	x1, x21
  404a88:	bl	4024e0 <strcmp@plt>
  404a8c:	cmp	w0, #0x0
  404a90:	cset	w21, eq  // eq = none
  404a94:	b	404a9c <tigetstr@plt+0x238c>
  404a98:	mov	w21, #0x2                   	// #2
  404a9c:	add	x8, x20, #0x1
  404aa0:	cmp	x8, #0x2
  404aa4:	b.cs	404ab0 <tigetstr@plt+0x23a0>  // b.hs, b.nlast
  404aa8:	mov	w20, wzr
  404aac:	b	404ae4 <tigetstr@plt+0x23d4>
  404ab0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404ab4:	add	x0, x0, #0xb0d
  404ab8:	mov	x1, x20
  404abc:	bl	4024e0 <strcmp@plt>
  404ac0:	cbz	w0, 404ae0 <tigetstr@plt+0x23d0>
  404ac4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404ac8:	add	x0, x0, #0xb11
  404acc:	mov	x1, x20
  404ad0:	bl	4024e0 <strcmp@plt>
  404ad4:	cmp	w0, #0x0
  404ad8:	cset	w20, eq  // eq = none
  404adc:	b	404ae4 <tigetstr@plt+0x23d4>
  404ae0:	mov	w20, #0x2                   	// #2
  404ae4:	ldr	x1, [x22, #1240]
  404ae8:	add	x8, x1, #0x1
  404aec:	cmp	x8, #0x2
  404af0:	b.cs	404afc <tigetstr@plt+0x23ec>  // b.hs, b.nlast
  404af4:	mov	w19, wzr
  404af8:	b	404b14 <tigetstr@plt+0x2404>
  404afc:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404b00:	add	x0, x0, #0xb13
  404b04:	bl	4024e0 <strcmp@plt>
  404b08:	cmp	w0, #0x0
  404b0c:	cset	w8, eq  // eq = none
  404b10:	lsl	w19, w8, #1
  404b14:	cmp	w20, w21
  404b18:	b.eq	404b30 <tigetstr@plt+0x2420>  // b.none
  404b1c:	cbz	w21, 404b30 <tigetstr@plt+0x2420>
  404b20:	cbz	w20, 404b30 <tigetstr@plt+0x2420>
  404b24:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404b28:	add	x0, x0, #0xb1a
  404b2c:	bl	402550 <_nc_warning@plt>
  404b30:	cmp	w21, #0x2
  404b34:	b.ne	404b50 <tigetstr@plt+0x2440>  // b.any
  404b38:	cmp	w20, #0x2
  404b3c:	b.ne	404b50 <tigetstr@plt+0x2440>  // b.any
  404b40:	cbz	w19, 404b50 <tigetstr@plt+0x2440>
  404b44:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404b48:	add	x0, x0, #0xb37
  404b4c:	b	404b6c <tigetstr@plt+0x245c>
  404b50:	cmp	w21, #0x1
  404b54:	b.ne	404b70 <tigetstr@plt+0x2460>  // b.any
  404b58:	cmp	w20, #0x1
  404b5c:	b.ne	404b70 <tigetstr@plt+0x2460>  // b.any
  404b60:	cbnz	w19, 404b70 <tigetstr@plt+0x2460>
  404b64:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404b68:	add	x0, x0, #0xb58
  404b6c:	bl	402550 <_nc_warning@plt>
  404b70:	ldr	x8, [x26]
  404b74:	ldr	x20, [x8, #1168]
  404b78:	add	x8, x20, #0x1
  404b7c:	cmp	x8, #0x2
  404b80:	b.cs	404d38 <tigetstr@plt+0x2628>  // b.hs, b.nlast
  404b84:	ldr	x8, [x27, #24]
  404b88:	ldp	w1, w2, [x8, #52]
  404b8c:	cmp	w1, #0x0
  404b90:	cset	w8, gt
  404b94:	cmp	w2, #0x0
  404b98:	cset	w9, gt
  404b9c:	eor	w8, w8, w9
  404ba0:	tbz	w8, #0, 404bb4 <tigetstr@plt+0x24a4>
  404ba4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404ba8:	add	x0, x0, #0xc09
  404bac:	bl	402550 <_nc_warning@plt>
  404bb0:	b	404bc8 <tigetstr@plt+0x24b8>
  404bb4:	cmp	w1, w2
  404bb8:	b.le	404bc8 <tigetstr@plt+0x24b8>
  404bbc:	ldr	x8, [x26]
  404bc0:	ldr	x8, [x8, #2400]
  404bc4:	cbz	x8, 404ba4 <tigetstr@plt+0x2494>
  404bc8:	ldr	x8, [x26]
  404bcc:	ldr	x9, [x8, #2424]
  404bd0:	add	x9, x9, #0x1
  404bd4:	cmp	x9, #0x2
  404bd8:	b.cc	404bfc <tigetstr@plt+0x24ec>  // b.lo, b.ul, b.last
  404bdc:	ldr	x9, [x8, #2416]
  404be0:	add	x9, x9, #0x1
  404be4:	cmp	x9, #0x1
  404be8:	b.hi	404bfc <tigetstr@plt+0x24ec>  // b.pmore
  404bec:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404bf0:	add	x0, x0, #0xc44
  404bf4:	bl	402550 <_nc_warning@plt>
  404bf8:	ldr	x8, [x26]
  404bfc:	ldr	x9, [x8, #2416]
  404c00:	add	x9, x9, #0x1
  404c04:	cmp	x9, #0x2
  404c08:	b.cc	404c2c <tigetstr@plt+0x251c>  // b.lo, b.ul, b.last
  404c0c:	ldr	x9, [x8, #2424]
  404c10:	add	x9, x9, #0x1
  404c14:	cmp	x9, #0x1
  404c18:	b.hi	404c2c <tigetstr@plt+0x251c>  // b.pmore
  404c1c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404c20:	add	x0, x0, #0xc69
  404c24:	bl	402550 <_nc_warning@plt>
  404c28:	ldr	x8, [x26]
  404c2c:	ldr	x9, [x8, #2880]
  404c30:	add	x9, x9, #0x1
  404c34:	cmp	x9, #0x2
  404c38:	b.cc	404c5c <tigetstr@plt+0x254c>  // b.lo, b.ul, b.last
  404c3c:	ldr	x9, [x8, #2872]
  404c40:	add	x9, x9, #0x1
  404c44:	cmp	x9, #0x1
  404c48:	b.hi	404c5c <tigetstr@plt+0x254c>  // b.pmore
  404c4c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404c50:	add	x0, x0, #0xc8e
  404c54:	bl	402550 <_nc_warning@plt>
  404c58:	ldr	x8, [x26]
  404c5c:	ldr	x9, [x8, #2872]
  404c60:	add	x9, x9, #0x1
  404c64:	cmp	x9, #0x2
  404c68:	b.cc	404c8c <tigetstr@plt+0x257c>  // b.lo, b.ul, b.last
  404c6c:	ldr	x9, [x8, #2880]
  404c70:	add	x9, x9, #0x1
  404c74:	cmp	x9, #0x1
  404c78:	b.hi	404c8c <tigetstr@plt+0x257c>  // b.pmore
  404c7c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404c80:	add	x0, x0, #0xcb7
  404c84:	bl	402550 <_nc_warning@plt>
  404c88:	ldr	x8, [x26]
  404c8c:	ldr	x9, [x8, #2400]
  404c90:	add	x9, x9, #0x1
  404c94:	cmp	x9, #0x2
  404c98:	b.cc	404cbc <tigetstr@plt+0x25ac>  // b.lo, b.ul, b.last
  404c9c:	ldr	x9, [x8, #2408]
  404ca0:	add	x9, x9, #0x1
  404ca4:	cmp	x9, #0x1
  404ca8:	b.hi	404cbc <tigetstr@plt+0x25ac>  // b.pmore
  404cac:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404cb0:	add	x0, x0, #0xce0
  404cb4:	bl	402550 <_nc_warning@plt>
  404cb8:	ldr	x8, [x26]
  404cbc:	ldr	x9, [x8, #2408]
  404cc0:	add	x9, x9, #0x1
  404cc4:	cmp	x9, #0x2
  404cc8:	b.cc	404cec <tigetstr@plt+0x25dc>  // b.lo, b.ul, b.last
  404ccc:	ldr	x9, [x8, #2400]
  404cd0:	add	x9, x9, #0x1
  404cd4:	cmp	x9, #0x1
  404cd8:	b.hi	404cec <tigetstr@plt+0x25dc>  // b.pmore
  404cdc:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404ce0:	add	x0, x0, #0xd06
  404ce4:	bl	402550 <_nc_warning@plt>
  404ce8:	ldr	x8, [x26]
  404cec:	ldr	x0, [x8, #2416]
  404cf0:	add	x9, x0, #0x1
  404cf4:	cmp	x9, #0x2
  404cf8:	b.cc	404e30 <tigetstr@plt+0x2720>  // b.lo, b.ul, b.last
  404cfc:	ldr	x1, [x8, #2872]
  404d00:	add	x8, x1, #0x1
  404d04:	cmp	x8, #0x2
  404d08:	b.cc	404e30 <tigetstr@plt+0x2720>  // b.lo, b.ul, b.last
  404d0c:	bl	4025c0 <_nc_capcmp@plt>
  404d10:	cbz	w0, 404e24 <tigetstr@plt+0x2714>
  404d14:	ldp	x9, x8, [x27, #24]
  404d18:	ldr	x0, [x8, #2416]
  404d1c:	ldr	x1, [x8, #2872]
  404d20:	ldr	w2, [x9, #52]
  404d24:	bl	4074ec <tigetstr@plt+0x4ddc>
  404d28:	tbz	w0, #0, 404e30 <tigetstr@plt+0x2720>
  404d2c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404d30:	add	x0, x0, #0xd50
  404d34:	b	404e2c <tigetstr@plt+0x271c>
  404d38:	add	x0, sp, #0x140
  404d3c:	mov	w2, #0x100                 	// #256
  404d40:	mov	w1, wzr
  404d44:	add	x19, sp, #0x140
  404d48:	bl	402370 <memset@plt>
  404d4c:	ldrb	w8, [x20]
  404d50:	cbz	w8, 404d80 <tigetstr@plt+0x2670>
  404d54:	add	x9, x20, #0x2
  404d58:	ldurb	w10, [x9, #-1]
  404d5c:	cbz	w10, 404d74 <tigetstr@plt+0x2664>
  404d60:	and	x8, x8, #0xff
  404d64:	strb	w10, [x19, x8]
  404d68:	ldrb	w8, [x9], #2
  404d6c:	cbnz	w8, 404d58 <tigetstr@plt+0x2648>
  404d70:	b	404d80 <tigetstr@plt+0x2670>
  404d74:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404d78:	add	x0, x0, #0xb8a
  404d7c:	bl	402550 <_nc_warning@plt>
  404d80:	ldrb	w8, [sp, #393]
  404d84:	cbz	w8, 404d9c <tigetstr@plt+0x268c>
  404d88:	ldrb	w8, [sp, #425]
  404d8c:	cbnz	w8, 404d9c <tigetstr@plt+0x268c>
  404d90:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404d94:	add	x0, x0, #0xbac
  404d98:	bl	402550 <_nc_warning@plt>
  404d9c:	adrp	x11, 40c000 <tigetstr@plt+0x98f0>
  404da0:	mov	w12, #0x6c                  	// #108
  404da4:	add	x8, sp, #0x40
  404da8:	mov	w9, #0x1                   	// #1
  404dac:	add	x10, sp, #0x140
  404db0:	add	x11, x11, #0xb7e
  404db4:	and	x13, x12, #0xff
  404db8:	ldrb	w13, [x10, x13]
  404dbc:	cbnz	w13, 404dc4 <tigetstr@plt+0x26b4>
  404dc0:	strb	w12, [x8], #1
  404dc4:	ldrb	w12, [x11, x9]
  404dc8:	add	x9, x9, #0x1
  404dcc:	cmp	x9, #0xc
  404dd0:	b.ne	404db4 <tigetstr@plt+0x26a4>  // b.any
  404dd4:	strb	wzr, [x8]
  404dd8:	ldrb	w8, [sp, #64]
  404ddc:	cbz	w8, 404b84 <tigetstr@plt+0x2474>
  404de0:	ldr	x8, [sp, #64]
  404de4:	ldr	w9, [sp, #72]
  404de8:	mov	x10, #0x6d6c                	// #28012
  404dec:	movk	x10, #0x6a6b, lsl #16
  404df0:	movk	x10, #0x7574, lsl #32
  404df4:	mov	w11, #0x7871                	// #30833
  404df8:	movk	x10, #0x7776, lsl #48
  404dfc:	movk	w11, #0x6e, lsl #16
  404e00:	eor	x8, x8, x10
  404e04:	eor	x9, x9, x11
  404e08:	orr	x8, x8, x9
  404e0c:	cbz	x8, 404b84 <tigetstr@plt+0x2474>
  404e10:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404e14:	add	x0, x0, #0xbdb
  404e18:	add	x1, sp, #0x40
  404e1c:	bl	402550 <_nc_warning@plt>
  404e20:	b	404b84 <tigetstr@plt+0x2474>
  404e24:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404e28:	add	x0, x0, #0xd2c
  404e2c:	bl	402550 <_nc_warning@plt>
  404e30:	ldr	x8, [x26]
  404e34:	ldr	x0, [x8, #2424]
  404e38:	add	x9, x0, #0x1
  404e3c:	cmp	x9, #0x2
  404e40:	b.cc	404e8c <tigetstr@plt+0x277c>  // b.lo, b.ul, b.last
  404e44:	ldr	x1, [x8, #2880]
  404e48:	add	x8, x1, #0x1
  404e4c:	cmp	x8, #0x2
  404e50:	b.cc	404e8c <tigetstr@plt+0x277c>  // b.lo, b.ul, b.last
  404e54:	bl	4025c0 <_nc_capcmp@plt>
  404e58:	cbz	w0, 404e80 <tigetstr@plt+0x2770>
  404e5c:	ldp	x9, x8, [x27, #24]
  404e60:	ldr	x0, [x8, #2424]
  404e64:	ldr	x1, [x8, #2880]
  404e68:	ldr	w2, [x9, #52]
  404e6c:	bl	4074ec <tigetstr@plt+0x4ddc>
  404e70:	tbz	w0, #0, 404e8c <tigetstr@plt+0x277c>
  404e74:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404e78:	add	x0, x0, #0xd8e
  404e7c:	b	404e88 <tigetstr@plt+0x2778>
  404e80:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404e84:	add	x0, x0, #0xd6a
  404e88:	bl	402550 <_nc_warning@plt>
  404e8c:	ldr	x8, [x27, #24]
  404e90:	ldr	w9, [x8, #52]
  404e94:	tbnz	w9, #31, 404f18 <tigetstr@plt+0x2808>
  404e98:	ldr	w8, [x8, #56]
  404e9c:	tbnz	w8, #31, 404f18 <tigetstr@plt+0x2808>
  404ea0:	ldr	x8, [x26]
  404ea4:	ldr	x9, [x8, #2416]
  404ea8:	add	x9, x9, #0x1
  404eac:	cmp	x9, #0x2
  404eb0:	b.cc	404ec4 <tigetstr@plt+0x27b4>  // b.lo, b.ul, b.last
  404eb4:	ldr	x9, [x8, #2424]
  404eb8:	add	x9, x9, #0x1
  404ebc:	cmp	x9, #0x1
  404ec0:	b.hi	404eec <tigetstr@plt+0x27dc>  // b.pmore
  404ec4:	ldr	x9, [x8, #2872]
  404ec8:	add	x9, x9, #0x1
  404ecc:	cmp	x9, #0x2
  404ed0:	b.cc	404ee4 <tigetstr@plt+0x27d4>  // b.lo, b.ul, b.last
  404ed4:	ldr	x9, [x8, #2880]
  404ed8:	add	x9, x9, #0x1
  404edc:	cmp	x9, #0x1
  404ee0:	b.hi	404eec <tigetstr@plt+0x27dc>  // b.pmore
  404ee4:	ldr	x9, [x8, #2408]
  404ee8:	cbz	x9, 404f18 <tigetstr@plt+0x2808>
  404eec:	ldr	x9, [x8, #2376]
  404ef0:	add	x9, x9, #0x1
  404ef4:	cmp	x9, #0x1
  404ef8:	b.hi	404f18 <tigetstr@plt+0x2808>  // b.pmore
  404efc:	ldr	x8, [x8, #2384]
  404f00:	add	x8, x8, #0x1
  404f04:	cmp	x8, #0x1
  404f08:	b.hi	404f18 <tigetstr@plt+0x2808>  // b.pmore
  404f0c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404f10:	add	x0, x0, #0xda8
  404f14:	bl	402550 <_nc_warning@plt>
  404f18:	ldr	x9, [x27, #16]
  404f1c:	ldr	x8, [x27, #32]
  404f20:	ldrb	w10, [x9, #27]
  404f24:	ldr	x9, [x8, #2400]
  404f28:	add	x9, x9, #0x1
  404f2c:	cmp	x9, #0x1
  404f30:	cbz	w10, 404f54 <tigetstr@plt+0x2844>
  404f34:	b.hi	404f74 <tigetstr@plt+0x2864>  // b.pmore
  404f38:	ldr	x8, [x8, #2392]
  404f3c:	add	x8, x8, #0x1
  404f40:	cmp	x8, #0x1
  404f44:	b.hi	404f74 <tigetstr@plt+0x2864>  // b.pmore
  404f48:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404f4c:	add	x0, x0, #0xdda
  404f50:	b	404f70 <tigetstr@plt+0x2860>
  404f54:	b.hi	404f68 <tigetstr@plt+0x2858>  // b.pmore
  404f58:	ldr	x8, [x8, #2392]
  404f5c:	add	x8, x8, #0x1
  404f60:	cmp	x8, #0x2
  404f64:	b.cc	404f74 <tigetstr@plt+0x2864>  // b.lo, b.ul, b.last
  404f68:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404f6c:	add	x0, x0, #0xe07
  404f70:	bl	402550 <_nc_warning@plt>
  404f74:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404f78:	add	x0, x0, #0xe2b
  404f7c:	bl	402710 <tigetstr@plt>
  404f80:	add	x8, x0, #0x1
  404f84:	cmp	x8, #0x2
  404f88:	b.cs	405128 <tigetstr@plt+0x2a18>  // b.hs, b.nlast
  404f8c:	ldr	x8, [x27, #16]
  404f90:	ldrb	w9, [x8, #7]
  404f94:	cbz	w9, 404fa4 <tigetstr@plt+0x2894>
  404f98:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  404f9c:	add	x1, x1, #0xe62
  404fa0:	b	404fb4 <tigetstr@plt+0x28a4>
  404fa4:	ldrb	w8, [x8, #6]
  404fa8:	cbz	w8, 405340 <tigetstr@plt+0x2c30>
  404fac:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  404fb0:	add	x1, x1, #0xe6c
  404fb4:	mov	x0, x27
  404fb8:	bl	4075ac <tigetstr@plt+0x4e9c>
  404fbc:	ldr	x8, [x26]
  404fc0:	ldr	x9, [x8, #880]
  404fc4:	add	x9, x9, #0x1
  404fc8:	cmp	x9, #0x2
  404fcc:	b.cc	404ff0 <tigetstr@plt+0x28e0>  // b.lo, b.ul, b.last
  404fd0:	ldr	x9, [x8, #424]
  404fd4:	add	x9, x9, #0x1
  404fd8:	cmp	x9, #0x1
  404fdc:	b.hi	404ff0 <tigetstr@plt+0x28e0>  // b.pmore
  404fe0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  404fe4:	add	x0, x0, #0xee7
  404fe8:	bl	402550 <_nc_warning@plt>
  404fec:	ldr	x8, [x26]
  404ff0:	ldr	x9, [x8, #848]
  404ff4:	add	x9, x9, #0x1
  404ff8:	cmp	x9, #0x2
  404ffc:	b.cc	405020 <tigetstr@plt+0x2910>  // b.lo, b.ul, b.last
  405000:	ldr	x9, [x8, #176]
  405004:	add	x9, x9, #0x1
  405008:	cmp	x9, #0x1
  40500c:	b.hi	405020 <tigetstr@plt+0x2910>  // b.pmore
  405010:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405014:	add	x0, x0, #0xf0b
  405018:	bl	402550 <_nc_warning@plt>
  40501c:	ldr	x8, [x26]
  405020:	ldr	x9, [x8, #880]
  405024:	add	x9, x9, #0x1
  405028:	cmp	x9, #0x2
  40502c:	b.cc	405050 <tigetstr@plt+0x2940>  // b.lo, b.ul, b.last
  405030:	ldr	x9, [x8, #848]
  405034:	add	x9, x9, #0x1
  405038:	cmp	x9, #0x1
  40503c:	b.hi	405050 <tigetstr@plt+0x2940>  // b.pmore
  405040:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405044:	add	x0, x0, #0xf2f
  405048:	bl	402550 <_nc_warning@plt>
  40504c:	ldr	x8, [x26]
  405050:	ldr	x9, [x8, #856]
  405054:	add	x9, x9, #0x1
  405058:	cmp	x9, #0x2
  40505c:	b.cc	405080 <tigetstr@plt+0x2970>  // b.lo, b.ul, b.last
  405060:	ldr	x9, [x8, #88]
  405064:	add	x9, x9, #0x1
  405068:	cmp	x9, #0x1
  40506c:	b.hi	405080 <tigetstr@plt+0x2970>  // b.pmore
  405070:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405074:	add	x0, x0, #0xf58
  405078:	bl	402550 <_nc_warning@plt>
  40507c:	ldr	x8, [x26]
  405080:	ldr	x9, [x8, #912]
  405084:	add	x9, x9, #0x1
  405088:	cmp	x9, #0x2
  40508c:	b.cc	4050b0 <tigetstr@plt+0x29a0>  // b.lo, b.ul, b.last
  405090:	ldr	x9, [x8, #152]
  405094:	add	x9, x9, #0x1
  405098:	cmp	x9, #0x1
  40509c:	b.hi	4050b0 <tigetstr@plt+0x29a0>  // b.pmore
  4050a0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4050a4:	add	x0, x0, #0xf7c
  4050a8:	bl	402550 <_nc_warning@plt>
  4050ac:	ldr	x8, [x26]
  4050b0:	ldr	x9, [x8, #888]
  4050b4:	add	x9, x9, #0x1
  4050b8:	cmp	x9, #0x2
  4050bc:	b.cc	4050e0 <tigetstr@plt+0x29d0>  // b.lo, b.ul, b.last
  4050c0:	ldr	x9, [x8, #112]
  4050c4:	add	x9, x9, #0x1
  4050c8:	cmp	x9, #0x1
  4050cc:	b.hi	4050e0 <tigetstr@plt+0x29d0>  // b.pmore
  4050d0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4050d4:	add	x0, x0, #0xf9c
  4050d8:	bl	402550 <_nc_warning@plt>
  4050dc:	ldr	x8, [x26]
  4050e0:	ldr	x9, [x8, #896]
  4050e4:	add	x9, x9, #0x1
  4050e8:	cmp	x9, #0x2
  4050ec:	b.cc	405110 <tigetstr@plt+0x2a00>  // b.lo, b.ul, b.last
  4050f0:	ldr	x9, [x8, #136]
  4050f4:	add	x9, x9, #0x1
  4050f8:	cmp	x9, #0x1
  4050fc:	b.hi	405110 <tigetstr@plt+0x2a00>  // b.pmore
  405100:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405104:	add	x0, x0, #0xfc0
  405108:	bl	402550 <_nc_warning@plt>
  40510c:	ldr	x8, [x26]
  405110:	ldr	x9, [x8, #856]
  405114:	add	x10, x9, #0x1
  405118:	cmp	x10, #0x2
  40511c:	b.cs	405188 <tigetstr@plt+0x2a78>  // b.hs, b.nlast
  405120:	mov	w10, wzr
  405124:	b	405190 <tigetstr@plt+0x2a80>
  405128:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  40512c:	add	x1, x1, #0xe2f
  405130:	add	x2, sp, #0x140
  405134:	add	x3, sp, #0x40
  405138:	add	x4, sp, #0x38
  40513c:	sub	x5, x29, #0xc
  405140:	mov	x20, x0
  405144:	bl	402620 <__isoc99_sscanf@plt>
  405148:	cmp	w0, #0x3
  40514c:	b.ne	405174 <tigetstr@plt+0x2a64>  // b.any
  405150:	ldr	w8, [sp, #320]
  405154:	cmp	w8, #0x1
  405158:	b.lt	405174 <tigetstr@plt+0x2a64>  // b.tstop
  40515c:	ldr	w8, [sp, #64]
  405160:	cmp	w8, #0x1
  405164:	b.lt	405174 <tigetstr@plt+0x2a64>  // b.tstop
  405168:	ldr	w8, [sp, #56]
  40516c:	cmp	w8, #0x0
  405170:	b.gt	404f8c <tigetstr@plt+0x287c>
  405174:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405178:	add	x0, x0, #0xe3a
  40517c:	mov	x1, x20
  405180:	bl	402550 <_nc_warning@plt>
  405184:	b	404f8c <tigetstr@plt+0x287c>
  405188:	mov	w10, #0x1                   	// #1
  40518c:	str	x9, [sp, #320]
  405190:	ldr	x11, [x8, #912]
  405194:	add	x12, x11, #0x1
  405198:	cmp	x12, #0x2
  40519c:	b.cc	4051b0 <tigetstr@plt+0x2aa0>  // b.lo, b.ul, b.last
  4051a0:	add	w12, w10, #0x1
  4051a4:	add	x13, sp, #0x140
  4051a8:	str	x11, [x13, w10, uxtw #3]
  4051ac:	mov	w10, w12
  4051b0:	ldr	x11, [x8, #888]
  4051b4:	add	x12, x11, #0x1
  4051b8:	cmp	x12, #0x2
  4051bc:	b.cc	4051d0 <tigetstr@plt+0x2ac0>  // b.lo, b.ul, b.last
  4051c0:	add	w12, w10, #0x1
  4051c4:	add	x13, sp, #0x140
  4051c8:	str	x11, [x13, w10, uxtw #3]
  4051cc:	mov	w10, w12
  4051d0:	ldr	x11, [x8, #896]
  4051d4:	add	x12, x11, #0x1
  4051d8:	cmp	x12, #0x2
  4051dc:	b.cs	4051e8 <tigetstr@plt+0x2ad8>  // b.hs, b.nlast
  4051e0:	cbnz	w10, 4051fc <tigetstr@plt+0x2aec>
  4051e4:	b	405288 <tigetstr@plt+0x2b78>
  4051e8:	add	w12, w10, #0x1
  4051ec:	add	x13, sp, #0x140
  4051f0:	str	x11, [x13, w10, uxtw #3]
  4051f4:	mov	w10, w12
  4051f8:	cbz	w10, 405288 <tigetstr@plt+0x2b78>
  4051fc:	cmp	w10, #0x4
  405200:	b.ne	405210 <tigetstr@plt+0x2b00>  // b.any
  405204:	add	x0, sp, #0x140
  405208:	bl	4076d0 <tigetstr@plt+0x4fc0>
  40520c:	b	405288 <tigetstr@plt+0x2b78>
  405210:	add	x9, x9, #0x1
  405214:	cmp	x9, #0x1
  405218:	b.hi	40522c <tigetstr@plt+0x2b1c>  // b.pmore
  40521c:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405220:	add	x0, x0, #0xfe6
  405224:	bl	402550 <_nc_warning@plt>
  405228:	ldr	x8, [x26]
  40522c:	ldr	x9, [x8, #912]
  405230:	add	x9, x9, #0x1
  405234:	cmp	x9, #0x1
  405238:	b.hi	40524c <tigetstr@plt+0x2b3c>  // b.pmore
  40523c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405240:	add	x0, x0, #0x0
  405244:	bl	402550 <_nc_warning@plt>
  405248:	ldr	x8, [x26]
  40524c:	ldr	x9, [x8, #888]
  405250:	add	x9, x9, #0x1
  405254:	cmp	x9, #0x1
  405258:	b.hi	40526c <tigetstr@plt+0x2b5c>  // b.pmore
  40525c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405260:	add	x0, x0, #0x18
  405264:	bl	402550 <_nc_warning@plt>
  405268:	ldr	x8, [x26]
  40526c:	ldr	x8, [x8, #896]
  405270:	add	x8, x8, #0x1
  405274:	cmp	x8, #0x1
  405278:	b.hi	405288 <tigetstr@plt+0x2b78>  // b.pmore
  40527c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405280:	add	x0, x0, #0x32
  405284:	bl	402550 <_nc_warning@plt>
  405288:	ldr	x24, [x26]
  40528c:	ldr	x20, [x24, #88]
  405290:	add	x8, x20, #0x1
  405294:	cmp	x8, #0x2
  405298:	b.cs	4052a4 <tigetstr@plt+0x2b94>  // b.hs, b.nlast
  40529c:	mov	w8, wzr
  4052a0:	b	4052ac <tigetstr@plt+0x2b9c>
  4052a4:	mov	w8, #0x1                   	// #1
  4052a8:	str	x20, [sp, #320]
  4052ac:	ldr	x21, [x24, #152]
  4052b0:	add	x9, x21, #0x1
  4052b4:	cmp	x9, #0x2
  4052b8:	b.cc	4052cc <tigetstr@plt+0x2bbc>  // b.lo, b.ul, b.last
  4052bc:	add	w9, w8, #0x1
  4052c0:	add	x10, sp, #0x140
  4052c4:	str	x21, [x10, w8, uxtw #3]
  4052c8:	mov	w8, w9
  4052cc:	ldr	x23, [x24, #112]
  4052d0:	add	x9, x23, #0x1
  4052d4:	cmp	x9, #0x2
  4052d8:	b.cc	4052ec <tigetstr@plt+0x2bdc>  // b.lo, b.ul, b.last
  4052dc:	add	w9, w8, #0x1
  4052e0:	add	x10, sp, #0x140
  4052e4:	str	x23, [x10, w8, uxtw #3]
  4052e8:	mov	w8, w9
  4052ec:	ldr	x22, [x24, #136]
  4052f0:	add	x9, x22, #0x1
  4052f4:	cmp	x9, #0x2
  4052f8:	b.cs	405304 <tigetstr@plt+0x2bf4>  // b.hs, b.nlast
  4052fc:	cbnz	w8, 405318 <tigetstr@plt+0x2c08>
  405300:	b	405464 <tigetstr@plt+0x2d54>
  405304:	add	w9, w8, #0x1
  405308:	add	x10, sp, #0x140
  40530c:	str	x22, [x10, w8, uxtw #3]
  405310:	mov	w8, w9
  405314:	cbz	w8, 405464 <tigetstr@plt+0x2d54>
  405318:	cmp	w8, #0x4
  40531c:	b.ne	40532c <tigetstr@plt+0x2c1c>  // b.any
  405320:	add	x0, sp, #0x140
  405324:	bl	4076d0 <tigetstr@plt+0x4fc0>
  405328:	b	405464 <tigetstr@plt+0x2d54>
  40532c:	add	x8, x20, #0x1
  405330:	cmp	x8, #0x2
  405334:	b.cs	40536c <tigetstr@plt+0x2c5c>  // b.hs, b.nlast
  405338:	mov	w25, wzr
  40533c:	b	405384 <tigetstr@plt+0x2c74>
  405340:	ldr	x0, [x27]
  405344:	mov	w1, #0x2b                  	// #43
  405348:	bl	402560 <strchr@plt>
  40534c:	cbnz	x0, 404fbc <tigetstr@plt+0x28ac>
  405350:	ldr	x8, [x26]
  405354:	ldr	x9, [x8, #64]
  405358:	add	x9, x9, #0x1
  40535c:	cmp	x9, #0x2
  405360:	b.cs	406220 <tigetstr@plt+0x3b10>  // b.hs, b.nlast
  405364:	mov	w20, wzr
  405368:	b	406224 <tigetstr@plt+0x3b14>
  40536c:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  405370:	add	x1, x1, #0x8fa
  405374:	mov	x0, x20
  405378:	bl	4024e0 <strcmp@plt>
  40537c:	cmp	w0, #0x0
  405380:	cset	w25, ne  // ne = any
  405384:	add	x8, x23, #0x1
  405388:	cmp	x8, #0x2
  40538c:	b.cc	4053a8 <tigetstr@plt+0x2c98>  // b.lo, b.ul, b.last
  405390:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  405394:	add	x1, x1, #0x4d
  405398:	mov	x0, x23
  40539c:	bl	4024e0 <strcmp@plt>
  4053a0:	cmp	w0, #0x0
  4053a4:	cinc	w25, w25, ne  // ne = any
  4053a8:	add	x8, x21, #0x1
  4053ac:	cmp	x8, #0x2
  4053b0:	b.cc	4053c4 <tigetstr@plt+0x2cb4>  // b.lo, b.ul, b.last
  4053b4:	mov	x0, x21
  4053b8:	bl	4021e0 <strlen@plt>
  4053bc:	cmp	x0, #0x1
  4053c0:	cinc	w25, w25, hi  // hi = pmore
  4053c4:	add	x8, x22, #0x1
  4053c8:	cmp	x8, #0x2
  4053cc:	b.cs	405450 <tigetstr@plt+0x2d40>  // b.hs, b.nlast
  4053d0:	cbz	w25, 405464 <tigetstr@plt+0x2d54>
  4053d4:	add	x8, x20, #0x1
  4053d8:	cmp	x8, #0x1
  4053dc:	b.hi	4053f0 <tigetstr@plt+0x2ce0>  // b.pmore
  4053e0:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4053e4:	add	x0, x0, #0x4f
  4053e8:	bl	402550 <_nc_warning@plt>
  4053ec:	ldr	x24, [x26]
  4053f0:	ldr	x8, [x24, #152]
  4053f4:	add	x8, x8, #0x1
  4053f8:	cmp	x8, #0x1
  4053fc:	b.hi	405410 <tigetstr@plt+0x2d00>  // b.pmore
  405400:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405404:	add	x0, x0, #0x64
  405408:	bl	402550 <_nc_warning@plt>
  40540c:	ldr	x24, [x26]
  405410:	ldr	x8, [x24, #112]
  405414:	add	x8, x8, #0x1
  405418:	cmp	x8, #0x1
  40541c:	b.hi	405430 <tigetstr@plt+0x2d20>  // b.pmore
  405420:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405424:	add	x0, x0, #0x77
  405428:	bl	402550 <_nc_warning@plt>
  40542c:	ldr	x24, [x26]
  405430:	ldr	x8, [x24, #136]
  405434:	add	x8, x8, #0x1
  405438:	cmp	x8, #0x1
  40543c:	b.hi	405464 <tigetstr@plt+0x2d54>  // b.pmore
  405440:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405444:	add	x0, x0, #0x8c
  405448:	bl	402550 <_nc_warning@plt>
  40544c:	b	405464 <tigetstr@plt+0x2d54>
  405450:	mov	x0, x22
  405454:	bl	4021e0 <strlen@plt>
  405458:	cbnz	w25, 4053d4 <tigetstr@plt+0x2cc4>
  40545c:	cmp	x0, #0x2
  405460:	b.cs	4053d4 <tigetstr@plt+0x2cc4>  // b.hs, b.nlast
  405464:	ldr	x25, [x26]
  405468:	ldr	x21, [x25, #1112]
  40546c:	add	x8, x21, #0x1
  405470:	cmp	x8, #0x2
  405474:	b.cs	4054bc <tigetstr@plt+0x2dac>  // b.hs, b.nlast
  405478:	ldr	x20, [x25, #1120]
  40547c:	add	x8, x20, #0x1
  405480:	cmp	x8, #0x1
  405484:	b.hi	4054fc <tigetstr@plt+0x2dec>  // b.pmore
  405488:	ldr	x8, [x25, #1128]
  40548c:	add	x8, x8, #0x1
  405490:	cmp	x8, #0x1
  405494:	b.hi	4054fc <tigetstr@plt+0x2dec>  // b.pmore
  405498:	ldr	x8, [x25, #1136]
  40549c:	add	x8, x8, #0x1
  4054a0:	cmp	x8, #0x1
  4054a4:	b.hi	4054fc <tigetstr@plt+0x2dec>  // b.pmore
  4054a8:	ldr	x8, [x25, #1144]
  4054ac:	add	x8, x8, #0x1
  4054b0:	cmp	x8, #0x2
  4054b4:	b.cc	4055f8 <tigetstr@plt+0x2ee8>  // b.lo, b.ul, b.last
  4054b8:	b	4054fc <tigetstr@plt+0x2dec>
  4054bc:	ldr	x20, [x25, #1120]
  4054c0:	add	x8, x20, #0x1
  4054c4:	cmp	x8, #0x2
  4054c8:	b.cc	4054fc <tigetstr@plt+0x2dec>  // b.lo, b.ul, b.last
  4054cc:	ldr	x24, [x25, #1128]
  4054d0:	add	x8, x24, #0x1
  4054d4:	cmp	x8, #0x2
  4054d8:	b.cc	4054fc <tigetstr@plt+0x2dec>  // b.lo, b.ul, b.last
  4054dc:	ldr	x23, [x25, #1136]
  4054e0:	add	x8, x23, #0x1
  4054e4:	cmp	x8, #0x2
  4054e8:	b.cc	4054fc <tigetstr@plt+0x2dec>  // b.lo, b.ul, b.last
  4054ec:	ldr	x22, [x25, #1144]
  4054f0:	add	x8, x22, #0x1
  4054f4:	cmp	x8, #0x2
  4054f8:	b.cs	4063ac <tigetstr@plt+0x3c9c>  // b.hs, b.nlast
  4054fc:	mov	x0, x21
  405500:	strb	wzr, [sp, #320]
  405504:	bl	407984 <tigetstr@plt+0x5274>
  405508:	tbnz	x0, #63, 405530 <tigetstr@plt+0x2e20>
  40550c:	add	x0, sp, #0x140
  405510:	add	x19, sp, #0x140
  405514:	bl	4021e0 <strlen@plt>
  405518:	mov	w9, #0x6b20                	// #27424
  40551c:	add	x8, x19, x0
  405520:	movk	w9, #0x3161, lsl #16
  405524:	str	w9, [x8]
  405528:	strb	wzr, [x8, #4]
  40552c:	ldr	x20, [x25, #1120]
  405530:	mov	x0, x20
  405534:	bl	407984 <tigetstr@plt+0x5274>
  405538:	tbnz	x0, #63, 40555c <tigetstr@plt+0x2e4c>
  40553c:	add	x0, sp, #0x140
  405540:	add	x19, sp, #0x140
  405544:	bl	4021e0 <strlen@plt>
  405548:	mov	w9, #0x6b20                	// #27424
  40554c:	add	x8, x19, x0
  405550:	movk	w9, #0x3361, lsl #16
  405554:	str	w9, [x8]
  405558:	strb	wzr, [x8, #4]
  40555c:	ldr	x0, [x25, #1128]
  405560:	bl	407984 <tigetstr@plt+0x5274>
  405564:	tbnz	x0, #63, 405588 <tigetstr@plt+0x2e78>
  405568:	add	x0, sp, #0x140
  40556c:	add	x19, sp, #0x140
  405570:	bl	4021e0 <strlen@plt>
  405574:	mov	w9, #0x6b20                	// #27424
  405578:	add	x8, x19, x0
  40557c:	movk	w9, #0x3262, lsl #16
  405580:	str	w9, [x8]
  405584:	strb	wzr, [x8, #4]
  405588:	ldr	x0, [x25, #1136]
  40558c:	bl	407984 <tigetstr@plt+0x5274>
  405590:	tbnz	x0, #63, 4055b4 <tigetstr@plt+0x2ea4>
  405594:	add	x0, sp, #0x140
  405598:	add	x19, sp, #0x140
  40559c:	bl	4021e0 <strlen@plt>
  4055a0:	mov	w9, #0x6b20                	// #27424
  4055a4:	add	x8, x19, x0
  4055a8:	movk	w9, #0x3163, lsl #16
  4055ac:	str	w9, [x8]
  4055b0:	strb	wzr, [x8, #4]
  4055b4:	ldr	x0, [x25, #1144]
  4055b8:	bl	407984 <tigetstr@plt+0x5274>
  4055bc:	tbnz	x0, #63, 4055e0 <tigetstr@plt+0x2ed0>
  4055c0:	add	x0, sp, #0x140
  4055c4:	add	x19, sp, #0x140
  4055c8:	bl	4021e0 <strlen@plt>
  4055cc:	mov	w9, #0x6b20                	// #27424
  4055d0:	add	x8, x19, x0
  4055d4:	movk	w9, #0x3363, lsl #16
  4055d8:	str	w9, [x8]
  4055dc:	strb	wzr, [x8, #4]
  4055e0:	ldrb	w8, [sp, #320]
  4055e4:	cbz	w8, 4055f8 <tigetstr@plt+0x2ee8>
  4055e8:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4055ec:	add	x0, x0, #0x245
  4055f0:	add	x1, sp, #0x140
  4055f4:	bl	402550 <_nc_warning@plt>
  4055f8:	ldr	x25, [x26]
  4055fc:	ldr	x8, [x25, #616]
  405600:	add	x8, x8, #0x1
  405604:	cmp	x8, #0x2
  405608:	b.cc	40562c <tigetstr@plt+0x2f1c>  // b.lo, b.ul, b.last
  40560c:	ldr	x8, [x25, #472]
  405610:	add	x8, x8, #0x1
  405614:	cmp	x8, #0x1
  405618:	b.hi	40562c <tigetstr@plt+0x2f1c>  // b.pmore
  40561c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405620:	add	x0, x0, #0x264
  405624:	bl	402550 <_nc_warning@plt>
  405628:	ldr	x25, [x26]
  40562c:	ldr	x8, [x25, #2560]
  405630:	add	x8, x8, #0x1
  405634:	cmp	x8, #0x2
  405638:	b.cc	40565c <tigetstr@plt+0x2f4c>  // b.lo, b.ul, b.last
  40563c:	ldr	x8, [x25, #2472]
  405640:	add	x8, x8, #0x1
  405644:	cmp	x8, #0x1
  405648:	b.hi	40565c <tigetstr@plt+0x2f4c>  // b.pmore
  40564c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405650:	add	x0, x0, #0x28c
  405654:	bl	402550 <_nc_warning@plt>
  405658:	ldr	x25, [x26]
  40565c:	ldr	x8, [x25, #2472]
  405660:	add	x8, x8, #0x1
  405664:	cmp	x8, #0x2
  405668:	b.cc	40568c <tigetstr@plt+0x2f7c>  // b.lo, b.ul, b.last
  40566c:	ldr	x8, [x25, #2560]
  405670:	add	x8, x8, #0x1
  405674:	cmp	x8, #0x1
  405678:	b.hi	40568c <tigetstr@plt+0x2f7c>  // b.pmore
  40567c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405680:	add	x0, x0, #0x2be
  405684:	bl	402550 <_nc_warning@plt>
  405688:	ldr	x25, [x26]
  40568c:	ldr	x8, [x25, #2568]
  405690:	add	x8, x8, #0x1
  405694:	cmp	x8, #0x2
  405698:	b.cc	4056bc <tigetstr@plt+0x2fac>  // b.lo, b.ul, b.last
  40569c:	ldr	x8, [x25, #2488]
  4056a0:	add	x8, x8, #0x1
  4056a4:	cmp	x8, #0x1
  4056a8:	b.hi	4056bc <tigetstr@plt+0x2fac>  // b.pmore
  4056ac:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4056b0:	add	x0, x0, #0x2f0
  4056b4:	bl	402550 <_nc_warning@plt>
  4056b8:	ldr	x25, [x26]
  4056bc:	ldr	x8, [x25, #2488]
  4056c0:	add	x8, x8, #0x1
  4056c4:	cmp	x8, #0x2
  4056c8:	b.cc	4056ec <tigetstr@plt+0x2fdc>  // b.lo, b.ul, b.last
  4056cc:	ldr	x8, [x25, #2568]
  4056d0:	add	x8, x8, #0x1
  4056d4:	cmp	x8, #0x1
  4056d8:	b.hi	4056ec <tigetstr@plt+0x2fdc>  // b.pmore
  4056dc:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4056e0:	add	x0, x0, #0x31c
  4056e4:	bl	402550 <_nc_warning@plt>
  4056e8:	ldr	x25, [x26]
  4056ec:	ldr	x8, [x25, #2576]
  4056f0:	add	x8, x8, #0x1
  4056f4:	cmp	x8, #0x2
  4056f8:	b.cc	40571c <tigetstr@plt+0x300c>  // b.lo, b.ul, b.last
  4056fc:	ldr	x8, [x25, #2496]
  405700:	add	x8, x8, #0x1
  405704:	cmp	x8, #0x1
  405708:	b.hi	40571c <tigetstr@plt+0x300c>  // b.pmore
  40570c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405710:	add	x0, x0, #0x348
  405714:	bl	402550 <_nc_warning@plt>
  405718:	ldr	x25, [x26]
  40571c:	ldr	x8, [x25, #2496]
  405720:	add	x8, x8, #0x1
  405724:	cmp	x8, #0x2
  405728:	b.cc	40574c <tigetstr@plt+0x303c>  // b.lo, b.ul, b.last
  40572c:	ldr	x8, [x25, #2576]
  405730:	add	x8, x8, #0x1
  405734:	cmp	x8, #0x1
  405738:	b.hi	40574c <tigetstr@plt+0x303c>  // b.pmore
  40573c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405740:	add	x0, x0, #0x376
  405744:	bl	402550 <_nc_warning@plt>
  405748:	ldr	x25, [x26]
  40574c:	ldr	x8, [x25, #2584]
  405750:	add	x8, x8, #0x1
  405754:	cmp	x8, #0x2
  405758:	b.cc	40577c <tigetstr@plt+0x306c>  // b.lo, b.ul, b.last
  40575c:	ldr	x8, [x25, #2504]
  405760:	add	x8, x8, #0x1
  405764:	cmp	x8, #0x1
  405768:	b.hi	40577c <tigetstr@plt+0x306c>  // b.pmore
  40576c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405770:	add	x0, x0, #0x3a4
  405774:	bl	402550 <_nc_warning@plt>
  405778:	ldr	x25, [x26]
  40577c:	ldr	x8, [x25, #2504]
  405780:	add	x8, x8, #0x1
  405784:	cmp	x8, #0x2
  405788:	b.cc	4057ac <tigetstr@plt+0x309c>  // b.lo, b.ul, b.last
  40578c:	ldr	x8, [x25, #2584]
  405790:	add	x8, x8, #0x1
  405794:	cmp	x8, #0x1
  405798:	b.hi	4057ac <tigetstr@plt+0x309c>  // b.pmore
  40579c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4057a0:	add	x0, x0, #0x3cc
  4057a4:	bl	402550 <_nc_warning@plt>
  4057a8:	ldr	x25, [x26]
  4057ac:	ldr	x8, [x25, #2592]
  4057b0:	add	x8, x8, #0x1
  4057b4:	cmp	x8, #0x2
  4057b8:	b.cc	4057dc <tigetstr@plt+0x30cc>  // b.lo, b.ul, b.last
  4057bc:	ldr	x8, [x25, #2528]
  4057c0:	add	x8, x8, #0x1
  4057c4:	cmp	x8, #0x1
  4057c8:	b.hi	4057dc <tigetstr@plt+0x30cc>  // b.pmore
  4057cc:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4057d0:	add	x0, x0, #0x3f4
  4057d4:	bl	402550 <_nc_warning@plt>
  4057d8:	ldr	x25, [x26]
  4057dc:	ldr	x8, [x25, #2528]
  4057e0:	add	x8, x8, #0x1
  4057e4:	cmp	x8, #0x2
  4057e8:	b.cc	40580c <tigetstr@plt+0x30fc>  // b.lo, b.ul, b.last
  4057ec:	ldr	x8, [x25, #2592]
  4057f0:	add	x8, x8, #0x1
  4057f4:	cmp	x8, #0x1
  4057f8:	b.hi	40580c <tigetstr@plt+0x30fc>  // b.pmore
  4057fc:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405800:	add	x0, x0, #0x41e
  405804:	bl	402550 <_nc_warning@plt>
  405808:	ldr	x25, [x26]
  40580c:	ldr	x8, [x25, #2600]
  405810:	add	x8, x8, #0x1
  405814:	cmp	x8, #0x2
  405818:	b.cc	40583c <tigetstr@plt+0x312c>  // b.lo, b.ul, b.last
  40581c:	ldr	x8, [x25, #2536]
  405820:	add	x8, x8, #0x1
  405824:	cmp	x8, #0x1
  405828:	b.hi	40583c <tigetstr@plt+0x312c>  // b.pmore
  40582c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405830:	add	x0, x0, #0x448
  405834:	bl	402550 <_nc_warning@plt>
  405838:	ldr	x25, [x26]
  40583c:	ldr	x8, [x25, #2536]
  405840:	add	x8, x8, #0x1
  405844:	cmp	x8, #0x2
  405848:	b.cc	40586c <tigetstr@plt+0x315c>  // b.lo, b.ul, b.last
  40584c:	ldr	x8, [x25, #2600]
  405850:	add	x8, x8, #0x1
  405854:	cmp	x8, #0x1
  405858:	b.hi	40586c <tigetstr@plt+0x315c>  // b.pmore
  40585c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405860:	add	x0, x0, #0x478
  405864:	bl	402550 <_nc_warning@plt>
  405868:	ldr	x25, [x26]
  40586c:	ldr	x8, [x25, #2608]
  405870:	add	x8, x8, #0x1
  405874:	cmp	x8, #0x2
  405878:	b.cc	40589c <tigetstr@plt+0x318c>  // b.lo, b.ul, b.last
  40587c:	ldr	x8, [x25, #2544]
  405880:	add	x8, x8, #0x1
  405884:	cmp	x8, #0x1
  405888:	b.hi	40589c <tigetstr@plt+0x318c>  // b.pmore
  40588c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405890:	add	x0, x0, #0x4a8
  405894:	bl	402550 <_nc_warning@plt>
  405898:	ldr	x25, [x26]
  40589c:	ldr	x8, [x25, #2544]
  4058a0:	add	x8, x8, #0x1
  4058a4:	cmp	x8, #0x2
  4058a8:	b.cc	4058cc <tigetstr@plt+0x31bc>  // b.lo, b.ul, b.last
  4058ac:	ldr	x8, [x25, #2608]
  4058b0:	add	x8, x8, #0x1
  4058b4:	cmp	x8, #0x1
  4058b8:	b.hi	4058cc <tigetstr@plt+0x31bc>  // b.pmore
  4058bc:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4058c0:	add	x0, x0, #0x4dc
  4058c4:	bl	402550 <_nc_warning@plt>
  4058c8:	ldr	x25, [x26]
  4058cc:	ldr	x8, [x25, #2616]
  4058d0:	add	x8, x8, #0x1
  4058d4:	cmp	x8, #0x2
  4058d8:	b.cc	4058fc <tigetstr@plt+0x31ec>  // b.lo, b.ul, b.last
  4058dc:	ldr	x8, [x25, #2552]
  4058e0:	add	x8, x8, #0x1
  4058e4:	cmp	x8, #0x1
  4058e8:	b.hi	4058fc <tigetstr@plt+0x31ec>  // b.pmore
  4058ec:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4058f0:	add	x0, x0, #0x510
  4058f4:	bl	402550 <_nc_warning@plt>
  4058f8:	ldr	x25, [x26]
  4058fc:	ldr	x8, [x25, #2552]
  405900:	add	x8, x8, #0x1
  405904:	cmp	x8, #0x2
  405908:	b.cc	40592c <tigetstr@plt+0x321c>  // b.lo, b.ul, b.last
  40590c:	ldr	x8, [x25, #2616]
  405910:	add	x8, x8, #0x1
  405914:	cmp	x8, #0x1
  405918:	b.hi	40592c <tigetstr@plt+0x321c>  // b.pmore
  40591c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405920:	add	x0, x0, #0x53a
  405924:	bl	402550 <_nc_warning@plt>
  405928:	ldr	x25, [x26]
  40592c:	ldr	x8, [x25, #2776]
  405930:	add	x8, x8, #0x1
  405934:	cmp	x8, #0x2
  405938:	b.cc	40595c <tigetstr@plt+0x324c>  // b.lo, b.ul, b.last
  40593c:	ldr	x8, [x25, #2792]
  405940:	add	x8, x8, #0x1
  405944:	cmp	x8, #0x1
  405948:	b.hi	40595c <tigetstr@plt+0x324c>  // b.pmore
  40594c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405950:	add	x0, x0, #0x564
  405954:	bl	402550 <_nc_warning@plt>
  405958:	ldr	x25, [x26]
  40595c:	ldr	x8, [x25, #2728]
  405960:	add	x8, x8, #0x1
  405964:	cmp	x8, #0x2
  405968:	b.cc	40598c <tigetstr@plt+0x327c>  // b.lo, b.ul, b.last
  40596c:	ldr	x8, [x25, #2720]
  405970:	add	x8, x8, #0x1
  405974:	cmp	x8, #0x1
  405978:	b.hi	40598c <tigetstr@plt+0x327c>  // b.pmore
  40597c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405980:	add	x0, x0, #0x590
  405984:	bl	402550 <_nc_warning@plt>
  405988:	ldr	x25, [x26]
  40598c:	ldr	x8, [x25, #2736]
  405990:	add	x8, x8, #0x1
  405994:	cmp	x8, #0x2
  405998:	b.cc	4059bc <tigetstr@plt+0x32ac>  // b.lo, b.ul, b.last
  40599c:	ldr	x8, [x25, #2168]
  4059a0:	add	x8, x8, #0x1
  4059a4:	cmp	x8, #0x1
  4059a8:	b.hi	4059bc <tigetstr@plt+0x32ac>  // b.pmore
  4059ac:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4059b0:	add	x0, x0, #0x5c0
  4059b4:	bl	402550 <_nc_warning@plt>
  4059b8:	ldr	x25, [x26]
  4059bc:	ldr	x8, [x25, #2744]
  4059c0:	add	x8, x8, #0x1
  4059c4:	cmp	x8, #0x2
  4059c8:	b.cc	4059ec <tigetstr@plt+0x32dc>  // b.lo, b.ul, b.last
  4059cc:	ldr	x8, [x25, #2176]
  4059d0:	add	x8, x8, #0x1
  4059d4:	cmp	x8, #0x1
  4059d8:	b.hi	4059ec <tigetstr@plt+0x32dc>  // b.pmore
  4059dc:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4059e0:	add	x0, x0, #0x5ec
  4059e4:	bl	402550 <_nc_warning@plt>
  4059e8:	ldr	x25, [x26]
  4059ec:	ldr	x8, [x25, #2760]
  4059f0:	add	x8, x8, #0x1
  4059f4:	cmp	x8, #0x2
  4059f8:	b.cc	405a1c <tigetstr@plt+0x330c>  // b.lo, b.ul, b.last
  4059fc:	ldr	x8, [x25, #2752]
  405a00:	add	x8, x8, #0x1
  405a04:	cmp	x8, #0x1
  405a08:	b.hi	405a1c <tigetstr@plt+0x330c>  // b.pmore
  405a0c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405a10:	add	x0, x0, #0x61a
  405a14:	bl	402550 <_nc_warning@plt>
  405a18:	ldr	x25, [x26]
  405a1c:	ldr	x8, [x25, #2680]
  405a20:	add	x8, x8, #0x1
  405a24:	cmp	x8, #0x2
  405a28:	b.cc	405a4c <tigetstr@plt+0x333c>  // b.lo, b.ul, b.last
  405a2c:	ldr	x8, [x25, #2632]
  405a30:	add	x8, x8, #0x1
  405a34:	cmp	x8, #0x1
  405a38:	b.hi	405a4c <tigetstr@plt+0x333c>  // b.pmore
  405a3c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405a40:	add	x0, x0, #0x644
  405a44:	bl	402550 <_nc_warning@plt>
  405a48:	ldr	x25, [x26]
  405a4c:	ldr	x8, [x25, #2688]
  405a50:	add	x8, x8, #0x1
  405a54:	cmp	x8, #0x2
  405a58:	b.cc	405a7c <tigetstr@plt+0x336c>  // b.lo, b.ul, b.last
  405a5c:	ldr	x8, [x25, #2640]
  405a60:	add	x8, x8, #0x1
  405a64:	cmp	x8, #0x1
  405a68:	b.hi	405a7c <tigetstr@plt+0x336c>  // b.pmore
  405a6c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405a70:	add	x0, x0, #0x666
  405a74:	bl	402550 <_nc_warning@plt>
  405a78:	ldr	x25, [x26]
  405a7c:	ldr	x8, [x25, #2696]
  405a80:	add	x8, x8, #0x1
  405a84:	cmp	x8, #0x2
  405a88:	b.cc	405aac <tigetstr@plt+0x339c>  // b.lo, b.ul, b.last
  405a8c:	ldr	x8, [x25, #2648]
  405a90:	add	x8, x8, #0x1
  405a94:	cmp	x8, #0x1
  405a98:	b.hi	405aac <tigetstr@plt+0x339c>  // b.pmore
  405a9c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405aa0:	add	x0, x0, #0x688
  405aa4:	bl	402550 <_nc_warning@plt>
  405aa8:	ldr	x25, [x26]
  405aac:	ldr	x8, [x25, #2704]
  405ab0:	add	x8, x8, #0x1
  405ab4:	cmp	x8, #0x2
  405ab8:	b.cc	405ad8 <tigetstr@plt+0x33c8>  // b.lo, b.ul, b.last
  405abc:	ldr	x8, [x25, #2664]
  405ac0:	add	x8, x8, #0x1
  405ac4:	cmp	x8, #0x1
  405ac8:	b.hi	405ad8 <tigetstr@plt+0x33c8>  // b.pmore
  405acc:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405ad0:	add	x0, x0, #0x6ac
  405ad4:	bl	402550 <_nc_warning@plt>
  405ad8:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  405adc:	ldr	x8, [x8, #3912]
  405ae0:	ldrb	w8, [x8]
  405ae4:	cbz	w8, 405c24 <tigetstr@plt+0x3514>
  405ae8:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405aec:	add	x0, x0, #0x79e
  405af0:	bl	402360 <tigetflag@plt>
  405af4:	mov	w21, w0
  405af8:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405afc:	add	x0, x0, #0x6fb
  405b00:	bl	402360 <tigetflag@plt>
  405b04:	ldr	x8, [x27, #16]
  405b08:	mov	w23, w0
  405b0c:	ldrb	w19, [x8, #28]
  405b10:	ldr	x8, [x27]
  405b14:	mov	x0, x8
  405b18:	bl	4021d0 <_nc_first_name@plt>
  405b1c:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  405b20:	add	x1, x1, #0x6ca
  405b24:	mov	w2, #0x6                   	// #6
  405b28:	mov	x20, x0
  405b2c:	bl	402320 <strncmp@plt>
  405b30:	mov	w22, w0
  405b34:	cbz	w0, 405b40 <tigetstr@plt+0x3430>
  405b38:	mov	w28, wzr
  405b3c:	b	405b54 <tigetstr@plt+0x3444>
  405b40:	mov	w1, #0x2e                  	// #46
  405b44:	mov	x0, x20
  405b48:	bl	402560 <strchr@plt>
  405b4c:	cmp	x0, #0x0
  405b50:	cset	w28, eq  // eq = none
  405b54:	ldr	x25, [x26]
  405b58:	str	w19, [sp, #36]
  405b5c:	ldr	x24, [x25, #2840]
  405b60:	add	x8, x24, #0x1
  405b64:	cmp	x8, #0x2
  405b68:	b.cs	405b74 <tigetstr@plt+0x3464>  // b.hs, b.nlast
  405b6c:	str	wzr, [sp, #40]
  405b70:	b	405b90 <tigetstr@plt+0x3480>
  405b74:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405b78:	add	x0, x0, #0x6d1
  405b7c:	mov	x1, x24
  405b80:	bl	4024e0 <strcmp@plt>
  405b84:	cmp	w0, #0x0
  405b88:	cset	w8, eq  // eq = none
  405b8c:	str	w8, [sp, #40]
  405b90:	ldr	x0, [x25, #2384]
  405b94:	and	w19, w23, #0xfe
  405b98:	and	w27, w21, #0xfe
  405b9c:	add	x8, x0, #0x1
  405ba0:	cmp	x8, #0x2
  405ba4:	b.cs	405bc0 <tigetstr@plt+0x34b0>  // b.hs, b.nlast
  405ba8:	ldr	x0, [x25, #2376]
  405bac:	add	x8, x0, #0x1
  405bb0:	cmp	x8, #0x2
  405bb4:	b.cs	405bc0 <tigetstr@plt+0x34b0>  // b.hs, b.nlast
  405bb8:	mov	w25, wzr
  405bbc:	b	405bc8 <tigetstr@plt+0x34b8>
  405bc0:	bl	4079d0 <tigetstr@plt+0x52c0>
  405bc4:	mov	w25, w0
  405bc8:	cmp	w27, #0x0
  405bcc:	cset	w8, eq  // eq = none
  405bd0:	cmp	w19, #0x0
  405bd4:	cset	w10, eq  // eq = none
  405bd8:	cmp	w23, #0x0
  405bdc:	cset	w11, ne  // ne = any
  405be0:	cmp	w21, #0x0
  405be4:	cset	w9, ne  // ne = any
  405be8:	and	w9, w9, w8
  405bec:	cmp	w9, #0x1
  405bf0:	and	w8, w11, w10
  405bf4:	b.ne	405c08 <tigetstr@plt+0x34f8>  // b.any
  405bf8:	cbz	w8, 405c08 <tigetstr@plt+0x34f8>
  405bfc:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405c00:	add	x0, x0, #0x6d5
  405c04:	b	405c1c <tigetstr@plt+0x350c>
  405c08:	and	w10, w9, w28
  405c0c:	cmp	w10, #0x1
  405c10:	b.ne	405e98 <tigetstr@plt+0x3788>  // b.any
  405c14:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405c18:	add	x0, x0, #0x6fe
  405c1c:	bl	402550 <_nc_warning@plt>
  405c20:	ldr	x27, [sp, #48]
  405c24:	ldr	x8, [x26]
  405c28:	ldr	x9, [x8, #904]
  405c2c:	add	x9, x9, #0x1
  405c30:	cmp	x9, #0x2
  405c34:	b.cc	405c58 <tigetstr@plt+0x3548>  // b.lo, b.ul, b.last
  405c38:	ldr	x9, [x8, #872]
  405c3c:	add	x9, x9, #0x1
  405c40:	cmp	x9, #0x1
  405c44:	b.hi	405c58 <tigetstr@plt+0x3548>  // b.pmore
  405c48:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405c4c:	add	x0, x0, #0x2a7
  405c50:	bl	402550 <_nc_warning@plt>
  405c54:	ldr	x8, [x26]
  405c58:	ldr	x9, [x8, #872]
  405c5c:	add	x9, x9, #0x1
  405c60:	cmp	x9, #0x2
  405c64:	b.cc	405c88 <tigetstr@plt+0x3578>  // b.lo, b.ul, b.last
  405c68:	ldr	x9, [x8, #904]
  405c6c:	add	x9, x9, #0x1
  405c70:	cmp	x9, #0x1
  405c74:	b.hi	405c88 <tigetstr@plt+0x3578>  // b.pmore
  405c78:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405c7c:	add	x0, x0, #0x2c5
  405c80:	bl	402550 <_nc_warning@plt>
  405c84:	ldr	x8, [x26]
  405c88:	ldr	x9, [x8, #840]
  405c8c:	add	x9, x9, #0x1
  405c90:	cmp	x9, #0x2
  405c94:	b.cc	405cb8 <tigetstr@plt+0x35a8>  // b.lo, b.ul, b.last
  405c98:	ldr	x9, [x8, #864]
  405c9c:	add	x9, x9, #0x1
  405ca0:	cmp	x9, #0x1
  405ca4:	b.hi	405cb8 <tigetstr@plt+0x35a8>  // b.pmore
  405ca8:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405cac:	add	x0, x0, #0x2e3
  405cb0:	bl	402550 <_nc_warning@plt>
  405cb4:	ldr	x8, [x26]
  405cb8:	ldr	x9, [x8, #864]
  405cbc:	add	x9, x9, #0x1
  405cc0:	cmp	x9, #0x2
  405cc4:	b.cc	405ce8 <tigetstr@plt+0x35d8>  // b.lo, b.ul, b.last
  405cc8:	ldr	x9, [x8, #840]
  405ccc:	add	x9, x9, #0x1
  405cd0:	cmp	x9, #0x1
  405cd4:	b.hi	405ce8 <tigetstr@plt+0x35d8>  // b.pmore
  405cd8:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405cdc:	add	x0, x0, #0x2fc
  405ce0:	bl	402550 <_nc_warning@plt>
  405ce4:	ldr	x8, [x26]
  405ce8:	ldr	x9, [x8, #104]
  405cec:	add	x9, x9, #0x1
  405cf0:	cmp	x9, #0x2
  405cf4:	b.cc	405d18 <tigetstr@plt+0x3608>  // b.lo, b.ul, b.last
  405cf8:	ldr	x9, [x8, #128]
  405cfc:	add	x9, x9, #0x1
  405d00:	cmp	x9, #0x1
  405d04:	b.hi	405d18 <tigetstr@plt+0x3608>  // b.pmore
  405d08:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405d0c:	add	x0, x0, #0x315
  405d10:	bl	402550 <_nc_warning@plt>
  405d14:	ldr	x8, [x26]
  405d18:	ldr	x0, [x8, #160]
  405d1c:	add	x9, x0, #0x1
  405d20:	cmp	x9, #0x2
  405d24:	b.cc	405d4c <tigetstr@plt+0x363c>  // b.lo, b.ul, b.last
  405d28:	ldr	x9, [x8, #128]
  405d2c:	add	x9, x9, #0x1
  405d30:	cmp	x9, #0x1
  405d34:	b.hi	405d4c <tigetstr@plt+0x363c>  // b.pmore
  405d38:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405d3c:	add	x0, x0, #0x33b
  405d40:	bl	402550 <_nc_warning@plt>
  405d44:	ldr	x8, [x26]
  405d48:	ldr	x0, [x8, #160]
  405d4c:	add	x9, x0, #0x1
  405d50:	cmp	x9, #0x2
  405d54:	b.cc	405d7c <tigetstr@plt+0x366c>  // b.lo, b.ul, b.last
  405d58:	ldr	x1, [x8, #128]
  405d5c:	add	x8, x1, #0x1
  405d60:	cmp	x8, #0x2
  405d64:	b.cc	405d7c <tigetstr@plt+0x366c>  // b.lo, b.ul, b.last
  405d68:	bl	4025c0 <_nc_capcmp@plt>
  405d6c:	cbnz	w0, 405d7c <tigetstr@plt+0x366c>
  405d70:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405d74:	add	x0, x0, #0x35f
  405d78:	bl	402550 <_nc_warning@plt>
  405d7c:	ldr	x8, [x26]
  405d80:	ldr	x9, [x8, #24]
  405d84:	add	x10, x9, #0x1
  405d88:	cmp	x10, #0x2
  405d8c:	b.cc	405db4 <tigetstr@plt+0x36a4>  // b.lo, b.ul, b.last
  405d90:	ldr	x10, [x8, #1024]
  405d94:	add	x10, x10, #0x1
  405d98:	cmp	x10, #0x1
  405d9c:	b.hi	405db4 <tigetstr@plt+0x36a4>  // b.pmore
  405da0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405da4:	add	x0, x0, #0x387
  405da8:	bl	402550 <_nc_warning@plt>
  405dac:	ldr	x8, [x26]
  405db0:	ldr	x9, [x8, #24]
  405db4:	add	x9, x9, #0x1
  405db8:	cmp	x9, #0x2
  405dbc:	b.cc	405de0 <tigetstr@plt+0x36d0>  // b.lo, b.ul, b.last
  405dc0:	ldr	x9, [x8, #1008]
  405dc4:	add	x9, x9, #0x1
  405dc8:	cmp	x9, #0x1
  405dcc:	b.hi	405de0 <tigetstr@plt+0x36d0>  // b.pmore
  405dd0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405dd4:	add	x0, x0, #0x3af
  405dd8:	bl	402550 <_nc_warning@plt>
  405ddc:	ldr	x8, [x26]
  405de0:	ldr	x9, [x8, #32]
  405de4:	add	x9, x9, #0x1
  405de8:	cmp	x9, #0x2
  405dec:	b.cc	405e10 <tigetstr@plt+0x3700>  // b.lo, b.ul, b.last
  405df0:	ldr	x9, [x8, #1056]
  405df4:	add	x9, x9, #0x1
  405df8:	cmp	x9, #0x1
  405dfc:	b.hi	405e10 <tigetstr@plt+0x3700>  // b.pmore
  405e00:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405e04:	add	x0, x0, #0x3da
  405e08:	bl	402550 <_nc_warning@plt>
  405e0c:	ldr	x8, [x26]
  405e10:	ldr	x0, [x8, #1048]
  405e14:	add	x9, x0, #0x1
  405e18:	cmp	x9, #0x2
  405e1c:	b.cs	405e54 <tigetstr@plt+0x3744>  // b.hs, b.nlast
  405e20:	ldr	x8, [x8, #312]
  405e24:	add	x8, x8, #0x1
  405e28:	cmp	x8, #0x2
  405e2c:	b.cc	40603c <tigetstr@plt+0x392c>  // b.lo, b.ul, b.last
  405e30:	cmn	x0, #0x1
  405e34:	b.eq	40603c <tigetstr@plt+0x392c>  // b.none
  405e38:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  405e3c:	ldr	x8, [x8, #3960]
  405e40:	ldr	w8, [x8]
  405e44:	cbnz	w8, 40603c <tigetstr@plt+0x392c>
  405e48:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405e4c:	add	x0, x0, #0x4c6
  405e50:	b	406038 <tigetstr@plt+0x3928>
  405e54:	adrp	x20, 420000 <tigetstr@plt+0x1d8f0>
  405e58:	ldr	x20, [x20, #3992]
  405e5c:	str	wzr, [x20]
  405e60:	ldr	x3, [x8, #312]
  405e64:	add	x8, x3, #0x1
  405e68:	cmp	x8, #0x2
  405e6c:	b.cs	405ecc <tigetstr@plt+0x37bc>  // b.hs, b.nlast
  405e70:	mov	x1, xzr
  405e74:	mov	x2, xzr
  405e78:	mov	x3, xzr
  405e7c:	mov	x4, xzr
  405e80:	mov	x5, xzr
  405e84:	mov	x6, xzr
  405e88:	mov	x7, xzr
  405e8c:	stp	xzr, xzr, [sp]
  405e90:	bl	402310 <tparm@plt>
  405e94:	b	405ee4 <tigetstr@plt+0x37d4>
  405e98:	cbz	w9, 4061ec <tigetstr@plt+0x3adc>
  405e9c:	ldp	w19, w9, [sp, #36]
  405ea0:	ldr	x27, [sp, #48]
  405ea4:	cmp	w22, #0x0
  405ea8:	cset	w8, ne  // ne = any
  405eac:	orr	w8, w9, w8
  405eb0:	tbnz	w8, #0, 406344 <tigetstr@plt+0x3c34>
  405eb4:	add	x8, x24, #0x1
  405eb8:	cmp	x8, #0x1
  405ebc:	b.hi	406338 <tigetstr@plt+0x3c28>  // b.pmore
  405ec0:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  405ec4:	add	x0, x0, #0x75f
  405ec8:	b	406340 <tigetstr@plt+0x3c30>
  405ecc:	adrp	x4, 40d000 <tigetstr@plt+0xa8f0>
  405ed0:	add	x4, x4, #0x910
  405ed4:	mov	x0, x27
  405ed8:	mov	x1, xzr
  405edc:	mov	w2, wzr
  405ee0:	bl	406c10 <tigetstr@plt+0x4500>
  405ee4:	bl	4023f0 <strdup@plt>
  405ee8:	ldr	w8, [x20]
  405eec:	mov	x20, x0
  405ef0:	cbz	w8, 405f00 <tigetstr@plt+0x37f0>
  405ef4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  405ef8:	add	x0, x0, #0x3f8
  405efc:	bl	402550 <_nc_warning@plt>
  405f00:	cbz	x20, 406030 <tigetstr@plt+0x3920>
  405f04:	ldr	x8, [x27, #32]
  405f08:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405f0c:	add	x4, x4, #0x415
  405f10:	mov	w2, #0x1                   	// #1
  405f14:	ldr	x3, [x8, #280]
  405f18:	mov	x0, x27
  405f1c:	mov	x1, x20
  405f20:	bl	406c10 <tigetstr@plt+0x4500>
  405f24:	ldr	x8, [x27, #32]
  405f28:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405f2c:	add	x4, x4, #0x429
  405f30:	mov	w2, #0x2                   	// #2
  405f34:	ldr	x3, [x8, #288]
  405f38:	mov	x0, x27
  405f3c:	mov	x1, x20
  405f40:	bl	406c10 <tigetstr@plt+0x4500>
  405f44:	ldr	x8, [x27, #32]
  405f48:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405f4c:	add	x4, x4, #0x43e
  405f50:	mov	w2, #0x3                   	// #3
  405f54:	ldr	x3, [x8, #272]
  405f58:	mov	x0, x27
  405f5c:	mov	x1, x20
  405f60:	bl	406c10 <tigetstr@plt+0x4500>
  405f64:	ldr	x8, [x27, #32]
  405f68:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405f6c:	add	x4, x4, #0x451
  405f70:	mov	w2, #0x4                   	// #4
  405f74:	ldr	x3, [x8, #208]
  405f78:	mov	x0, x27
  405f7c:	mov	x1, x20
  405f80:	bl	406c10 <tigetstr@plt+0x4500>
  405f84:	ldr	x8, [x27, #32]
  405f88:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405f8c:	add	x4, x4, #0x462
  405f90:	mov	w2, #0x5                   	// #5
  405f94:	ldr	x3, [x8, #240]
  405f98:	mov	x0, x27
  405f9c:	mov	x1, x20
  405fa0:	bl	406c10 <tigetstr@plt+0x4500>
  405fa4:	ldr	x8, [x27, #32]
  405fa8:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405fac:	add	x4, x4, #0x471
  405fb0:	mov	w2, #0x6                   	// #6
  405fb4:	ldr	x3, [x8, #216]
  405fb8:	mov	x0, x27
  405fbc:	mov	x1, x20
  405fc0:	bl	406c10 <tigetstr@plt+0x4500>
  405fc4:	ldr	x8, [x27, #32]
  405fc8:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405fcc:	add	x4, x4, #0x481
  405fd0:	mov	w2, #0x7                   	// #7
  405fd4:	ldr	x3, [x8, #256]
  405fd8:	mov	x0, x27
  405fdc:	mov	x1, x20
  405fe0:	bl	406c10 <tigetstr@plt+0x4500>
  405fe4:	ldr	x8, [x27, #32]
  405fe8:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  405fec:	add	x4, x4, #0x493
  405ff0:	mov	w2, #0x8                   	// #8
  405ff4:	ldr	x3, [x8, #264]
  405ff8:	mov	x0, x27
  405ffc:	mov	x1, x20
  406000:	bl	406c10 <tigetstr@plt+0x4500>
  406004:	ldr	x8, [x27, #32]
  406008:	adrp	x4, 40c000 <tigetstr@plt+0x98f0>
  40600c:	add	x4, x4, #0xacb
  406010:	mov	w2, #0x9                   	// #9
  406014:	ldr	x3, [x8, #200]
  406018:	mov	x0, x27
  40601c:	mov	x1, x20
  406020:	bl	406c10 <tigetstr@plt+0x4500>
  406024:	mov	x0, x20
  406028:	bl	402520 <free@plt>
  40602c:	b	40603c <tigetstr@plt+0x392c>
  406030:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406034:	add	x0, x0, #0x4a8
  406038:	bl	402550 <_nc_warning@plt>
  40603c:	ldr	x8, [x26]
  406040:	ldr	x9, [x8, #312]
  406044:	add	x9, x9, #0x1
  406048:	cmp	x9, #0x2
  40604c:	b.cc	4060e4 <tigetstr@plt+0x39d4>  // b.lo, b.ul, b.last
  406050:	mov	x0, x27
  406054:	bl	402650 <_nc_trim_sgr0@plt>
  406058:	mov	x20, x0
  40605c:	cbz	x0, 406068 <tigetstr@plt+0x3958>
  406060:	ldrb	w8, [x20]
  406064:	cbnz	w8, 406074 <tigetstr@plt+0x3964>
  406068:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  40606c:	add	x0, x0, #0x4d9
  406070:	bl	402550 <_nc_warning@plt>
  406074:	ldr	x8, [x26]
  406078:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  40607c:	add	x0, x0, #0x336
  406080:	mov	x2, x20
  406084:	ldr	x1, [x8, #2568]
  406088:	ldr	x3, [x8, #312]
  40608c:	bl	406d78 <tigetstr@plt+0x4668>
  406090:	ldr	x8, [x26]
  406094:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406098:	add	x0, x0, #0x4ef
  40609c:	mov	x2, x20
  4060a0:	ldr	x1, [x8, #344]
  4060a4:	ldr	x3, [x8, #312]
  4060a8:	bl	406d78 <tigetstr@plt+0x4668>
  4060ac:	ldr	x8, [x26]
  4060b0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4060b4:	add	x0, x0, #0x502
  4060b8:	mov	x2, x20
  4060bc:	ldr	x1, [x8, #352]
  4060c0:	ldr	x3, [x8, #312]
  4060c4:	bl	406d78 <tigetstr@plt+0x4668>
  4060c8:	ldr	x8, [x26]
  4060cc:	ldr	x9, [x8, #312]
  4060d0:	cmp	x20, x9
  4060d4:	b.eq	4060e4 <tigetstr@plt+0x39d4>  // b.none
  4060d8:	mov	x0, x20
  4060dc:	bl	402520 <free@plt>
  4060e0:	ldr	x8, [x26]
  4060e4:	adrp	x21, 40c000 <tigetstr@plt+0x98f0>
  4060e8:	adrp	x22, 40c000 <tigetstr@plt+0x98f0>
  4060ec:	adrp	x23, 40c000 <tigetstr@plt+0x98f0>
  4060f0:	adrp	x24, 40c000 <tigetstr@plt+0x98f0>
  4060f4:	mov	w20, wzr
  4060f8:	add	x21, x21, #0xca6
  4060fc:	add	x22, x22, #0xccf
  406100:	add	x23, x23, #0xc5a
  406104:	add	x24, x24, #0xc7f
  406108:	ldr	x3, [x8, #2872]
  40610c:	mov	x0, x27
  406110:	mov	w1, w20
  406114:	mov	x2, x21
  406118:	bl	406df8 <tigetstr@plt+0x46e8>
  40611c:	ldr	x8, [x27, #32]
  406120:	mov	x0, x27
  406124:	mov	w1, w20
  406128:	mov	x2, x22
  40612c:	ldr	x3, [x8, #2880]
  406130:	bl	406df8 <tigetstr@plt+0x46e8>
  406134:	ldr	x8, [x27, #32]
  406138:	mov	x0, x27
  40613c:	mov	w1, w20
  406140:	mov	x2, x23
  406144:	ldr	x3, [x8, #2416]
  406148:	bl	406df8 <tigetstr@plt+0x46e8>
  40614c:	ldr	x8, [x27, #32]
  406150:	mov	x0, x27
  406154:	mov	w1, w20
  406158:	mov	x2, x24
  40615c:	ldr	x3, [x8, #2424]
  406160:	bl	406df8 <tigetstr@plt+0x46e8>
  406164:	ldr	x8, [x27, #32]
  406168:	add	w20, w20, #0x1
  40616c:	cmp	w20, #0xa
  406170:	b.ne	406108 <tigetstr@plt+0x39f8>  // b.any
  406174:	ldr	x9, [x8, #248]
  406178:	add	x9, x9, #0x1
  40617c:	cmp	x9, #0x1
  406180:	b.hi	406194 <tigetstr@plt+0x3a84>  // b.pmore
  406184:	ldr	x9, [x8, #336]
  406188:	add	x9, x9, #0x1
  40618c:	cmp	x9, #0x2
  406190:	b.cc	4061b0 <tigetstr@plt+0x3aa0>  // b.lo, b.ul, b.last
  406194:	ldr	x8, [x8, #416]
  406198:	add	x8, x8, #0x1
  40619c:	cmp	x8, #0x2
  4061a0:	b.cc	4061b0 <tigetstr@plt+0x3aa0>  // b.lo, b.ul, b.last
  4061a4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4061a8:	add	x0, x0, #0x516
  4061ac:	bl	402550 <_nc_warning@plt>
  4061b0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4061b4:	ldr	x8, [x8, #792]
  4061b8:	cbz	x8, 4061cc <tigetstr@plt+0x3abc>
  4061bc:	ldr	w9, [sp, #32]
  4061c0:	mov	x0, x27
  4061c4:	and	w1, w9, #0x1
  4061c8:	blr	x8
  4061cc:	add	sp, sp, #0x250
  4061d0:	ldp	x20, x19, [sp, #80]
  4061d4:	ldp	x22, x21, [sp, #64]
  4061d8:	ldp	x24, x23, [sp, #48]
  4061dc:	ldp	x26, x25, [sp, #32]
  4061e0:	ldp	x28, x27, [sp, #16]
  4061e4:	ldp	x29, x30, [sp], #96
  4061e8:	ret
  4061ec:	ldr	w9, [sp, #40]
  4061f0:	ldr	x27, [sp, #48]
  4061f4:	eor	w9, w9, #0x1
  4061f8:	orr	w8, w8, w9
  4061fc:	orr	w8, w28, w8
  406200:	tbnz	w8, #0, 405c24 <tigetstr@plt+0x3514>
  406204:	mov	w1, #0x2b                  	// #43
  406208:	mov	x0, x20
  40620c:	bl	402560 <strchr@plt>
  406210:	cbnz	x0, 405c24 <tigetstr@plt+0x3514>
  406214:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406218:	add	x0, x0, #0x80a
  40621c:	b	4063a4 <tigetstr@plt+0x3c94>
  406220:	mov	w20, #0x1                   	// #1
  406224:	ldr	x9, [x8, #80]
  406228:	add	x9, x9, #0x1
  40622c:	cmp	x9, #0x2
  406230:	b.cs	40623c <tigetstr@plt+0x3b2c>  // b.hs, b.nlast
  406234:	mov	w9, wzr
  406238:	b	406244 <tigetstr@plt+0x3b34>
  40623c:	mov	w20, #0xa                   	// #10
  406240:	mov	w9, #0xa                   	// #10
  406244:	ldr	x10, [x8, #96]
  406248:	add	x10, x10, #0x1
  40624c:	cmp	x10, #0x2
  406250:	b.cc	40625c <tigetstr@plt+0x3b4c>  // b.lo, b.ul, b.last
  406254:	add	w20, w20, #0x1
  406258:	orr	w9, w9, #0x1
  40625c:	ldr	x10, [x8, #120]
  406260:	add	x10, x10, #0x1
  406264:	cmp	x10, #0x2
  406268:	b.cc	406274 <tigetstr@plt+0x3b64>  // b.lo, b.ul, b.last
  40626c:	mov	w20, #0xa                   	// #10
  406270:	mov	w9, #0xa                   	// #10
  406274:	ldr	x10, [x8, #144]
  406278:	add	x10, x10, #0x1
  40627c:	cmp	x10, #0x2
  406280:	b.cc	40628c <tigetstr@plt+0x3b7c>  // b.lo, b.ul, b.last
  406284:	add	w20, w20, #0x1
  406288:	add	w9, w9, #0x1
  40628c:	ldr	x10, [x8, #1016]
  406290:	add	x10, x10, #0x1
  406294:	cmp	x10, #0x2
  406298:	b.cc	4062a0 <tigetstr@plt+0x3b90>  // b.lo, b.ul, b.last
  40629c:	add	w9, w9, #0x1
  4062a0:	ldr	x10, [x8, #88]
  4062a4:	add	x10, x10, #0x1
  4062a8:	cmp	x10, #0x2
  4062ac:	b.cc	4062b4 <tigetstr@plt+0x3ba4>  // b.lo, b.ul, b.last
  4062b0:	add	w20, w20, #0x1
  4062b4:	ldr	x10, [x8, #152]
  4062b8:	add	x10, x10, #0x1
  4062bc:	cmp	x10, #0x2
  4062c0:	b.cc	4062c8 <tigetstr@plt+0x3bb8>  // b.lo, b.ul, b.last
  4062c4:	add	w20, w20, #0x1
  4062c8:	ldr	x10, [x8, #112]
  4062cc:	add	x10, x10, #0x1
  4062d0:	cmp	x10, #0x2
  4062d4:	b.cc	4062dc <tigetstr@plt+0x3bcc>  // b.lo, b.ul, b.last
  4062d8:	add	w9, w9, #0x1
  4062dc:	ldr	x8, [x8, #136]
  4062e0:	add	x8, x8, #0x1
  4062e4:	cmp	x8, #0x2
  4062e8:	b.cc	4062f0 <tigetstr@plt+0x3be0>  // b.lo, b.ul, b.last
  4062ec:	add	w9, w9, #0x1
  4062f0:	cmp	w20, #0x1
  4062f4:	b.gt	40630c <tigetstr@plt+0x3bfc>
  4062f8:	cmp	w9, #0x1
  4062fc:	b.gt	40630c <tigetstr@plt+0x3bfc>
  406300:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406304:	add	x0, x0, #0xe79
  406308:	b	406330 <tigetstr@plt+0x3c20>
  40630c:	cmp	w9, #0x1
  406310:	b.gt	406320 <tigetstr@plt+0x3c10>
  406314:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406318:	add	x0, x0, #0xe9a
  40631c:	bl	402550 <_nc_warning@plt>
  406320:	cmp	w20, #0x1
  406324:	b.gt	404fbc <tigetstr@plt+0x28ac>
  406328:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  40632c:	add	x0, x0, #0xec2
  406330:	bl	402550 <_nc_warning@plt>
  406334:	b	404fbc <tigetstr@plt+0x28ac>
  406338:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  40633c:	add	x0, x0, #0x72f
  406340:	bl	402550 <_nc_warning@plt>
  406344:	cmp	w19, #0x1
  406348:	b.ne	40636c <tigetstr@plt+0x3c5c>  // b.any
  40634c:	tbnz	w25, #0, 406388 <tigetstr@plt+0x3c78>
  406350:	ldr	x8, [x27, #24]
  406354:	ldr	w8, [x8, #52]
  406358:	cmp	w8, #0x1
  40635c:	b.lt	406388 <tigetstr@plt+0x3c78>  // b.tstop
  406360:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406364:	add	x0, x0, #0x7a1
  406368:	b	406384 <tigetstr@plt+0x3c74>
  40636c:	ldr	x8, [x27, #24]
  406370:	ldr	w8, [x8, #52]
  406374:	cmp	w8, #0x1
  406378:	b.lt	406388 <tigetstr@plt+0x3c78>  // b.tstop
  40637c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406380:	add	x0, x0, #0x781
  406384:	bl	402550 <_nc_warning@plt>
  406388:	ldr	x8, [x26]
  40638c:	ldr	x8, [x8, #1080]
  406390:	add	x8, x8, #0x1
  406394:	cmp	x8, #0x2
  406398:	b.cc	405c24 <tigetstr@plt+0x3514>  // b.lo, b.ul, b.last
  40639c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4063a0:	add	x0, x0, #0x7e2
  4063a4:	bl	402550 <_nc_warning@plt>
  4063a8:	b	405c24 <tigetstr@plt+0x3514>
  4063ac:	mov	x0, x21
  4063b0:	bl	407928 <tigetstr@plt+0x5218>
  4063b4:	strb	w0, [sp, #56]
  4063b8:	mov	x0, x20
  4063bc:	bl	407928 <tigetstr@plt+0x5218>
  4063c0:	strb	w0, [sp, #57]
  4063c4:	mov	x0, x24
  4063c8:	bl	407928 <tigetstr@plt+0x5218>
  4063cc:	strb	w0, [sp, #58]
  4063d0:	mov	x0, x23
  4063d4:	bl	407928 <tigetstr@plt+0x5218>
  4063d8:	strb	w0, [sp, #59]
  4063dc:	mov	x0, x22
  4063e0:	bl	407928 <tigetstr@plt+0x5218>
  4063e4:	strb	w0, [sp, #60]
  4063e8:	ldr	w8, [sp, #56]
  4063ec:	strb	wzr, [sp, #61]
  4063f0:	ldrh	w9, [sp, #60]
  4063f4:	mov	w10, #0x7371                	// #29553
  4063f8:	movk	w10, #0x7072, lsl #16
  4063fc:	eor	w8, w8, w10
  406400:	mov	w10, #0x6e                  	// #110
  406404:	eor	w9, w9, w10
  406408:	orr	w8, w8, w9
  40640c:	cbz	w8, 40562c <tigetstr@plt+0x2f1c>
  406410:	mov	x0, x21
  406414:	bl	407984 <tigetstr@plt+0x5274>
  406418:	mov	x21, x0
  40641c:	str	x0, [sp, #64]
  406420:	mov	x0, x20
  406424:	bl	407984 <tigetstr@plt+0x5274>
  406428:	mov	x20, x0
  40642c:	str	x0, [sp, #72]
  406430:	mov	x0, x24
  406434:	bl	407984 <tigetstr@plt+0x5274>
  406438:	mov	x24, x0
  40643c:	str	x0, [sp, #80]
  406440:	mov	x0, x23
  406444:	bl	407984 <tigetstr@plt+0x5274>
  406448:	str	x0, [sp, #88]
  40644c:	mov	x0, x22
  406450:	bl	407984 <tigetstr@plt+0x5274>
  406454:	str	x0, [sp, #96]
  406458:	tbnz	x21, #63, 40562c <tigetstr@plt+0x2f1c>
  40645c:	add	x9, sp, #0x40
  406460:	mov	x8, xzr
  406464:	add	x9, x9, #0x8
  406468:	cmp	x8, #0x20
  40646c:	b.eq	406480 <tigetstr@plt+0x3d70>  // b.none
  406470:	ldr	x10, [x9, x8]
  406474:	add	x8, x8, #0x8
  406478:	tbz	x10, #63, 406468 <tigetstr@plt+0x3d58>
  40647c:	b	40562c <tigetstr@plt+0x2f1c>
  406480:	ldur	q2, [sp, #88]
  406484:	dup	v0.2d, x24
  406488:	cmp	x24, x20
  40648c:	mov	w8, #0x2                   	// #2
  406490:	cset	w9, gt
  406494:	csinc	w8, w8, wzr, gt
  406498:	cmp	x20, x21
  40649c:	ext	v0.16b, v0.16b, v2.16b, #8
  4064a0:	movi	d1, #0x0
  4064a4:	csel	w8, w9, w8, le
  4064a8:	cmgt	v0.2d, v2.2d, v0.2d
  4064ac:	mov	v1.s[0], w8
  4064b0:	xtn	v0.2s, v0.2d
  4064b4:	sub	v0.2s, v1.2s, v0.2s
  4064b8:	dup	v1.2s, v0.s[1]
  4064bc:	add	v0.2s, v0.2s, v1.2s
  4064c0:	fmov	w8, s0
  4064c4:	cmp	w8, #0x4
  4064c8:	b.eq	4055f8 <tigetstr@plt+0x2ee8>  // b.none
  4064cc:	adrp	x22, 40b000 <tigetstr@plt+0x88f0>
  4064d0:	mov	w19, #0x6b20                	// #27424
  4064d4:	mov	w28, #0x6b20                	// #27424
  4064d8:	mov	w24, #0x6b20                	// #27424
  4064dc:	mov	w25, #0x6b20                	// #27424
  4064e0:	mov	w20, wzr
  4064e4:	mov	x27, #0xffffffffffffffff    	// #-1
  4064e8:	add	x21, sp, #0x40
  4064ec:	add	x22, x22, #0x20c
  4064f0:	add	x23, sp, #0x140
  4064f4:	movk	w19, #0x3161, lsl #16
  4064f8:	movk	w28, #0x3262, lsl #16
  4064fc:	movk	w24, #0x3163, lsl #16
  406500:	movk	w25, #0x3363, lsl #16
  406504:	strb	wzr, [sp, #320]
  406508:	mov	x9, xzr
  40650c:	mov	x10, x27
  406510:	mov	w8, #0xffffffff            	// #-1
  406514:	mov	w27, #0x64                  	// #100
  406518:	ldr	x11, [x21, x9, lsl #3]
  40651c:	cmp	x11, x10
  406520:	cset	w12, gt
  406524:	cmp	x11, x27
  406528:	cset	w13, lt  // lt = tstop
  40652c:	tst	w12, w13
  406530:	csel	w8, w9, w8, ne  // ne = any
  406534:	add	x9, x9, #0x1
  406538:	csel	x27, x11, x27, ne  // ne = any
  40653c:	cmp	x9, #0x5
  406540:	b.ne	406518 <tigetstr@plt+0x3e08>  // b.any
  406544:	cmp	w8, #0x4
  406548:	b.hi	4065cc <tigetstr@plt+0x3ebc>  // b.pmore
  40654c:	mov	w8, w8
  406550:	adr	x9, 406560 <tigetstr@plt+0x3e50>
  406554:	ldrb	w10, [x22, x8]
  406558:	add	x9, x9, x10, lsl #2
  40655c:	br	x9
  406560:	add	x0, sp, #0x140
  406564:	bl	4021e0 <strlen@plt>
  406568:	add	x8, x23, x0
  40656c:	str	w19, [x8]
  406570:	b	4065c8 <tigetstr@plt+0x3eb8>
  406574:	add	x0, sp, #0x140
  406578:	bl	4021e0 <strlen@plt>
  40657c:	mov	w9, #0x6b20                	// #27424
  406580:	add	x8, x23, x0
  406584:	movk	w9, #0x3361, lsl #16
  406588:	str	w9, [x8]
  40658c:	b	4065c8 <tigetstr@plt+0x3eb8>
  406590:	add	x0, sp, #0x140
  406594:	bl	4021e0 <strlen@plt>
  406598:	add	x8, x23, x0
  40659c:	str	w28, [x8]
  4065a0:	b	4065c8 <tigetstr@plt+0x3eb8>
  4065a4:	add	x0, sp, #0x140
  4065a8:	bl	4021e0 <strlen@plt>
  4065ac:	add	x8, x23, x0
  4065b0:	str	w24, [x8]
  4065b4:	b	4065c8 <tigetstr@plt+0x3eb8>
  4065b8:	add	x0, sp, #0x140
  4065bc:	bl	4021e0 <strlen@plt>
  4065c0:	add	x8, x23, x0
  4065c4:	str	w25, [x8]
  4065c8:	strb	wzr, [x8, #4]
  4065cc:	add	w20, w20, #0x1
  4065d0:	cmp	w20, #0x5
  4065d4:	b.ne	406508 <tigetstr@plt+0x3df8>  // b.any
  4065d8:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4065dc:	add	x0, x0, #0x221
  4065e0:	add	x1, sp, #0x140
  4065e4:	bl	402550 <_nc_warning@plt>
  4065e8:	ldr	x27, [sp, #48]
  4065ec:	b	4055f8 <tigetstr@plt+0x2ee8>
  4065f0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  4065f4:	add	x0, x0, #0x637
  4065f8:	bl	4067c8 <tigetstr@plt+0x40b8>
  4065fc:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406600:	add	x0, x0, #0x555
  406604:	bl	4067c8 <tigetstr@plt+0x40b8>
  406608:	stp	x29, x30, [sp, #-32]!
  40660c:	adrp	x8, 40c000 <tigetstr@plt+0x98f0>
  406610:	add	x8, x8, #0x1f2
  406614:	ldr	x8, [x8]
  406618:	mov	w9, #0x5858                	// #22616
  40661c:	movk	w9, #0x58, lsl #16
  406620:	stp	x20, x19, [sp, #16]
  406624:	mov	x20, x0
  406628:	str	w9, [x0, #8]
  40662c:	str	x8, [x0]
  406630:	mov	w0, #0x3f                  	// #63
  406634:	mov	x29, sp
  406638:	bl	402670 <umask@plt>
  40663c:	mov	w19, w0
  406640:	mov	x0, x20
  406644:	bl	4025e0 <mkstemp@plt>
  406648:	tbnz	w0, #31, 406660 <tigetstr@plt+0x3f50>
  40664c:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  406650:	add	x1, x1, #0x1fe
  406654:	bl	402380 <fdopen@plt>
  406658:	mov	x20, x0
  40665c:	b	406664 <tigetstr@plt+0x3f54>
  406660:	mov	x20, xzr
  406664:	mov	w0, w19
  406668:	bl	402670 <umask@plt>
  40666c:	mov	x0, x20
  406670:	ldp	x20, x19, [sp, #16]
  406674:	ldp	x29, x30, [sp], #32
  406678:	ret
  40667c:	sub	sp, sp, #0xb0
  406680:	stp	x20, x19, [sp, #160]
  406684:	mov	x20, x1
  406688:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  40668c:	add	x1, x1, #0x11a
  406690:	stp	x29, x30, [sp, #128]
  406694:	str	x21, [sp, #144]
  406698:	add	x29, sp, #0x80
  40669c:	mov	x19, x0
  4066a0:	bl	4024e0 <strcmp@plt>
  4066a4:	cbz	w0, 406708 <tigetstr@plt+0x3ff8>
  4066a8:	mov	x1, sp
  4066ac:	mov	x0, x19
  4066b0:	bl	40b168 <tigetstr@plt+0x8a58>
  4066b4:	tbnz	w0, #31, 406754 <tigetstr@plt+0x4044>
  4066b8:	ldr	w8, [sp, #16]
  4066bc:	and	w21, w8, #0xf000
  4066c0:	cmp	w21, #0x4, lsl #12
  4066c4:	b.eq	406738 <tigetstr@plt+0x4028>  // b.none
  4066c8:	cmp	w21, #0x1, lsl #12
  4066cc:	b.eq	4066e0 <tigetstr@plt+0x3fd0>  // b.none
  4066d0:	cmp	w21, #0x2, lsl #12
  4066d4:	b.eq	4066e0 <tigetstr@plt+0x3fd0>  // b.none
  4066d8:	cmp	w21, #0x8, lsl #12
  4066dc:	b.ne	406738 <tigetstr@plt+0x4028>  // b.any
  4066e0:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4066e4:	add	x1, x1, #0x8df
  4066e8:	mov	x0, x19
  4066ec:	bl	4022f0 <fopen@plt>
  4066f0:	cbz	x0, 406798 <tigetstr@plt+0x4088>
  4066f4:	cmp	w21, #0x8, lsl #12
  4066f8:	b.eq	406724 <tigetstr@plt+0x4014>  // b.none
  4066fc:	cbz	x20, 406738 <tigetstr@plt+0x4028>
  406700:	mov	x1, x19
  406704:	b	40671c <tigetstr@plt+0x400c>
  406708:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40670c:	ldr	x8, [x8, #3928]
  406710:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  406714:	add	x1, x1, #0x11c
  406718:	ldr	x0, [x8]
  40671c:	mov	x2, x20
  406720:	bl	406990 <tigetstr@plt+0x4280>
  406724:	ldp	x20, x19, [sp, #160]
  406728:	ldr	x21, [sp, #144]
  40672c:	ldp	x29, x30, [sp, #128]
  406730:	add	sp, sp, #0xb0
  406734:	ret
  406738:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40673c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  406740:	ldr	x8, [x8, #3856]
  406744:	ldr	x9, [x9, #3968]
  406748:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  40674c:	add	x1, x1, #0x20b
  406750:	b	4067b0 <tigetstr@plt+0x40a0>
  406754:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  406758:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  40675c:	ldr	x8, [x8, #3856]
  406760:	ldr	x9, [x9, #3968]
  406764:	ldr	x20, [x8]
  406768:	ldr	x21, [x9]
  40676c:	bl	402690 <__errno_location@plt>
  406770:	ldr	w0, [x0]
  406774:	bl	402400 <strerror@plt>
  406778:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  40677c:	mov	x4, x0
  406780:	add	x1, x1, #0x200
  406784:	mov	x0, x20
  406788:	mov	x2, x21
  40678c:	mov	x3, x19
  406790:	bl	4026d0 <fprintf@plt>
  406794:	b	4067c0 <tigetstr@plt+0x40b0>
  406798:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40679c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  4067a0:	ldr	x8, [x8, #3856]
  4067a4:	ldr	x9, [x9, #3968]
  4067a8:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4067ac:	add	x1, x1, #0x221
  4067b0:	ldr	x0, [x8]
  4067b4:	ldr	x2, [x9]
  4067b8:	mov	x3, x19
  4067bc:	bl	4026d0 <fprintf@plt>
  4067c0:	mov	w0, #0x1                   	// #1
  4067c4:	bl	402210 <exit@plt>
  4067c8:	stp	x29, x30, [sp, #-16]!
  4067cc:	mov	x29, sp
  4067d0:	bl	402230 <perror@plt>
  4067d4:	mov	w0, #0x1                   	// #1
  4067d8:	bl	402210 <exit@plt>
  4067dc:	mov	w0, wzr
  4067e0:	ret
  4067e4:	stp	x29, x30, [sp, #-48]!
  4067e8:	str	x21, [sp, #16]
  4067ec:	stp	x20, x19, [sp, #32]
  4067f0:	mov	x29, sp
  4067f4:	cbz	x0, 406830 <tigetstr@plt+0x4120>
  4067f8:	mov	x19, x1
  4067fc:	ldr	x1, [x0]
  406800:	cbz	x1, 406828 <tigetstr@plt+0x4118>
  406804:	adrp	x20, 40c000 <tigetstr@plt+0x98f0>
  406808:	add	x21, x0, #0x8
  40680c:	add	x20, x20, #0x27a
  406810:	mov	x0, x19
  406814:	mov	x2, x20
  406818:	bl	4025f0 <_nc_name_match@plt>
  40681c:	cbnz	w0, 406830 <tigetstr@plt+0x4120>
  406820:	ldr	x1, [x21], #8
  406824:	cbnz	x1, 406810 <tigetstr@plt+0x4100>
  406828:	mov	w0, wzr
  40682c:	b	406834 <tigetstr@plt+0x4124>
  406830:	mov	w0, #0x1                   	// #1
  406834:	ldp	x20, x19, [sp, #32]
  406838:	ldr	x21, [sp, #16]
  40683c:	ldp	x29, x30, [sp], #48
  406840:	ret
  406844:	sub	sp, sp, #0xb0
  406848:	stp	x29, x30, [sp, #128]
  40684c:	str	x21, [sp, #144]
  406850:	stp	x20, x19, [sp, #160]
  406854:	add	x29, sp, #0x80
  406858:	bl	4023f0 <strdup@plt>
  40685c:	mov	x1, sp
  406860:	mov	x19, x0
  406864:	bl	40b168 <tigetstr@plt+0x8a58>
  406868:	tbnz	w0, #31, 406890 <tigetstr@plt+0x4180>
  40686c:	ldr	w8, [sp, #16]
  406870:	and	w8, w8, #0xf000
  406874:	cmp	w8, #0x4, lsl #12
  406878:	b.ne	4068d8 <tigetstr@plt+0x41c8>  // b.any
  40687c:	mov	w1, #0x7                   	// #7
  406880:	mov	x0, x19
  406884:	bl	4024a0 <access@plt>
  406888:	cbnz	w0, 4068d8 <tigetstr@plt+0x41c8>
  40688c:	b	4068e4 <tigetstr@plt+0x41d4>
  406890:	mov	x0, x19
  406894:	bl	4021f0 <_nc_pathlast@plt>
  406898:	cbz	w0, 4068d8 <tigetstr@plt+0x41c8>
  40689c:	ldrb	w21, [x19, w0, uxtw]
  4068a0:	mov	w20, w0
  4068a4:	strb	wzr, [x19, w0, uxtw]
  4068a8:	mov	x1, sp
  4068ac:	mov	x0, x19
  4068b0:	bl	40b168 <tigetstr@plt+0x8a58>
  4068b4:	tbnz	w0, #31, 4068d8 <tigetstr@plt+0x41c8>
  4068b8:	ldr	w8, [sp, #16]
  4068bc:	and	w8, w8, #0xf000
  4068c0:	cmp	w8, #0x4, lsl #12
  4068c4:	b.ne	4068d8 <tigetstr@plt+0x41c8>  // b.any
  4068c8:	mov	w1, #0x7                   	// #7
  4068cc:	mov	x0, x19
  4068d0:	bl	4024a0 <access@plt>
  4068d4:	cbz	w0, 4068fc <tigetstr@plt+0x41ec>
  4068d8:	mov	x0, x19
  4068dc:	bl	402520 <free@plt>
  4068e0:	mov	x19, xzr
  4068e4:	mov	x0, x19
  4068e8:	ldp	x20, x19, [sp, #160]
  4068ec:	ldr	x21, [sp, #144]
  4068f0:	ldp	x29, x30, [sp, #128]
  4068f4:	add	sp, sp, #0xb0
  4068f8:	ret
  4068fc:	mov	w8, w20
  406900:	strb	w21, [x19, x8]
  406904:	b	4068e4 <tigetstr@plt+0x41d4>
  406908:	stp	x29, x30, [sp, #-32]!
  40690c:	stp	x20, x19, [sp, #16]
  406910:	mov	x29, sp
  406914:	mov	x19, x0
  406918:	bl	4024f0 <__ctype_b_loc@plt>
  40691c:	ldr	x8, [x0]
  406920:	mov	x20, x0
  406924:	sub	x0, x19, #0x1
  406928:	ldrb	w9, [x0, #1]!
  40692c:	ldrh	w10, [x8, x9, lsl #1]
  406930:	tbnz	w10, #13, 406928 <tigetstr@plt+0x4218>
  406934:	cbz	w9, 406970 <tigetstr@plt+0x4260>
  406938:	bl	4023f0 <strdup@plt>
  40693c:	cbz	x0, 406984 <tigetstr@plt+0x4274>
  406940:	mov	x19, x0
  406944:	bl	4021e0 <strlen@plt>
  406948:	subs	x8, x0, #0x1
  40694c:	b.eq	406974 <tigetstr@plt+0x4264>  // b.none
  406950:	ldr	x9, [x20]
  406954:	ldrb	w10, [x19, x8]
  406958:	ldrh	w10, [x9, x10, lsl #1]
  40695c:	tbz	w10, #13, 406974 <tigetstr@plt+0x4264>
  406960:	strb	wzr, [x19, x8]
  406964:	subs	x8, x8, #0x1
  406968:	b.ne	406954 <tigetstr@plt+0x4244>  // b.any
  40696c:	b	406974 <tigetstr@plt+0x4264>
  406970:	mov	x19, xzr
  406974:	mov	x0, x19
  406978:	ldp	x20, x19, [sp, #16]
  40697c:	ldp	x29, x30, [sp], #32
  406980:	ret
  406984:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406988:	add	x0, x0, #0x1eb
  40698c:	bl	4067c8 <tigetstr@plt+0x40b8>
  406990:	stp	x29, x30, [sp, #-64]!
  406994:	stp	x28, x23, [sp, #16]
  406998:	stp	x22, x21, [sp, #32]
  40699c:	stp	x20, x19, [sp, #48]
  4069a0:	mov	x29, sp
  4069a4:	sub	sp, sp, #0x1, lsl #12
  4069a8:	cmp	x2, #0x0
  4069ac:	mov	x8, sp
  4069b0:	csel	x19, x8, x2, eq  // eq = none
  4069b4:	cbz	x0, 406a98 <tigetstr@plt+0x4388>
  4069b8:	mov	x21, x0
  4069bc:	mov	x0, x19
  4069c0:	mov	x20, x1
  4069c4:	bl	406608 <tigetstr@plt+0x3ef8>
  4069c8:	cbz	x0, 406aa4 <tigetstr@plt+0x4394>
  4069cc:	mov	x22, x0
  4069d0:	mov	x0, x21
  4069d4:	bl	402580 <clearerr@plt>
  4069d8:	mov	x0, x21
  4069dc:	bl	402350 <fgetc@plt>
  4069e0:	mov	w23, w0
  4069e4:	mov	x0, x21
  4069e8:	bl	4024b0 <feof@plt>
  4069ec:	cbnz	w0, 406a10 <tigetstr@plt+0x4300>
  4069f0:	mov	x0, x21
  4069f4:	bl	402700 <ferror@plt>
  4069f8:	cbnz	w0, 406a60 <tigetstr@plt+0x4350>
  4069fc:	cbz	w23, 406a68 <tigetstr@plt+0x4358>
  406a00:	mov	w0, w23
  406a04:	mov	x1, x22
  406a08:	bl	402270 <fputc@plt>
  406a0c:	b	4069d8 <tigetstr@plt+0x42c8>
  406a10:	mov	x0, x21
  406a14:	bl	4022d0 <fclose@plt>
  406a18:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  406a1c:	add	x1, x1, #0x277
  406a20:	mov	x0, x19
  406a24:	bl	4022f0 <fopen@plt>
  406a28:	mov	x20, x0
  406a2c:	mov	x0, x22
  406a30:	bl	4022d0 <fclose@plt>
  406a34:	mov	x0, x19
  406a38:	bl	4023f0 <strdup@plt>
  406a3c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  406a40:	str	x0, [x8, #808]
  406a44:	mov	x0, x20
  406a48:	add	sp, sp, #0x1, lsl #12
  406a4c:	ldp	x20, x19, [sp, #48]
  406a50:	ldp	x22, x21, [sp, #32]
  406a54:	ldp	x28, x23, [sp, #16]
  406a58:	ldp	x29, x30, [sp], #64
  406a5c:	ret
  406a60:	mov	x0, x20
  406a64:	bl	4067c8 <tigetstr@plt+0x40b8>
  406a68:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  406a6c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  406a70:	ldr	x8, [x8, #3856]
  406a74:	ldr	x9, [x9, #3968]
  406a78:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  406a7c:	add	x1, x1, #0x25c
  406a80:	ldr	x0, [x8]
  406a84:	ldr	x2, [x9]
  406a88:	mov	x3, x20
  406a8c:	bl	4026d0 <fprintf@plt>
  406a90:	mov	w0, #0x1                   	// #1
  406a94:	bl	402210 <exit@plt>
  406a98:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406a9c:	add	x0, x0, #0x234
  406aa0:	bl	4067c8 <tigetstr@plt+0x40b8>
  406aa4:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406aa8:	add	x0, x0, #0x248
  406aac:	bl	4067c8 <tigetstr@plt+0x40b8>
  406ab0:	stp	x29, x30, [sp, #-16]!
  406ab4:	ldrb	w8, [x0]
  406ab8:	mov	x29, sp
  406abc:	cmp	w8, #0x75
  406ac0:	b.ne	406adc <tigetstr@plt+0x43cc>  // b.any
  406ac4:	ldrb	w9, [x0, #1]
  406ac8:	sub	w10, w9, #0x30
  406acc:	cmp	w10, #0x9
  406ad0:	b.hi	406adc <tigetstr@plt+0x43cc>  // b.pmore
  406ad4:	ldrb	w10, [x0, #2]
  406ad8:	cbz	w10, 406b0c <tigetstr@plt+0x43fc>
  406adc:	cmp	w8, #0x6b
  406ae0:	mov	w8, #0xffffffff            	// #-1
  406ae4:	b.eq	406b18 <tigetstr@plt+0x4408>  // b.none
  406ae8:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  406aec:	ldrb	w9, [x9, #785]
  406af0:	cbz	w9, 406b18 <tigetstr@plt+0x4408>
  406af4:	bl	402500 <_nc_find_user_entry@plt>
  406af8:	cbz	x0, 406b04 <tigetstr@plt+0x43f4>
  406afc:	ldr	w8, [x0, #12]
  406b00:	b	406b18 <tigetstr@plt+0x4408>
  406b04:	mov	w8, #0xffffffff            	// #-1
  406b08:	b	406b18 <tigetstr@plt+0x4408>
  406b0c:	cmp	w9, #0x36
  406b10:	cset	w8, eq  // eq = none
  406b14:	lsl	w8, w8, #1
  406b18:	mov	w0, w8
  406b1c:	ldp	x29, x30, [sp], #16
  406b20:	ret
  406b24:	stp	x29, x30, [sp, #-32]!
  406b28:	stp	x20, x19, [sp, #16]
  406b2c:	ldrb	w8, [x0]
  406b30:	mov	x19, x0
  406b34:	mov	w20, w1
  406b38:	mov	x29, sp
  406b3c:	cmp	w8, #0x6b
  406b40:	b.eq	406b50 <tigetstr@plt+0x4440>  // b.none
  406b44:	mov	x0, x19
  406b48:	bl	402500 <_nc_find_user_entry@plt>
  406b4c:	cbnz	x0, 406b94 <tigetstr@plt+0x4484>
  406b50:	mov	w0, wzr
  406b54:	bl	402610 <_nc_get_hash_table@plt>
  406b58:	mov	x1, x0
  406b5c:	mov	x0, x19
  406b60:	bl	402640 <_nc_find_entry@plt>
  406b64:	cbz	x0, 406b88 <tigetstr@plt+0x4478>
  406b68:	ldrsw	x8, [x0, #8]
  406b6c:	tbnz	w8, #31, 406b88 <tigetstr@plt+0x4478>
  406b70:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  406b74:	cmp	w20, #0x2
  406b78:	add	x9, x9, #0xcf8
  406b7c:	b.hi	406bb8 <tigetstr@plt+0x44a8>  // b.pmore
  406b80:	ldr	x2, [x9, w20, sxtw #3]
  406b84:	b	406bc0 <tigetstr@plt+0x44b0>
  406b88:	ldrb	w8, [x19]
  406b8c:	cmp	w8, #0x6b
  406b90:	b.ne	406ba0 <tigetstr@plt+0x4490>  // b.any
  406b94:	ldp	x20, x19, [sp, #16]
  406b98:	ldp	x29, x30, [sp], #32
  406b9c:	ret
  406ba0:	cmp	w20, #0x2
  406ba4:	b.hi	406bf0 <tigetstr@plt+0x44e0>  // b.pmore
  406ba8:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  406bac:	add	x8, x8, #0xcf8
  406bb0:	ldr	x1, [x8, w20, sxtw #3]
  406bb4:	b	406bf8 <tigetstr@plt+0x44e8>
  406bb8:	adrp	x2, 40c000 <tigetstr@plt+0x98f0>
  406bbc:	add	x2, x2, #0xaa5
  406bc0:	cmp	w8, #0x2
  406bc4:	b.hi	406bd0 <tigetstr@plt+0x44c0>  // b.pmore
  406bc8:	ldr	x3, [x9, x8, lsl #3]
  406bcc:	b	406bd8 <tigetstr@plt+0x44c8>
  406bd0:	adrp	x3, 40c000 <tigetstr@plt+0x98f0>
  406bd4:	add	x3, x3, #0xaa5
  406bd8:	mov	x1, x19
  406bdc:	ldp	x20, x19, [sp, #16]
  406be0:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406be4:	add	x0, x0, #0xa61
  406be8:	ldp	x29, x30, [sp], #32
  406bec:	b	402550 <_nc_warning@plt>
  406bf0:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  406bf4:	add	x1, x1, #0xaa5
  406bf8:	mov	x2, x19
  406bfc:	ldp	x20, x19, [sp, #16]
  406c00:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  406c04:	add	x0, x0, #0xa87
  406c08:	ldp	x29, x30, [sp], #32
  406c0c:	b	402550 <_nc_warning@plt>
  406c10:	sub	sp, sp, #0x50
  406c14:	stp	x29, x30, [sp, #16]
  406c18:	stp	x24, x23, [sp, #32]
  406c1c:	stp	x22, x21, [sp, #48]
  406c20:	stp	x20, x19, [sp, #64]
  406c24:	adrp	x24, 420000 <tigetstr@plt+0x1d8f0>
  406c28:	ldr	x24, [x24, #3992]
  406c2c:	cmp	w2, #0x1
  406c30:	mov	w19, w2
  406c34:	mov	x23, x1
  406c38:	str	wzr, [x24]
  406c3c:	cset	w1, eq  // eq = none
  406c40:	cmp	w2, #0x2
  406c44:	ldr	x8, [x0, #32]
  406c48:	cset	w2, eq  // eq = none
  406c4c:	cmp	w19, #0x3
  406c50:	mov	x22, x3
  406c54:	cset	w3, eq  // eq = none
  406c58:	cmp	w19, #0x4
  406c5c:	mov	x20, x4
  406c60:	cset	w4, eq  // eq = none
  406c64:	cmp	w19, #0x5
  406c68:	cset	w5, eq  // eq = none
  406c6c:	cmp	w19, #0x6
  406c70:	ldr	x0, [x8, #1048]
  406c74:	cset	w6, eq  // eq = none
  406c78:	cmp	w19, #0x7
  406c7c:	cset	w7, eq  // eq = none
  406c80:	cmp	w19, #0x8
  406c84:	cset	w8, eq  // eq = none
  406c88:	cmp	w19, #0x9
  406c8c:	cset	w9, eq  // eq = none
  406c90:	add	x29, sp, #0x10
  406c94:	stp	x8, x9, [sp]
  406c98:	bl	402310 <tparm@plt>
  406c9c:	mov	x21, x0
  406ca0:	cbz	x0, 406ccc <tigetstr@plt+0x45bc>
  406ca4:	add	x8, x22, #0x1
  406ca8:	cmp	x8, #0x2
  406cac:	b.cs	406cf0 <tigetstr@plt+0x45e0>  // b.hs, b.nlast
  406cb0:	mov	x0, x21
  406cb4:	mov	x1, x23
  406cb8:	bl	4025c0 <_nc_capcmp@plt>
  406cbc:	cbz	w0, 406d44 <tigetstr@plt+0x4634>
  406cc0:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406cc4:	add	x0, x0, #0x864
  406cc8:	b	406ce0 <tigetstr@plt+0x45d0>
  406ccc:	add	x8, x22, #0x1
  406cd0:	cmp	x8, #0x2
  406cd4:	b.cc	406d44 <tigetstr@plt+0x4634>  // b.lo, b.ul, b.last
  406cd8:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406cdc:	add	x0, x0, #0x880
  406ce0:	mov	w1, w19
  406ce4:	mov	x2, x20
  406ce8:	bl	402550 <_nc_warning@plt>
  406cec:	b	406d44 <tigetstr@plt+0x4634>
  406cf0:	mov	w0, w19
  406cf4:	mov	x1, x21
  406cf8:	mov	x2, x22
  406cfc:	bl	407a1c <tigetstr@plt+0x530c>
  406d00:	tbnz	w0, #0, 406d44 <tigetstr@plt+0x4634>
  406d04:	mov	w0, #0x1                   	// #1
  406d08:	mov	x1, x22
  406d0c:	bl	4026f0 <_nc_visbuf2@plt>
  406d10:	mov	x22, x0
  406d14:	mov	w0, #0x2                   	// #2
  406d18:	mov	x1, x21
  406d1c:	bl	4026f0 <_nc_visbuf2@plt>
  406d20:	mov	x6, x0
  406d24:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406d28:	add	x0, x0, #0x839
  406d2c:	mov	x1, x20
  406d30:	mov	w2, w19
  406d34:	mov	x3, x20
  406d38:	mov	x4, x22
  406d3c:	mov	w5, w19
  406d40:	bl	402550 <_nc_warning@plt>
  406d44:	ldr	w8, [x24]
  406d48:	cbz	w8, 406d5c <tigetstr@plt+0x464c>
  406d4c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406d50:	add	x0, x0, #0x8a0
  406d54:	mov	w1, w19
  406d58:	bl	402550 <_nc_warning@plt>
  406d5c:	mov	x0, x21
  406d60:	ldp	x20, x19, [sp, #64]
  406d64:	ldp	x22, x21, [sp, #48]
  406d68:	ldp	x24, x23, [sp, #32]
  406d6c:	ldp	x29, x30, [sp, #16]
  406d70:	add	sp, sp, #0x50
  406d74:	ret
  406d78:	stp	x29, x30, [sp, #-48]!
  406d7c:	str	x21, [sp, #16]
  406d80:	stp	x20, x19, [sp, #32]
  406d84:	mov	x29, sp
  406d88:	cbz	x2, 406d9c <tigetstr@plt+0x468c>
  406d8c:	add	x8, x1, #0x1
  406d90:	mov	x21, x1
  406d94:	cmp	x8, #0x2
  406d98:	b.cs	406dac <tigetstr@plt+0x469c>  // b.hs, b.nlast
  406d9c:	ldp	x20, x19, [sp, #32]
  406da0:	ldr	x21, [sp, #16]
  406da4:	ldp	x29, x30, [sp], #48
  406da8:	ret
  406dac:	mov	x19, x0
  406db0:	mov	w0, #0xffffffff            	// #-1
  406db4:	mov	x1, x2
  406db8:	mov	x2, x21
  406dbc:	mov	x20, x3
  406dc0:	bl	407a1c <tigetstr@plt+0x530c>
  406dc4:	tbnz	w0, #0, 406ddc <tigetstr@plt+0x46cc>
  406dc8:	mov	w0, #0xffffffff            	// #-1
  406dcc:	mov	x1, x20
  406dd0:	mov	x2, x21
  406dd4:	bl	407a1c <tigetstr@plt+0x530c>
  406dd8:	tbz	w0, #0, 406d9c <tigetstr@plt+0x468c>
  406ddc:	mov	x1, x19
  406de0:	ldp	x20, x19, [sp, #32]
  406de4:	ldr	x21, [sp, #16]
  406de8:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  406dec:	add	x0, x0, #0x905
  406df0:	ldp	x29, x30, [sp], #48
  406df4:	b	402550 <_nc_warning@plt>
  406df8:	stp	x29, x30, [sp, #-96]!
  406dfc:	add	x8, x3, #0x1
  406e00:	cmp	x8, #0x2
  406e04:	str	x27, [sp, #16]
  406e08:	stp	x26, x25, [sp, #32]
  406e0c:	stp	x24, x23, [sp, #48]
  406e10:	stp	x22, x21, [sp, #64]
  406e14:	stp	x20, x19, [sp, #80]
  406e18:	mov	x29, sp
  406e1c:	b.cc	406e60 <tigetstr@plt+0x4750>  // b.lo, b.ul, b.last
  406e20:	sub	w8, w1, #0x1
  406e24:	mov	w9, #0x1                   	// #1
  406e28:	mov	x19, x2
  406e2c:	mov	w20, w1
  406e30:	mov	x21, x0
  406e34:	lsl	w8, w9, w8
  406e38:	cmp	w1, #0x0
  406e3c:	mov	x0, x3
  406e40:	mov	w1, wzr
  406e44:	mov	w2, wzr
  406e48:	mov	x23, x3
  406e4c:	csel	w24, wzr, w8, eq  // eq = none
  406e50:	bl	402290 <tgoto@plt>
  406e54:	add	x8, x0, #0x1
  406e58:	cmp	x8, #0x2
  406e5c:	b.cs	406e7c <tigetstr@plt+0x476c>  // b.hs, b.nlast
  406e60:	ldp	x20, x19, [sp, #80]
  406e64:	ldp	x22, x21, [sp, #64]
  406e68:	ldp	x24, x23, [sp, #48]
  406e6c:	ldp	x26, x25, [sp, #32]
  406e70:	ldr	x27, [sp, #16]
  406e74:	ldp	x29, x30, [sp], #96
  406e78:	ret
  406e7c:	ldrb	w25, [x0]
  406e80:	mov	x22, x0
  406e84:	cmp	w25, #0x9a
  406e88:	b.eq	406ea8 <tigetstr@plt+0x4798>  // b.none
  406e8c:	cmp	w25, #0x1b
  406e90:	b.ne	406e60 <tigetstr@plt+0x4750>  // b.any
  406e94:	ldrb	w8, [x22, #1]
  406e98:	cmp	w8, #0x5b
  406e9c:	b.ne	406e60 <tigetstr@plt+0x4750>  // b.any
  406ea0:	mov	w27, #0x2                   	// #2
  406ea4:	b	406eac <tigetstr@plt+0x479c>
  406ea8:	mov	w27, #0x1                   	// #1
  406eac:	ldrb	w26, [x22, x27]
  406eb0:	cbz	w26, 406ee4 <tigetstr@plt+0x47d4>
  406eb4:	bl	4024f0 <__ctype_b_loc@plt>
  406eb8:	ldr	x9, [x0]
  406ebc:	add	x8, x27, x22
  406ec0:	add	x8, x8, #0x1
  406ec4:	and	w10, w26, #0xff
  406ec8:	cmp	w10, #0x3b
  406ecc:	b.eq	406edc <tigetstr@plt+0x47cc>  // b.none
  406ed0:	and	x10, x26, #0xff
  406ed4:	ldrh	w10, [x9, x10, lsl #1]
  406ed8:	tbz	w10, #11, 406fc8 <tigetstr@plt+0x48b8>
  406edc:	ldrb	w26, [x8], #1
  406ee0:	cbnz	w26, 406ec4 <tigetstr@plt+0x47b4>
  406ee4:	ldr	x8, [x21, #32]
  406ee8:	ldr	x9, [x8, #2872]
  406eec:	cmp	x9, x23
  406ef0:	b.eq	406f1c <tigetstr@plt+0x480c>  // b.none
  406ef4:	ldr	x9, [x8, #2880]
  406ef8:	cmp	x9, x23
  406efc:	b.eq	406f1c <tigetstr@plt+0x480c>  // b.none
  406f00:	ldr	x9, [x8, #2416]
  406f04:	cmp	x9, x23
  406f08:	b.eq	406f1c <tigetstr@plt+0x480c>  // b.none
  406f0c:	ldr	x8, [x8, #2424]
  406f10:	cmp	x8, x23
  406f14:	cset	w23, eq  // eq = none
  406f18:	b	406f20 <tigetstr@plt+0x4810>
  406f1c:	mov	w23, #0x1                   	// #1
  406f20:	cbz	w25, 406e60 <tigetstr@plt+0x4750>
  406f24:	bl	4024f0 <__ctype_b_loc@plt>
  406f28:	ldr	x8, [x0]
  406f2c:	mov	w12, wzr
  406f30:	mov	w11, wzr
  406f34:	mov	w14, wzr
  406f38:	add	x9, x22, #0x1
  406f3c:	mov	w10, #0xa                   	// #10
  406f40:	and	x13, x25, #0xff
  406f44:	ldrh	w13, [x8, x13, lsl #1]
  406f48:	tbnz	w13, #11, 406f90 <tigetstr@plt+0x4880>
  406f4c:	cbz	w11, 406fa4 <tigetstr@plt+0x4894>
  406f50:	cbz	w23, 406f70 <tigetstr@plt+0x4860>
  406f54:	mov	w13, wzr
  406f58:	cmp	w14, #0x26
  406f5c:	mov	w15, #0x2                   	// #2
  406f60:	b.eq	406fc0 <tigetstr@plt+0x48b0>  // b.none
  406f64:	cmp	w14, #0x30
  406f68:	mov	w11, w13
  406f6c:	b.eq	406fac <tigetstr@plt+0x489c>  // b.none
  406f70:	mov	w13, wzr
  406f74:	cmp	w14, w20
  406f78:	sub	w15, w12, #0x1
  406f7c:	b.ne	406fc0 <tigetstr@plt+0x48b0>  // b.any
  406f80:	cmp	w12, #0x1
  406f84:	mov	w11, w13
  406f88:	b.ge	406fac <tigetstr@plt+0x489c>  // b.tcont
  406f8c:	b	406fe0 <tigetstr@plt+0x48d0>
  406f90:	mul	w13, w14, w10
  406f94:	add	w13, w13, w25, uxtb
  406f98:	sub	w13, w13, #0x30
  406f9c:	add	w11, w11, #0x1
  406fa0:	b	406fa8 <tigetstr@plt+0x4898>
  406fa4:	mov	w13, wzr
  406fa8:	mov	w15, w12
  406fac:	ldrb	w25, [x9], #1
  406fb0:	mov	w12, w15
  406fb4:	mov	w14, w13
  406fb8:	cbnz	w25, 406f40 <tigetstr@plt+0x4830>
  406fbc:	b	406fe8 <tigetstr@plt+0x48d8>
  406fc0:	mov	w11, w13
  406fc4:	b	406fac <tigetstr@plt+0x489c>
  406fc8:	and	w9, w26, #0xff
  406fcc:	cmp	w9, #0x6d
  406fd0:	b.ne	406e60 <tigetstr@plt+0x4750>  // b.any
  406fd4:	ldrb	w8, [x8]
  406fd8:	cbnz	w8, 406e60 <tigetstr@plt+0x4750>
  406fdc:	b	406ee4 <tigetstr@plt+0x47d4>
  406fe0:	mov	w11, #0x1                   	// #1
  406fe4:	mov	w13, w20
  406fe8:	cmp	w13, w20
  406fec:	b.ne	406e60 <tigetstr@plt+0x4750>  // b.any
  406ff0:	cbz	w11, 406e60 <tigetstr@plt+0x4750>
  406ff4:	cbz	w20, 40700c <tigetstr@plt+0x48fc>
  406ff8:	ldr	x8, [x21, #24]
  406ffc:	ldr	w8, [x8, #60]
  407000:	tbnz	w8, #31, 40700c <tigetstr@plt+0x48fc>
  407004:	and	w8, w8, w24
  407008:	cbnz	w8, 406e60 <tigetstr@plt+0x4750>
  40700c:	adrp	x8, 40b000 <tigetstr@plt+0x88f0>
  407010:	add	x8, x8, #0xbf2
  407014:	mov	w9, #0xb                   	// #11
  407018:	smaddl	x1, w20, w9, x8
  40701c:	mov	x2, x19
  407020:	ldp	x20, x19, [sp, #80]
  407024:	ldp	x22, x21, [sp, #64]
  407028:	ldp	x24, x23, [sp, #48]
  40702c:	ldp	x26, x25, [sp, #32]
  407030:	ldr	x27, [sp, #16]
  407034:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  407038:	add	x0, x0, #0x924
  40703c:	ldp	x29, x30, [sp], #96
  407040:	b	402550 <_nc_warning@plt>
  407044:	stp	x29, x30, [sp, #-48]!
  407048:	str	x21, [sp, #16]
  40704c:	stp	x20, x19, [sp, #32]
  407050:	adrp	x21, 420000 <tigetstr@plt+0x1d8f0>
  407054:	mov	x19, x0
  407058:	ldr	w0, [x0]
  40705c:	ldr	x21, [x21, #3856]
  407060:	mov	x29, sp
  407064:	cmp	w0, #0x1
  407068:	ldr	x20, [x21]
  40706c:	b.lt	40709c <tigetstr@plt+0x498c>  // b.tstop
  407070:	bl	402410 <keyname@plt>
  407074:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  407078:	mov	x2, x0
  40707c:	add	x1, x1, #0xa52
  407080:	mov	x0, x20
  407084:	bl	4026d0 <fprintf@plt>
  407088:	ldr	x0, [x21]
  40708c:	ldr	x2, [x19, #8]
  407090:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  407094:	add	x1, x1, #0x645
  407098:	b	4070ac <tigetstr@plt+0x499c>
  40709c:	ldr	x2, [x19, #8]
  4070a0:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  4070a4:	add	x1, x1, #0x658
  4070a8:	mov	x0, x20
  4070ac:	ldp	x20, x19, [sp, #32]
  4070b0:	ldr	x21, [sp, #16]
  4070b4:	ldp	x29, x30, [sp], #48
  4070b8:	b	4026d0 <fprintf@plt>
  4070bc:	mov	w8, #0xffffffff            	// #-1
  4070c0:	str	w8, [x1]
  4070c4:	cbz	x0, 407140 <tigetstr@plt+0x4a30>
  4070c8:	ldrb	w8, [x0]
  4070cc:	cmp	w8, #0x9a
  4070d0:	b.eq	4070f0 <tigetstr@plt+0x49e0>  // b.none
  4070d4:	cmp	w8, #0x1b
  4070d8:	b.ne	407140 <tigetstr@plt+0x4a30>  // b.any
  4070dc:	ldrb	w8, [x0, #1]
  4070e0:	cmp	w8, #0x5b
  4070e4:	b.ne	407140 <tigetstr@plt+0x4a30>  // b.any
  4070e8:	mov	w8, #0x2                   	// #2
  4070ec:	b	4070f4 <tigetstr@plt+0x49e4>
  4070f0:	mov	w8, #0x1                   	// #1
  4070f4:	ldrb	w9, [x0, w8, uxtw]
  4070f8:	cmp	w9, #0x3f
  4070fc:	b.ne	407140 <tigetstr@plt+0x4a30>  // b.any
  407100:	add	x9, x8, x0
  407104:	ldrb	w9, [x9, #1]
  407108:	cmp	w9, #0x35
  40710c:	b.ne	407140 <tigetstr@plt+0x4a30>  // b.any
  407110:	add	x9, x8, x0
  407114:	ldrb	w9, [x9, #2]
  407118:	cmp	w9, #0x68
  40711c:	b.eq	407130 <tigetstr@plt+0x4a20>  // b.none
  407120:	cmp	w9, #0x6c
  407124:	b.ne	407138 <tigetstr@plt+0x4a28>  // b.any
  407128:	mov	w9, wzr
  40712c:	b	407134 <tigetstr@plt+0x4a24>
  407130:	mov	w9, #0x1                   	// #1
  407134:	str	w9, [x1]
  407138:	add	w8, w8, #0x3
  40713c:	add	x0, x0, x8
  407140:	ret
  407144:	sub	sp, sp, #0x1d0
  407148:	stp	x29, x30, [sp, #368]
  40714c:	stp	x22, x21, [sp, #432]
  407150:	add	x29, sp, #0x170
  407154:	mov	w21, w2
  407158:	add	x8, sp, #0x1c
  40715c:	adrp	x22, 40c000 <tigetstr@plt+0x98f0>
  407160:	stp	x28, x27, [sp, #384]
  407164:	stp	x26, x25, [sp, #400]
  407168:	stp	x24, x23, [sp, #416]
  40716c:	stp	x20, x19, [sp, #448]
  407170:	mov	x19, x1
  407174:	mov	x20, x0
  407178:	add	x24, sp, #0x78
  40717c:	sxtw	x25, w21
  407180:	mov	w26, #0x8                   	// #8
  407184:	sub	x27, x29, #0x60
  407188:	add	x22, x22, #0xa56
  40718c:	orr	x23, x8, #0x1
  407190:	sub	x28, x29, #0xb0
  407194:	strb	wzr, [sp, #28]
  407198:	mov	x0, x23
  40719c:	mov	x1, x22
  4071a0:	mov	w2, w21
  4071a4:	str	x25, [x27, x26]
  4071a8:	bl	402250 <sprintf@plt>
  4071ac:	mov	x0, x23
  4071b0:	str	x23, [x28, x26]
  4071b4:	bl	4021e0 <strlen@plt>
  4071b8:	add	x8, x0, x23
  4071bc:	add	x26, x26, #0x8
  4071c0:	cmp	x26, #0x50
  4071c4:	add	x23, x8, #0x1
  4071c8:	b.ne	407198 <tigetstr@plt+0x4a88>  // b.any
  4071cc:	mov	x0, x20
  4071d0:	bl	40b010 <tigetstr@plt+0x8900>
  4071d4:	cmp	w0, #0x2
  4071d8:	b.eq	4071f8 <tigetstr@plt+0x4ae8>  // b.none
  4071dc:	cmp	w0, #0x1
  4071e0:	b.ne	40720c <tigetstr@plt+0x4afc>  // b.any
  4071e4:	ldr	x1, [x24, #160]
  4071e8:	ldr	x2, [x24, #88]
  4071ec:	mov	x0, x19
  4071f0:	bl	402310 <tparm@plt>
  4071f4:	b	4072f8 <tigetstr@plt+0x4be8>
  4071f8:	ldr	x1, [x24, #160]
  4071fc:	ldp	x2, x3, [x24, #88]
  407200:	mov	x0, x19
  407204:	bl	402310 <tparm@plt>
  407208:	b	4072f8 <tigetstr@plt+0x4be8>
  40720c:	add	x1, sp, #0x78
  407210:	sub	x2, x29, #0xc
  407214:	mov	x0, x19
  407218:	bl	402390 <_nc_tparm_analyze@plt>
  40721c:	ldp	x10, x11, [sp, #120]
  407220:	ldp	x12, x13, [sp, #136]
  407224:	sub	x8, x29, #0xb0
  407228:	sub	x9, x29, #0x60
  40722c:	ldr	x14, [sp, #152]
  407230:	add	x0, x8, #0x8
  407234:	add	x1, x9, #0x8
  407238:	cmp	x10, #0x0
  40723c:	ldp	x15, x16, [x24, #40]
  407240:	add	x10, x8, #0x10
  407244:	csel	x0, x1, x0, eq  // eq = none
  407248:	add	x1, x9, #0x10
  40724c:	cmp	x11, #0x0
  407250:	add	x11, x8, #0x18
  407254:	csel	x10, x1, x10, eq  // eq = none
  407258:	add	x1, x9, #0x18
  40725c:	cmp	x12, #0x0
  407260:	ldp	x17, x18, [x24, #56]
  407264:	add	x12, x8, #0x20
  407268:	csel	x11, x1, x11, eq  // eq = none
  40726c:	add	x1, x9, #0x20
  407270:	cmp	x13, #0x0
  407274:	add	x13, x8, #0x28
  407278:	csel	x12, x1, x12, eq  // eq = none
  40727c:	add	x1, x9, #0x28
  407280:	cmp	x14, #0x0
  407284:	add	x14, x8, #0x30
  407288:	csel	x13, x1, x13, eq  // eq = none
  40728c:	add	x1, x9, #0x30
  407290:	cmp	x15, #0x0
  407294:	add	x15, x8, #0x38
  407298:	csel	x14, x1, x14, eq  // eq = none
  40729c:	add	x1, x9, #0x38
  4072a0:	cmp	x16, #0x0
  4072a4:	add	x16, x8, #0x40
  4072a8:	csel	x15, x1, x15, eq  // eq = none
  4072ac:	add	x20, x9, #0x40
  4072b0:	cmp	x17, #0x0
  4072b4:	add	x8, x8, #0x48
  4072b8:	add	x9, x9, #0x48
  4072bc:	ldr	x2, [x10]
  4072c0:	csel	x10, x20, x16, eq  // eq = none
  4072c4:	cmp	x18, #0x0
  4072c8:	csel	x8, x9, x8, eq  // eq = none
  4072cc:	ldr	x1, [x0]
  4072d0:	ldr	x3, [x11]
  4072d4:	ldr	x4, [x12]
  4072d8:	ldr	x5, [x13]
  4072dc:	ldr	x6, [x14]
  4072e0:	ldr	x7, [x15]
  4072e4:	ldr	x10, [x10]
  4072e8:	ldr	x8, [x8]
  4072ec:	mov	x0, x19
  4072f0:	stp	x10, x8, [sp]
  4072f4:	bl	402310 <tparm@plt>
  4072f8:	bl	4023f0 <strdup@plt>
  4072fc:	ldp	x20, x19, [sp, #448]
  407300:	ldp	x22, x21, [sp, #432]
  407304:	ldp	x24, x23, [sp, #416]
  407308:	ldp	x26, x25, [sp, #400]
  40730c:	ldp	x28, x27, [sp, #384]
  407310:	ldp	x29, x30, [sp, #368]
  407314:	add	sp, sp, #0x1d0
  407318:	ret
  40731c:	sub	sp, sp, #0x40
  407320:	stp	x20, x19, [sp, #48]
  407324:	mov	x20, x1
  407328:	mov	x19, x0
  40732c:	stp	x29, x30, [sp, #16]
  407330:	stp	x22, x21, [sp, #32]
  407334:	add	x29, sp, #0x10
  407338:	str	xzr, [x1]
  40733c:	ldrb	w8, [x19]
  407340:	cmp	w8, #0x5c
  407344:	b.eq	407350 <tigetstr@plt+0x4c40>  // b.none
  407348:	cbnz	w8, 407354 <tigetstr@plt+0x4c44>
  40734c:	b	4073b0 <tigetstr@plt+0x4ca0>
  407350:	ldrb	w8, [x19, #1]!
  407354:	cmp	w8, #0x24
  407358:	b.ne	407388 <tigetstr@plt+0x4c78>  // b.any
  40735c:	ldrb	w8, [x19, #1]
  407360:	cmp	w8, #0x3c
  407364:	b.ne	407388 <tigetstr@plt+0x4c78>  // b.any
  407368:	mov	x21, x19
  40736c:	ldrb	w22, [x21, #2]!
  407370:	cmp	x22, #0x2e
  407374:	b.eq	407390 <tigetstr@plt+0x4c80>  // b.none
  407378:	bl	4024f0 <__ctype_b_loc@plt>
  40737c:	ldr	x8, [x0]
  407380:	ldrh	w8, [x8, x22, lsl #1]
  407384:	tbnz	w8, #11, 407390 <tigetstr@plt+0x4c80>
  407388:	add	x19, x19, #0x1
  40738c:	b	40733c <tigetstr@plt+0x4c2c>
  407390:	sub	x2, x29, #0x4
  407394:	mov	x0, x21
  407398:	mov	x1, x20
  40739c:	bl	4073c8 <tigetstr@plt+0x4cb8>
  4073a0:	ldrb	w8, [x0]
  4073a4:	cmp	w8, #0x3e
  4073a8:	csel	x19, x0, x19, eq  // eq = none
  4073ac:	b	40733c <tigetstr@plt+0x4c2c>
  4073b0:	mov	x0, x19
  4073b4:	ldp	x20, x19, [sp, #48]
  4073b8:	ldp	x22, x21, [sp, #32]
  4073bc:	ldp	x29, x30, [sp, #16]
  4073c0:	add	sp, sp, #0x40
  4073c4:	ret
  4073c8:	stp	x29, x30, [sp, #-48]!
  4073cc:	str	x21, [sp, #16]
  4073d0:	stp	x20, x19, [sp, #32]
  4073d4:	mov	x21, x2
  4073d8:	mov	x19, x1
  4073dc:	mov	x20, x0
  4073e0:	mov	x29, sp
  4073e4:	str	xzr, [x1]
  4073e8:	cbz	x2, 4073f0 <tigetstr@plt+0x4ce0>
  4073ec:	str	wzr, [x21]
  4073f0:	bl	4024f0 <__ctype_b_loc@plt>
  4073f4:	ldr	x9, [x0]
  4073f8:	ldrb	w8, [x20]
  4073fc:	fmov	d0, xzr
  407400:	ldrh	w10, [x9, x8, lsl #1]
  407404:	tbz	w10, #11, 407434 <tigetstr@plt+0x4d24>
  407408:	fmov	d0, xzr
  40740c:	fmov	d1, #1.000000000000000000e+01
  407410:	and	w8, w8, #0xff
  407414:	sub	w8, w8, #0x30
  407418:	fmul	d0, d0, d1
  40741c:	scvtf	d2, w8
  407420:	fadd	d0, d0, d2
  407424:	str	d0, [x19]
  407428:	ldrb	w8, [x20, #1]!
  40742c:	ldrh	w10, [x9, x8, lsl #1]
  407430:	tbnz	w10, #11, 407410 <tigetstr@plt+0x4d00>
  407434:	cmp	w8, #0x2e
  407438:	b.ne	407478 <tigetstr@plt+0x4d68>  // b.any
  40743c:	ldrb	w8, [x20, #1]!
  407440:	ldrh	w10, [x9, x8, lsl #1]
  407444:	tbz	w10, #11, 407478 <tigetstr@plt+0x4d68>
  407448:	mov	w10, #0x1                   	// #1
  40744c:	and	w8, w8, #0xff
  407450:	add	w10, w10, w10, lsl #2
  407454:	lsl	w10, w10, #1
  407458:	sub	w8, w8, #0x30
  40745c:	sdiv	w8, w8, w10
  407460:	scvtf	d1, w8
  407464:	fadd	d0, d0, d1
  407468:	str	d0, [x19]
  40746c:	ldrb	w8, [x20, #1]!
  407470:	ldrh	w11, [x9, x8, lsl #1]
  407474:	tbnz	w11, #11, 40744c <tigetstr@plt+0x4d3c>
  407478:	mov	w9, wzr
  40747c:	mov	w10, #0x1                   	// #1
  407480:	and	w11, w8, #0xff
  407484:	cmp	w11, #0x2f
  407488:	b.eq	407494 <tigetstr@plt+0x4d84>  // b.none
  40748c:	cmp	w11, #0x2a
  407490:	b.ne	4074cc <tigetstr@plt+0x4dbc>  // b.any
  407494:	cbnz	x21, 4074a4 <tigetstr@plt+0x4d94>
  407498:	and	w11, w8, #0xff
  40749c:	cmp	w11, #0x2f
  4074a0:	b.eq	4074cc <tigetstr@plt+0x4dbc>  // b.none
  4074a4:	and	w8, w8, #0xff
  4074a8:	cmp	w8, #0x2a
  4074ac:	add	x11, x20, #0x1
  4074b0:	b.ne	4074bc <tigetstr@plt+0x4dac>  // b.any
  4074b4:	mov	w9, #0x1                   	// #1
  4074b8:	b	4074c0 <tigetstr@plt+0x4db0>
  4074bc:	str	w10, [x21]
  4074c0:	ldrb	w8, [x20, #1]
  4074c4:	mov	x20, x11
  4074c8:	b	407480 <tigetstr@plt+0x4d70>
  4074cc:	cbz	w9, 4074d8 <tigetstr@plt+0x4dc8>
  4074d0:	fneg	d0, d0
  4074d4:	str	d0, [x19]
  4074d8:	mov	x0, x20
  4074dc:	ldp	x20, x19, [sp, #32]
  4074e0:	ldr	x21, [sp, #16]
  4074e4:	ldp	x29, x30, [sp], #48
  4074e8:	ret
  4074ec:	stp	x29, x30, [sp, #-80]!
  4074f0:	cmp	w2, #0x10
  4074f4:	mov	w8, #0x10                  	// #16
  4074f8:	stp	x24, x23, [sp, #32]
  4074fc:	csel	w24, w2, w8, lt  // lt = tstop
  407500:	cmp	w24, #0x8
  407504:	stp	x26, x25, [sp, #16]
  407508:	stp	x22, x21, [sp, #48]
  40750c:	stp	x20, x19, [sp, #64]
  407510:	mov	x29, sp
  407514:	b.lt	407590 <tigetstr@plt+0x4e80>  // b.tstop
  407518:	mov	x19, x1
  40751c:	mov	x20, x0
  407520:	mov	x21, xzr
  407524:	mov	w25, wzr
  407528:	mov	w26, w24
  40752c:	mov	x0, x20
  407530:	mov	x1, x21
  407534:	bl	402310 <tparm@plt>
  407538:	bl	4023f0 <strdup@plt>
  40753c:	mov	x22, x0
  407540:	mov	x0, x19
  407544:	mov	x1, x21
  407548:	bl	402310 <tparm@plt>
  40754c:	bl	4023f0 <strdup@plt>
  407550:	mov	x23, x0
  407554:	mov	x0, x22
  407558:	mov	x1, x23
  40755c:	bl	4024e0 <strcmp@plt>
  407560:	cmp	w0, #0x0
  407564:	mov	x0, x22
  407568:	cinc	w25, w25, eq  // eq = none
  40756c:	bl	402520 <free@plt>
  407570:	mov	x0, x23
  407574:	bl	402520 <free@plt>
  407578:	add	x21, x21, #0x1
  40757c:	cmp	x21, x26
  407580:	b.cc	40752c <tigetstr@plt+0x4e1c>  // b.lo, b.ul, b.last
  407584:	cmp	w25, w24
  407588:	cset	w0, eq  // eq = none
  40758c:	b	407594 <tigetstr@plt+0x4e84>
  407590:	mov	w0, wzr
  407594:	ldp	x20, x19, [sp, #64]
  407598:	ldp	x22, x21, [sp, #48]
  40759c:	ldp	x24, x23, [sp, #32]
  4075a0:	ldp	x26, x25, [sp, #16]
  4075a4:	ldp	x29, x30, [sp], #80
  4075a8:	ret
  4075ac:	stp	x29, x30, [sp, #-32]!
  4075b0:	stp	x20, x19, [sp, #16]
  4075b4:	ldr	x8, [x0, #32]
  4075b8:	mov	x20, x0
  4075bc:	mov	x19, x1
  4075c0:	mov	x29, sp
  4075c4:	ldr	x9, [x8, #64]
  4075c8:	add	x9, x9, #0x1
  4075cc:	cmp	x9, #0x2
  4075d0:	b.cc	4075e8 <tigetstr@plt+0x4ed8>  // b.lo, b.ul, b.last
  4075d4:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4075d8:	add	x0, x0, #0xa2
  4075dc:	mov	x1, x19
  4075e0:	bl	402550 <_nc_warning@plt>
  4075e4:	ldr	x8, [x20, #32]
  4075e8:	ldr	x9, [x8, #80]
  4075ec:	add	x9, x9, #0x1
  4075f0:	cmp	x9, #0x2
  4075f4:	b.cc	40760c <tigetstr@plt+0x4efc>  // b.lo, b.ul, b.last
  4075f8:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4075fc:	add	x0, x0, #0xc4
  407600:	mov	x1, x19
  407604:	bl	402550 <_nc_warning@plt>
  407608:	ldr	x8, [x20, #32]
  40760c:	ldr	x9, [x8, #96]
  407610:	add	x9, x9, #0x1
  407614:	cmp	x9, #0x2
  407618:	b.cc	407630 <tigetstr@plt+0x4f20>  // b.lo, b.ul, b.last
  40761c:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  407620:	add	x0, x0, #0xe6
  407624:	mov	x1, x19
  407628:	bl	402550 <_nc_warning@plt>
  40762c:	ldr	x8, [x20, #32]
  407630:	ldr	x9, [x8, #120]
  407634:	add	x9, x9, #0x1
  407638:	cmp	x9, #0x2
  40763c:	b.cc	407654 <tigetstr@plt+0x4f44>  // b.lo, b.ul, b.last
  407640:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  407644:	add	x0, x0, #0x105
  407648:	mov	x1, x19
  40764c:	bl	402550 <_nc_warning@plt>
  407650:	ldr	x8, [x20, #32]
  407654:	ldr	x9, [x8, #144]
  407658:	add	x9, x9, #0x1
  40765c:	cmp	x9, #0x2
  407660:	b.cc	407678 <tigetstr@plt+0x4f68>  // b.lo, b.ul, b.last
  407664:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  407668:	add	x0, x0, #0x12b
  40766c:	mov	x1, x19
  407670:	bl	402550 <_nc_warning@plt>
  407674:	ldr	x8, [x20, #32]
  407678:	ldr	x8, [x8, #1016]
  40767c:	add	x9, x8, #0x1
  407680:	cmp	x9, #0x2
  407684:	b.cc	4076a0 <tigetstr@plt+0x4f90>  // b.lo, b.ul, b.last
  407688:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  40768c:	add	x0, x0, #0x14b
  407690:	mov	x1, x19
  407694:	bl	402550 <_nc_warning@plt>
  407698:	ldr	x8, [x20, #32]
  40769c:	ldr	x8, [x8, #1016]
  4076a0:	add	x8, x8, #0x1
  4076a4:	cmp	x8, #0x2
  4076a8:	b.cs	4076b8 <tigetstr@plt+0x4fa8>  // b.hs, b.nlast
  4076ac:	ldp	x20, x19, [sp, #16]
  4076b0:	ldp	x29, x30, [sp], #32
  4076b4:	ret
  4076b8:	mov	x1, x19
  4076bc:	ldp	x20, x19, [sp, #16]
  4076c0:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4076c4:	add	x0, x0, #0x14b
  4076c8:	ldp	x29, x30, [sp], #32
  4076cc:	b	402550 <_nc_warning@plt>
  4076d0:	sub	sp, sp, #0x70
  4076d4:	stp	x29, x30, [sp, #16]
  4076d8:	stp	x20, x19, [sp, #96]
  4076dc:	add	x29, sp, #0x10
  4076e0:	adrp	x20, 40d000 <tigetstr@plt+0xa8f0>
  4076e4:	stp	x24, x23, [sp, #64]
  4076e8:	stp	x22, x21, [sp, #80]
  4076ec:	mov	x19, x0
  4076f0:	mov	x22, xzr
  4076f4:	mov	w24, wzr
  4076f8:	sub	x23, x29, #0x4
  4076fc:	add	x20, x20, #0x16a
  407700:	stp	x28, x27, [sp, #32]
  407704:	stp	x26, x25, [sp, #48]
  407708:	strb	wzr, [x23, x22]
  40770c:	cbz	x22, 407754 <tigetstr@plt+0x5044>
  407710:	mov	x25, xzr
  407714:	ldr	x21, [x19, x25, lsl #3]
  407718:	ldr	x0, [x19, x22, lsl #3]
  40771c:	mov	x1, x21
  407720:	bl	4024e0 <strcmp@plt>
  407724:	cbnz	w0, 407748 <tigetstr@plt+0x5038>
  407728:	mov	w1, #0x1                   	// #1
  40772c:	mov	x0, x21
  407730:	mov	w2, wzr
  407734:	mov	w24, #0x1                   	// #1
  407738:	bl	402490 <_nc_tic_expand@plt>
  40773c:	mov	x1, x0
  407740:	mov	x0, x20
  407744:	bl	402550 <_nc_warning@plt>
  407748:	add	x25, x25, #0x1
  40774c:	cmp	x22, x25
  407750:	b.ne	407714 <tigetstr@plt+0x5004>  // b.any
  407754:	add	x22, x22, #0x1
  407758:	cmp	x22, #0x4
  40775c:	b.ne	407708 <tigetstr@plt+0x4ff8>  // b.any
  407760:	tbz	w24, #0, 407784 <tigetstr@plt+0x5074>
  407764:	ldp	x20, x19, [sp, #96]
  407768:	ldp	x22, x21, [sp, #80]
  40776c:	ldp	x24, x23, [sp, #64]
  407770:	ldp	x26, x25, [sp, #48]
  407774:	ldp	x28, x27, [sp, #32]
  407778:	ldp	x29, x30, [sp, #16]
  40777c:	add	sp, sp, #0x70
  407780:	ret
  407784:	ldr	x20, [x19, #8]
  407788:	ldrb	w8, [x20]
  40778c:	cmp	w8, #0x1b
  407790:	b.ne	4077a8 <tigetstr@plt+0x5098>  // b.any
  407794:	ldrb	w8, [x20, #1]
  407798:	cmp	w8, #0x5b
  40779c:	b.ne	407764 <tigetstr@plt+0x5054>  // b.any
  4077a0:	mov	w21, #0x2                   	// #2
  4077a4:	b	4077b4 <tigetstr@plt+0x50a4>
  4077a8:	cmp	w8, #0x9a
  4077ac:	cset	w21, eq  // eq = none
  4077b0:	b.ne	407764 <tigetstr@plt+0x5054>  // b.any
  4077b4:	ldrb	w22, [x20, x21]
  4077b8:	mov	x28, x21
  4077bc:	cbz	w22, 4077f4 <tigetstr@plt+0x50e4>
  4077c0:	bl	4024f0 <__ctype_b_loc@plt>
  4077c4:	ldr	x8, [x0]
  4077c8:	add	x9, x20, #0x1
  4077cc:	mov	x10, x21
  4077d0:	and	x11, x22, #0xff
  4077d4:	ldrh	w11, [x8, x11, lsl #1]
  4077d8:	tbz	w11, #11, 4077f0 <tigetstr@plt+0x50e0>
  4077dc:	ldrb	w22, [x9, x10]
  4077e0:	add	x28, x10, #0x1
  4077e4:	mov	x10, x28
  4077e8:	cbnz	w22, 4077d0 <tigetstr@plt+0x50c0>
  4077ec:	b	4077f4 <tigetstr@plt+0x50e4>
  4077f0:	mov	x28, x10
  4077f4:	ldrb	w8, [x20, x28]
  4077f8:	cmp	w8, #0x41
  4077fc:	b.ne	407764 <tigetstr@plt+0x5054>  // b.any
  407800:	mov	w22, #0x1                   	// #1
  407804:	sturb	w22, [x29, #-3]
  407808:	ldr	x0, [x19]
  40780c:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407810:	add	x1, x1, #0x8fa
  407814:	bl	4024e0 <strcmp@plt>
  407818:	cbnz	w0, 407820 <tigetstr@plt+0x5110>
  40781c:	sturb	w22, [x29, #-4]
  407820:	ldr	x0, [x19, #16]
  407824:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  407828:	add	x1, x1, #0x4d
  40782c:	bl	4024e0 <strcmp@plt>
  407830:	cbnz	w0, 40783c <tigetstr@plt+0x512c>
  407834:	mov	w8, #0x1                   	// #1
  407838:	sturb	w8, [x29, #-2]
  40783c:	adrp	x25, 40d000 <tigetstr@plt+0xa8f0>
  407840:	mov	x24, xzr
  407844:	add	w22, w28, #0x1
  407848:	sub	x23, x29, #0x4
  40784c:	add	x25, x25, #0x186
  407850:	ldrb	w8, [x23, x24]
  407854:	cbnz	w8, 407918 <tigetstr@plt+0x5208>
  407858:	ldr	x26, [x19, x24, lsl #3]
  40785c:	mov	x0, x26
  407860:	bl	4021e0 <strlen@plt>
  407864:	cmp	x0, #0x1
  407868:	b.eq	407918 <tigetstr@plt+0x5208>  // b.none
  40786c:	mov	x27, x0
  407870:	mov	x0, x26
  407874:	mov	x1, x20
  407878:	mov	x2, x21
  40787c:	bl	4023d0 <bcmp@plt>
  407880:	cbz	w0, 4078a4 <tigetstr@plt+0x5194>
  407884:	mov	w1, #0x1                   	// #1
  407888:	mov	x0, x26
  40788c:	mov	w2, wzr
  407890:	bl	402490 <_nc_tic_expand@plt>
  407894:	mov	x1, x0
  407898:	mov	x0, x25
  40789c:	bl	402550 <_nc_warning@plt>
  4078a0:	b	407918 <tigetstr@plt+0x5208>
  4078a4:	cmp	x27, x28
  4078a8:	b.cs	4078d4 <tigetstr@plt+0x51c4>  // b.hs, b.nlast
  4078ac:	mov	w1, #0x1                   	// #1
  4078b0:	mov	x0, x26
  4078b4:	mov	w2, wzr
  4078b8:	bl	402490 <_nc_tic_expand@plt>
  4078bc:	mov	x1, x0
  4078c0:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  4078c4:	add	x0, x0, #0x1a2
  4078c8:	mov	w2, w22
  4078cc:	bl	402550 <_nc_warning@plt>
  4078d0:	b	407918 <tigetstr@plt+0x5208>
  4078d4:	adrp	x8, 40d000 <tigetstr@plt+0xa8f0>
  4078d8:	add	x8, x8, #0x1cb
  4078dc:	ldrb	w27, [x8, x24]
  4078e0:	ldrb	w8, [x26, x28]
  4078e4:	cmp	w8, w27
  4078e8:	b.eq	407918 <tigetstr@plt+0x5208>  // b.none
  4078ec:	mov	w1, #0x1                   	// #1
  4078f0:	mov	x0, x26
  4078f4:	mov	w2, wzr
  4078f8:	bl	402490 <_nc_tic_expand@plt>
  4078fc:	ldr	x8, [x19, x24, lsl #3]
  407900:	mov	x1, x0
  407904:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  407908:	add	x0, x0, #0x1d0
  40790c:	ldrb	w3, [x8, x28]
  407910:	mov	w2, w27
  407914:	bl	402550 <_nc_warning@plt>
  407918:	add	x24, x24, #0x1
  40791c:	cmp	x24, #0x4
  407920:	b.ne	407850 <tigetstr@plt+0x5140>  // b.any
  407924:	b	407764 <tigetstr@plt+0x5054>
  407928:	stp	x29, x30, [sp, #-32]!
  40792c:	add	x8, x0, #0x1
  407930:	cmp	x8, #0x2
  407934:	str	x19, [sp, #16]
  407938:	mov	x29, sp
  40793c:	b.cc	407974 <tigetstr@plt+0x5264>  // b.lo, b.ul, b.last
  407940:	ldrb	w8, [x0]
  407944:	cmp	w8, #0x1b
  407948:	b.ne	407974 <tigetstr@plt+0x5264>  // b.any
  40794c:	ldrb	w8, [x0, #1]
  407950:	cmp	w8, #0x4f
  407954:	b.ne	407974 <tigetstr@plt+0x5264>  // b.any
  407958:	add	x19, x0, #0x2
  40795c:	mov	x0, x19
  407960:	bl	4021e0 <strlen@plt>
  407964:	cmp	x0, #0x1
  407968:	b.ne	407974 <tigetstr@plt+0x5264>  // b.any
  40796c:	ldrb	w0, [x19]
  407970:	b	407978 <tigetstr@plt+0x5268>
  407974:	mov	w0, wzr
  407978:	ldr	x19, [sp, #16]
  40797c:	ldp	x29, x30, [sp], #32
  407980:	ret
  407984:	stp	x29, x30, [sp, #-32]!
  407988:	str	x19, [sp, #16]
  40798c:	mov	x29, sp
  407990:	bl	407928 <tigetstr@plt+0x5218>
  407994:	tst	w0, #0xff
  407998:	b.eq	4079c0 <tigetstr@plt+0x52b0>  // b.none
  40799c:	adrp	x19, 40d000 <tigetstr@plt+0xa8f0>
  4079a0:	add	x19, x19, #0x279
  4079a4:	and	w1, w0, #0xff
  4079a8:	mov	w2, #0x13                  	// #19
  4079ac:	mov	x0, x19
  4079b0:	bl	4025d0 <memchr@plt>
  4079b4:	cbz	x0, 4079c0 <tigetstr@plt+0x52b0>
  4079b8:	sub	x0, x0, x19
  4079bc:	b	4079c4 <tigetstr@plt+0x52b4>
  4079c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4079c4:	ldr	x19, [sp, #16]
  4079c8:	ldp	x29, x30, [sp], #32
  4079cc:	ret
  4079d0:	stp	x29, x30, [sp, #-32]!
  4079d4:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  4079d8:	add	x1, x1, #0x82d
  4079dc:	str	x19, [sp, #16]
  4079e0:	mov	x29, sp
  4079e4:	mov	x19, x0
  4079e8:	bl	402600 <strstr@plt>
  4079ec:	cbz	x0, 4079f8 <tigetstr@plt+0x52e8>
  4079f0:	mov	w0, #0x1                   	// #1
  4079f4:	b	407a10 <tigetstr@plt+0x5300>
  4079f8:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  4079fc:	add	x1, x1, #0x833
  407a00:	mov	x0, x19
  407a04:	bl	402600 <strstr@plt>
  407a08:	cmp	x0, #0x0
  407a0c:	cset	w0, ne  // ne = any
  407a10:	ldr	x19, [sp, #16]
  407a14:	ldp	x29, x30, [sp], #32
  407a18:	ret
  407a1c:	stp	x29, x30, [sp, #-96]!
  407a20:	stp	x26, x25, [sp, #32]
  407a24:	stp	x24, x23, [sp, #48]
  407a28:	stp	x22, x21, [sp, #64]
  407a2c:	stp	x20, x19, [sp, #80]
  407a30:	ldrb	w26, [x2]
  407a34:	mov	x22, x1
  407a38:	mov	w19, w0
  407a3c:	str	x27, [sp, #16]
  407a40:	mov	x29, sp
  407a44:	cbz	w26, 407b64 <tigetstr@plt+0x5454>
  407a48:	mov	x20, x2
  407a4c:	mov	w24, wzr
  407a50:	mov	w25, #0x2                   	// #2
  407a54:	mov	x23, x22
  407a58:	mov	x21, x2
  407a5c:	ldrb	w27, [x23]
  407a60:	cmp	w27, w26, uxtb
  407a64:	b.eq	407aec <tigetstr@plt+0x53dc>  // b.none
  407a68:	tst	w27, #0xff
  407a6c:	b.eq	407b2c <tigetstr@plt+0x541c>  // b.none
  407a70:	cbz	w24, 407abc <tigetstr@plt+0x53ac>
  407a74:	and	w8, w27, #0xff
  407a78:	cmp	w8, #0x2f
  407a7c:	b.eq	407a94 <tigetstr@plt+0x5384>  // b.none
  407a80:	bl	4024f0 <__ctype_b_loc@plt>
  407a84:	ldr	x8, [x0]
  407a88:	and	x9, x27, #0xff
  407a8c:	ldrh	w9, [x8, x9, lsl #1]
  407a90:	tbz	w9, #11, 407aa0 <tigetstr@plt+0x5390>
  407a94:	ldrb	w27, [x23, #1]!
  407a98:	b	407a74 <tigetstr@plt+0x5364>
  407a9c:	ldrb	w26, [x21, #1]!
  407aa0:	and	w9, w26, #0xff
  407aa4:	cmp	w9, #0x2f
  407aa8:	b.eq	407a9c <tigetstr@plt+0x538c>  // b.none
  407aac:	and	x9, x26, #0xff
  407ab0:	ldrh	w9, [x8, x9, lsl #1]
  407ab4:	tbnz	w9, #11, 407a9c <tigetstr@plt+0x538c>
  407ab8:	b	407a5c <tigetstr@plt+0x534c>
  407abc:	and	w8, w26, #0xff
  407ac0:	cmp	w8, #0x3b
  407ac4:	b.eq	407ad0 <tigetstr@plt+0x53c0>  // b.none
  407ac8:	cmp	w8, #0x30
  407acc:	b.ne	407ae4 <tigetstr@plt+0x53d4>  // b.any
  407ad0:	and	w8, w27, #0xff
  407ad4:	cmp	w8, #0x6d
  407ad8:	b.ne	407ae4 <tigetstr@plt+0x53d4>  // b.any
  407adc:	ldrb	w26, [x21, #1]!
  407ae0:	b	407a5c <tigetstr@plt+0x534c>
  407ae4:	add	x23, x23, #0x1
  407ae8:	b	407a5c <tigetstr@plt+0x534c>
  407aec:	and	w8, w26, #0xff
  407af0:	cmp	w8, #0x3c
  407af4:	b.eq	407b0c <tigetstr@plt+0x53fc>  // b.none
  407af8:	cmp	w8, #0x24
  407afc:	b.ne	407b18 <tigetstr@plt+0x5408>  // b.any
  407b00:	cmp	w24, #0x0
  407b04:	csinc	w24, w24, wzr, ne  // ne = any
  407b08:	b	407b1c <tigetstr@plt+0x540c>
  407b0c:	cmp	w24, #0x1
  407b10:	csel	w24, w25, w24, eq  // eq = none
  407b14:	b	407b1c <tigetstr@plt+0x540c>
  407b18:	mov	w24, wzr
  407b1c:	ldrb	w26, [x21, #1]!
  407b20:	add	x23, x23, #0x1
  407b24:	cbnz	w26, 407a5c <tigetstr@plt+0x534c>
  407b28:	b	407b68 <tigetstr@plt+0x5458>
  407b2c:	tbnz	w19, #31, 407c04 <tigetstr@plt+0x54f4>
  407b30:	and	w8, w26, #0xff
  407b34:	cmp	w8, #0x24
  407b38:	b.ne	407bac <tigetstr@plt+0x549c>  // b.any
  407b3c:	ldrb	w8, [x21, #1]
  407b40:	cmp	w8, #0x3c
  407b44:	b.ne	407bac <tigetstr@plt+0x549c>  // b.any
  407b48:	mov	x0, x21
  407b4c:	bl	402450 <_nc_visbuf@plt>
  407b50:	mov	x1, x0
  407b54:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  407b58:	add	x0, x0, #0x8be
  407b5c:	bl	402550 <_nc_warning@plt>
  407b60:	b	407c04 <tigetstr@plt+0x54f4>
  407b64:	mov	x23, x22
  407b68:	mov	w9, wzr
  407b6c:	ldrb	w20, [x23]
  407b70:	mov	x8, x23
  407b74:	cmp	w20, #0x24
  407b78:	b.eq	407b90 <tigetstr@plt+0x5480>  // b.none
  407b7c:	cmp	w20, #0x3c
  407b80:	b.ne	407c0c <tigetstr@plt+0x54fc>  // b.any
  407b84:	mov	w10, #0x2                   	// #2
  407b88:	mov	w11, #0x1                   	// #1
  407b8c:	b	407b98 <tigetstr@plt+0x5488>
  407b90:	mov	w11, wzr
  407b94:	mov	w10, #0x1                   	// #1
  407b98:	cmp	w9, w11
  407b9c:	csel	w9, w10, w9, eq  // eq = none
  407ba0:	add	x23, x8, #0x1
  407ba4:	cbnz	w9, 407b6c <tigetstr@plt+0x545c>
  407ba8:	b	407c50 <tigetstr@plt+0x5540>
  407bac:	adrp	x8, 40b000 <tigetstr@plt+0x88f0>
  407bb0:	add	x8, x8, #0xbf2
  407bb4:	mov	w9, #0xb                   	// #11
  407bb8:	mov	w0, #0x1                   	// #1
  407bbc:	mov	x1, x22
  407bc0:	umaddl	x19, w19, w9, x8
  407bc4:	bl	4026f0 <_nc_visbuf2@plt>
  407bc8:	mov	x22, x0
  407bcc:	mov	w0, #0x2                   	// #2
  407bd0:	mov	x1, x20
  407bd4:	bl	4026f0 <_nc_visbuf2@plt>
  407bd8:	mov	x20, x0
  407bdc:	mov	w0, #0x3                   	// #3
  407be0:	mov	x1, x21
  407be4:	bl	4026f0 <_nc_visbuf2@plt>
  407be8:	mov	x4, x0
  407bec:	adrp	x0, 40d000 <tigetstr@plt+0xa8f0>
  407bf0:	add	x0, x0, #0x8d4
  407bf4:	mov	x1, x19
  407bf8:	mov	x2, x22
  407bfc:	mov	x3, x20
  407c00:	bl	402550 <_nc_warning@plt>
  407c04:	mov	w0, wzr
  407c08:	b	407c68 <tigetstr@plt+0x5558>
  407c0c:	cbz	w20, 407c50 <tigetstr@plt+0x5540>
  407c10:	cbz	w9, 407c50 <tigetstr@plt+0x5540>
  407c14:	add	x21, x8, #0x1
  407c18:	and	w8, w20, #0xff
  407c1c:	cmp	w8, #0x2f
  407c20:	b.eq	407c38 <tigetstr@plt+0x5528>  // b.none
  407c24:	bl	4024f0 <__ctype_b_loc@plt>
  407c28:	ldr	x8, [x0]
  407c2c:	and	x9, x20, #0xff
  407c30:	ldrh	w8, [x8, x9, lsl #1]
  407c34:	tbz	w8, #11, 407c40 <tigetstr@plt+0x5530>
  407c38:	ldrb	w20, [x21], #1
  407c3c:	b	407c18 <tigetstr@plt+0x5508>
  407c40:	and	w8, w20, #0xff
  407c44:	sub	x9, x21, #0x1
  407c48:	cmp	w8, #0x3e
  407c4c:	csel	x8, x21, x9, eq  // eq = none
  407c50:	cbz	w19, 407c5c <tigetstr@plt+0x554c>
  407c54:	mov	w0, #0x1                   	// #1
  407c58:	b	407c68 <tigetstr@plt+0x5558>
  407c5c:	ldrb	w8, [x8]
  407c60:	cmp	w8, #0x0
  407c64:	cset	w0, eq  // eq = none
  407c68:	ldp	x20, x19, [sp, #80]
  407c6c:	ldp	x22, x21, [sp, #64]
  407c70:	ldp	x24, x23, [sp, #48]
  407c74:	ldp	x26, x25, [sp, #32]
  407c78:	ldr	x27, [sp, #16]
  407c7c:	ldp	x29, x30, [sp], #96
  407c80:	ret
  407c84:	stp	x29, x30, [sp, #-32]!
  407c88:	str	x19, [sp, #16]
  407c8c:	mov	x19, x0
  407c90:	mov	w0, wzr
  407c94:	mov	x29, sp
  407c98:	bl	402610 <_nc_get_hash_table@plt>
  407c9c:	mov	x1, x0
  407ca0:	mov	x0, x19
  407ca4:	bl	402640 <_nc_find_entry@plt>
  407ca8:	cbz	x0, 407d44 <tigetstr@plt+0x5634>
  407cac:	ldr	w8, [x0, #8]
  407cb0:	cmp	w8, #0x2
  407cb4:	b.eq	407cec <tigetstr@plt+0x55dc>  // b.none
  407cb8:	cmp	w8, #0x1
  407cbc:	b.eq	407d14 <tigetstr@plt+0x5604>  // b.none
  407cc0:	cbnz	w8, 407d30 <tigetstr@plt+0x5620>
  407cc4:	ldrsh	x8, [x0, #12]
  407cc8:	cmp	x8, #0x2b
  407ccc:	b.gt	407d30 <tigetstr@plt+0x5620>
  407cd0:	mov	x9, #0x1fffff              	// #2097151
  407cd4:	movk	x9, #0xee0, lsl #32
  407cd8:	lsr	x9, x9, x8
  407cdc:	tbz	w9, #0, 407d30 <tigetstr@plt+0x5620>
  407ce0:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  407ce4:	ldr	x9, [x9, #4032]
  407ce8:	b	407d40 <tigetstr@plt+0x5630>
  407cec:	ldrsh	x8, [x0, #12]
  407cf0:	cmp	x8, #0x18f
  407cf4:	b.gt	407d30 <tigetstr@plt+0x5620>
  407cf8:	adrp	x9, 40f000 <tigetstr@plt+0xc8f0>
  407cfc:	add	x9, x9, #0x3dc
  407d00:	ldrb	w9, [x9, x8]
  407d04:	cbz	w9, 407d30 <tigetstr@plt+0x5620>
  407d08:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  407d0c:	ldr	x9, [x9, #4008]
  407d10:	b	407d40 <tigetstr@plt+0x5630>
  407d14:	ldrsh	x8, [x0, #12]
  407d18:	cmp	x8, #0x25
  407d1c:	b.gt	407d30 <tigetstr@plt+0x5620>
  407d20:	mov	x9, #0x8ff                 	// #2303
  407d24:	movk	x9, #0x3e, lsl #32
  407d28:	lsr	x9, x9, x8
  407d2c:	tbnz	w9, #0, 407d38 <tigetstr@plt+0x5628>
  407d30:	mov	x0, xzr
  407d34:	b	407d44 <tigetstr@plt+0x5634>
  407d38:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  407d3c:	ldr	x9, [x9, #4056]
  407d40:	ldr	x0, [x9, x8, lsl #3]
  407d44:	ldr	x19, [sp, #16]
  407d48:	ldp	x29, x30, [sp], #32
  407d4c:	ret
  407d50:	stp	x29, x30, [sp, #-80]!
  407d54:	stp	x26, x25, [sp, #16]
  407d58:	stp	x24, x23, [sp, #32]
  407d5c:	stp	x22, x21, [sp, #48]
  407d60:	stp	x20, x19, [sp, #64]
  407d64:	mov	x29, sp
  407d68:	ldrb	w9, [x29, #80]
  407d6c:	ldr	w8, [x29, #88]
  407d70:	and	w11, w7, #0x1
  407d74:	adrp	x12, 421000 <tigetstr@plt+0x1e8f0>
  407d78:	and	w10, w3, #0x1
  407d7c:	strb	w11, [x12, #856]
  407d80:	adrp	x12, 421000 <tigetstr@plt+0x1e8f0>
  407d84:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  407d88:	strb	w10, [x12, #860]
  407d8c:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  407d90:	cmp	w4, #0x1
  407d94:	and	w9, w9, #0x1
  407d98:	mov	w19, w6
  407d9c:	mov	w22, w5
  407da0:	mov	w21, w4
  407da4:	mov	w20, w2
  407da8:	mov	w23, w1
  407dac:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  407db0:	adrp	x12, 421000 <tigetstr@plt+0x1e8f0>
  407db4:	str	w5, [x11, #724]
  407db8:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  407dbc:	strb	w9, [x10, #864]
  407dc0:	cset	w9, lt  // lt = tstop
  407dc4:	and	w8, w8, #0x3
  407dc8:	str	w4, [x25, #720]
  407dcc:	str	w8, [x12, #868]
  407dd0:	strb	w9, [x11, #872]
  407dd4:	cbz	x0, 407e64 <tigetstr@plt+0x5754>
  407dd8:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407ddc:	add	x1, x1, #0x57a
  407de0:	mov	x24, x0
  407de4:	bl	4024e0 <strcmp@plt>
  407de8:	cbz	w0, 407e5c <tigetstr@plt+0x574c>
  407dec:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407df0:	add	x1, x1, #0x57f
  407df4:	mov	x0, x24
  407df8:	bl	4024e0 <strcmp@plt>
  407dfc:	cbz	w0, 407e5c <tigetstr@plt+0x574c>
  407e00:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407e04:	add	x1, x1, #0x584
  407e08:	mov	x0, x24
  407e0c:	bl	4024e0 <strcmp@plt>
  407e10:	cbz	w0, 407e5c <tigetstr@plt+0x574c>
  407e14:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407e18:	add	x1, x1, #0x58b
  407e1c:	mov	x0, x24
  407e20:	bl	4024e0 <strcmp@plt>
  407e24:	cbz	w0, 408094 <tigetstr@plt+0x5984>
  407e28:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407e2c:	add	x1, x1, #0x58e
  407e30:	mov	x0, x24
  407e34:	bl	4024e0 <strcmp@plt>
  407e38:	cbz	w0, 40809c <tigetstr@plt+0x598c>
  407e3c:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407e40:	add	x1, x1, #0x592
  407e44:	mov	x0, x24
  407e48:	bl	4024e0 <strcmp@plt>
  407e4c:	cmp	w0, #0x0
  407e50:	cset	w8, eq  // eq = none
  407e54:	lsl	w8, w8, #2
  407e58:	b	407e68 <tigetstr@plt+0x5758>
  407e5c:	mov	w8, #0x1                   	// #1
  407e60:	b	407e68 <tigetstr@plt+0x5758>
  407e64:	mov	w8, wzr
  407e68:	adrp	x24, 421000 <tigetstr@plt+0x1e8f0>
  407e6c:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  407e70:	cmp	w23, #0x4
  407e74:	str	w8, [x24, #876]
  407e78:	str	w23, [x26, #880]
  407e7c:	b.hi	407f60 <tigetstr@plt+0x5850>  // b.pmore
  407e80:	adrp	x9, 40d000 <tigetstr@plt+0xa8f0>
  407e84:	mov	w8, w23
  407e88:	add	x9, x9, #0x944
  407e8c:	adr	x10, 407e9c <tigetstr@plt+0x578c>
  407e90:	ldrb	w11, [x9, x8]
  407e94:	add	x10, x10, x11, lsl #2
  407e98:	br	x10
  407e9c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  407ea0:	adrp	x11, 420000 <tigetstr@plt+0x1d8f0>
  407ea4:	adrp	x13, 420000 <tigetstr@plt+0x1d8f0>
  407ea8:	ldr	x9, [x9, #3920]
  407eac:	ldr	x11, [x11, #4064]
  407eb0:	ldr	x13, [x13, #4000]
  407eb4:	b	407f14 <tigetstr@plt+0x5804>
  407eb8:	adrp	x10, 420000 <tigetstr@plt+0x1d8f0>
  407ebc:	ldr	x10, [x10, #4032]
  407ec0:	adrp	x12, 420000 <tigetstr@plt+0x1d8f0>
  407ec4:	adrp	x14, 420000 <tigetstr@plt+0x1d8f0>
  407ec8:	ldr	x12, [x12, #4056]
  407ecc:	ldr	x14, [x14, #4008]
  407ed0:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  407ed4:	adrp	x8, 40f000 <tigetstr@plt+0xc8f0>
  407ed8:	str	x10, [x9, #888]
  407edc:	adrp	x9, 40f000 <tigetstr@plt+0xc8f0>
  407ee0:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  407ee4:	adrp	x13, 421000 <tigetstr@plt+0x1e8f0>
  407ee8:	add	x8, x8, #0x59b
  407eec:	add	x9, x9, #0x59e
  407ef0:	str	x12, [x11, #896]
  407ef4:	str	x14, [x13, #904]
  407ef8:	b	407f50 <tigetstr@plt+0x5840>
  407efc:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  407f00:	adrp	x11, 420000 <tigetstr@plt+0x1d8f0>
  407f04:	adrp	x13, 420000 <tigetstr@plt+0x1d8f0>
  407f08:	ldr	x9, [x9, #4040]
  407f0c:	ldr	x11, [x11, #3976]
  407f10:	ldr	x13, [x13, #3888]
  407f14:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  407f18:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  407f1c:	adrp	x12, 421000 <tigetstr@plt+0x1e8f0>
  407f20:	cmp	w22, #0x1
  407f24:	adrp	x14, 40f000 <tigetstr@plt+0xc8f0>
  407f28:	adrp	x15, 40c000 <tigetstr@plt+0x98f0>
  407f2c:	add	x14, x14, #0x596
  407f30:	add	x15, x15, #0x5a5
  407f34:	str	x9, [x8, #888]
  407f38:	ccmp	w21, #0x0, #0x4, gt
  407f3c:	adrp	x8, 40f000 <tigetstr@plt+0xc8f0>
  407f40:	str	x11, [x10, #896]
  407f44:	str	x13, [x12, #904]
  407f48:	csel	x9, x15, x14, gt
  407f4c:	add	x8, x8, #0x598
  407f50:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  407f54:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  407f58:	str	x9, [x10, #728]
  407f5c:	str	x8, [x11, #736]
  407f60:	sub	w8, w20, #0x1
  407f64:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  407f68:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  407f6c:	cmp	w8, #0x3
  407f70:	strb	wzr, [x9, #912]
  407f74:	str	w20, [x10, #916]
  407f78:	b.hi	408034 <tigetstr@plt+0x5924>  // b.pmore
  407f7c:	adrp	x9, 40d000 <tigetstr@plt+0xa8f0>
  407f80:	add	x9, x9, #0x949
  407f84:	adr	x10, 407f94 <tigetstr@plt+0x5884>
  407f88:	ldrb	w11, [x9, x8]
  407f8c:	add	x10, x10, x11, lsl #2
  407f90:	br	x10
  407f94:	cbz	w19, 408038 <tigetstr@plt+0x5928>
  407f98:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  407f9c:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  407fa0:	ldr	x8, [x8, #3856]
  407fa4:	ldr	x9, [x9, #3968]
  407fa8:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  407fac:	add	x1, x1, #0x5a0
  407fb0:	ldr	x0, [x8]
  407fb4:	ldr	x2, [x9]
  407fb8:	bl	4026d0 <fprintf@plt>
  407fbc:	b	408050 <tigetstr@plt+0x5940>
  407fc0:	cbnz	w19, 4080a4 <tigetstr@plt+0x5994>
  407fc4:	adrp	x8, 40d000 <tigetstr@plt+0xa8f0>
  407fc8:	adrp	x9, 40d000 <tigetstr@plt+0xa8f0>
  407fcc:	adrp	x10, 40d000 <tigetstr@plt+0xa8f0>
  407fd0:	add	x8, x8, #0xaa0
  407fd4:	add	x9, x9, #0xa04
  407fd8:	add	x10, x10, #0x954
  407fdc:	b	40801c <tigetstr@plt+0x590c>
  407fe0:	cbnz	w19, 4080cc <tigetstr@plt+0x59bc>
  407fe4:	adrp	x8, 40e000 <tigetstr@plt+0xb8f0>
  407fe8:	adrp	x9, 40e000 <tigetstr@plt+0xb8f0>
  407fec:	adrp	x10, 40e000 <tigetstr@plt+0xb8f0>
  407ff0:	add	x8, x8, #0x264
  407ff4:	add	x9, x9, #0x1c8
  407ff8:	add	x10, x10, #0x118
  407ffc:	b	40801c <tigetstr@plt+0x590c>
  408000:	cbnz	w19, 4080f4 <tigetstr@plt+0x59e4>
  408004:	adrp	x8, 40e000 <tigetstr@plt+0xb8f0>
  408008:	adrp	x9, 40e000 <tigetstr@plt+0xb8f0>
  40800c:	adrp	x10, 40e000 <tigetstr@plt+0xb8f0>
  408010:	add	x8, x8, #0xa28
  408014:	add	x9, x9, #0x98c
  408018:	add	x10, x10, #0x8dc
  40801c:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  408020:	adrp	x12, 421000 <tigetstr@plt+0x1e8f0>
  408024:	adrp	x13, 421000 <tigetstr@plt+0x1e8f0>
  408028:	str	x10, [x11, #920]
  40802c:	str	x9, [x12, #928]
  408030:	str	x8, [x13, #936]
  408034:	cbnz	w19, 408050 <tigetstr@plt+0x5940>
  408038:	ldp	x20, x19, [sp, #64]
  40803c:	ldp	x22, x21, [sp, #48]
  408040:	ldp	x24, x23, [sp, #32]
  408044:	ldp	x26, x25, [sp, #16]
  408048:	ldp	x29, x30, [sp], #80
  40804c:	ret
  408050:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  408054:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  408058:	ldr	x8, [x8, #3856]
  40805c:	ldr	x9, [x9, #3968]
  408060:	ldr	w3, [x25, #720]
  408064:	ldr	w4, [x24, #876]
  408068:	ldr	x0, [x8]
  40806c:	ldr	x2, [x9]
  408070:	ldr	w5, [x26, #880]
  408074:	ldp	x20, x19, [sp, #64]
  408078:	ldp	x22, x21, [sp, #48]
  40807c:	ldp	x24, x23, [sp, #32]
  408080:	ldp	x26, x25, [sp, #16]
  408084:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408088:	add	x1, x1, #0x62d
  40808c:	ldp	x29, x30, [sp], #80
  408090:	b	4026d0 <fprintf@plt>
  408094:	mov	w8, #0x2                   	// #2
  408098:	b	407e68 <tigetstr@plt+0x5758>
  40809c:	mov	w8, #0x3                   	// #3
  4080a0:	b	407e68 <tigetstr@plt+0x5758>
  4080a4:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  4080a8:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  4080ac:	ldr	x8, [x8, #3856]
  4080b0:	ldr	x9, [x9, #3968]
  4080b4:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  4080b8:	add	x1, x1, #0x5c5
  4080bc:	ldr	x0, [x8]
  4080c0:	ldr	x2, [x9]
  4080c4:	bl	4026d0 <fprintf@plt>
  4080c8:	b	407fc4 <tigetstr@plt+0x58b4>
  4080cc:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  4080d0:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  4080d4:	ldr	x8, [x8, #3856]
  4080d8:	ldr	x9, [x9, #3968]
  4080dc:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  4080e0:	add	x1, x1, #0x5e9
  4080e4:	ldr	x0, [x8]
  4080e8:	ldr	x2, [x9]
  4080ec:	bl	4026d0 <fprintf@plt>
  4080f0:	b	407fe4 <tigetstr@plt+0x58d4>
  4080f4:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  4080f8:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  4080fc:	ldr	x8, [x8, #3856]
  408100:	ldr	x9, [x9, #3968]
  408104:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408108:	add	x1, x1, #0x60a
  40810c:	ldr	x0, [x8]
  408110:	ldr	x2, [x9]
  408114:	bl	4026d0 <fprintf@plt>
  408118:	b	408004 <tigetstr@plt+0x58f4>
  40811c:	stp	x29, x30, [sp, #-64]!
  408120:	stp	x24, x23, [sp, #16]
  408124:	stp	x22, x21, [sp, #32]
  408128:	stp	x20, x19, [sp, #48]
  40812c:	mov	x29, sp
  408130:	mov	x20, x0
  408134:	bl	4021e0 <strlen@plt>
  408138:	mov	x19, x0
  40813c:	cmp	w19, #0x2
  408140:	b.lt	40819c <tigetstr@plt+0x5a8c>  // b.tstop
  408144:	adrp	x21, 40f000 <tigetstr@plt+0xc8f0>
  408148:	adrp	x22, 40f000 <tigetstr@plt+0xc8f0>
  40814c:	mov	w23, wzr
  408150:	sub	w24, w19, #0x1
  408154:	add	x21, x21, #0x65a
  408158:	add	x22, x22, #0x65d
  40815c:	mov	w2, #0x2                   	// #2
  408160:	mov	x0, x20
  408164:	mov	x1, x21
  408168:	bl	402320 <strncmp@plt>
  40816c:	cbz	w0, 408188 <tigetstr@plt+0x5a78>
  408170:	mov	w2, #0x2                   	// #2
  408174:	mov	x0, x20
  408178:	mov	x1, x22
  40817c:	bl	402320 <strncmp@plt>
  408180:	cbnz	w0, 40818c <tigetstr@plt+0x5a7c>
  408184:	b	4081ac <tigetstr@plt+0x5a9c>
  408188:	mov	w23, #0x1                   	// #1
  40818c:	subs	x24, x24, #0x1
  408190:	add	x20, x20, #0x1
  408194:	b.ne	40815c <tigetstr@plt+0x5a4c>  // b.any
  408198:	b	4081a0 <tigetstr@plt+0x5a90>
  40819c:	mov	w23, wzr
  4081a0:	cmp	w19, #0x32
  4081a4:	cset	w8, gt
  4081a8:	and	w23, w8, w23
  4081ac:	and	w0, w23, #0x1
  4081b0:	ldp	x20, x19, [sp, #48]
  4081b4:	ldp	x22, x21, [sp, #32]
  4081b8:	ldp	x24, x23, [sp, #16]
  4081bc:	ldp	x29, x30, [sp], #64
  4081c0:	ret
  4081c4:	stp	x29, x30, [sp, #-96]!
  4081c8:	stp	x28, x27, [sp, #16]
  4081cc:	stp	x26, x25, [sp, #32]
  4081d0:	stp	x24, x23, [sp, #48]
  4081d4:	stp	x22, x21, [sp, #64]
  4081d8:	stp	x20, x19, [sp, #80]
  4081dc:	mov	x29, sp
  4081e0:	sub	sp, sp, #0x1, lsl #12
  4081e4:	sub	sp, sp, #0x60
  4081e8:	mov	w19, w2
  4081ec:	mov	x21, x0
  4081f0:	stp	w4, w5, [sp, #16]
  4081f4:	str	w3, [sp, #12]
  4081f8:	str	x1, [sp, #48]
  4081fc:	cbnz	x1, 408214 <tigetstr@plt+0x5b04>
  408200:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408204:	str	x21, [x8, #944]
  408208:	adrp	x8, 409000 <tigetstr@plt+0x68f0>
  40820c:	add	x8, x8, #0xdc
  408210:	str	x8, [sp, #48]
  408214:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  408218:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  40821c:	add	x0, x0, #0x3b8
  408220:	add	x1, x1, #0x4e
  408224:	mov	x2, xzr
  408228:	str	xzr, [x0, #8]
  40822c:	bl	40aedc <tigetstr@plt+0x87cc>
  408230:	adrp	x22, 421000 <tigetstr@plt+0x1e8f0>
  408234:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  408238:	adrp	x23, 421000 <tigetstr@plt+0x1e8f0>
  40823c:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  408240:	cbnz	w19, 4082cc <tigetstr@plt+0x5bbc>
  408244:	ldr	x1, [x21]
  408248:	adrp	x20, 421000 <tigetstr@plt+0x1e8f0>
  40824c:	add	x20, x20, #0x3b8
  408250:	mov	x0, x20
  408254:	bl	409148 <tigetstr@plt+0x6a38>
  408258:	ldr	w8, [sp, #16]
  40825c:	cbz	w8, 408ff4 <tigetstr@plt+0x68e4>
  408260:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408264:	ldr	x1, [x8, #728]
  408268:	mov	x0, x20
  40826c:	bl	409148 <tigetstr@plt+0x6a38>
  408270:	ldr	w9, [x23, #724]
  408274:	ldr	x8, [x20, #8]
  408278:	cmp	w9, #0x2
  40827c:	str	w8, [x27, #976]
  408280:	b.lt	4082e0 <tigetstr@plt+0x5bd0>  // b.tstop
  408284:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  408288:	str	w8, [x9, #1016]
  40828c:	cbz	x8, 4082b8 <tigetstr@plt+0x5ba8>
  408290:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  408294:	ldr	x10, [x9, #952]
  408298:	sub	x8, x8, #0x1
  40829c:	ldrb	w11, [x10, x8]
  4082a0:	cmp	w11, #0x20
  4082a4:	b.ne	4082b8 <tigetstr@plt+0x5ba8>  // b.any
  4082a8:	str	x8, [x28, #960]
  4082ac:	strb	wzr, [x10, x8]
  4082b0:	ldr	x8, [x28, #960]
  4082b4:	cbnz	x8, 408294 <tigetstr@plt+0x5b84>
  4082b8:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4082bc:	ldr	x1, [x8, #736]
  4082c0:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  4082c4:	add	x0, x0, #0x3b8
  4082c8:	bl	409148 <tigetstr@plt+0x6a38>
  4082cc:	ldrb	w8, [x22, #912]
  4082d0:	cmp	w8, #0x0
  4082d4:	mov	w8, #0x8                   	// #8
  4082d8:	csel	w8, wzr, w8, ne  // ne = any
  4082dc:	str	w8, [x27, #976]
  4082e0:	ldrh	w9, [x21, #56]
  4082e4:	cbz	w9, 40844c <tigetstr@plt+0x5d3c>
  4082e8:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  4082ec:	mov	x22, xzr
  4082f0:	mov	w27, wzr
  4082f4:	add	x24, x21, #0x30
  4082f8:	add	x25, x25, #0x378
  4082fc:	mov	w28, #0x40                  	// #64
  408300:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  408304:	str	wzr, [sp, #32]
  408308:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40830c:	ldr	w19, [x8, #916]
  408310:	cmp	x22, #0x2b
  408314:	b.hi	40832c <tigetstr@plt+0x5c1c>  // b.pmore
  408318:	cmp	w19, #0x1
  40831c:	b.eq	40832c <tigetstr@plt+0x5c1c>  // b.none
  408320:	ldr	x8, [x26, #920]
  408324:	ldr	w20, [x8, x22, lsl #2]
  408328:	b	408330 <tigetstr@plt+0x5c20>
  40832c:	mov	w20, w22
  408330:	cmp	w20, #0x2c
  408334:	mov	w8, w20
  408338:	mov	x10, x25
  40833c:	b.lt	408354 <tigetstr@plt+0x5c44>  // b.tstop
  408340:	ldrh	w8, [x21, #62]
  408344:	and	w9, w9, #0xffff
  408348:	sub	w9, w20, w9
  40834c:	mov	x10, x24
  408350:	add	w8, w9, w8
  408354:	ldr	x9, [x10]
  408358:	mov	w0, wzr
  40835c:	mov	w1, w20
  408360:	ldr	x23, [x9, w8, sxtw #3]
  408364:	bl	409198 <tigetstr@plt+0x6a88>
  408368:	tbz	w0, #0, 408420 <tigetstr@plt+0x5d10>
  40836c:	cmp	w19, #0x3
  408370:	b.eq	4083ac <tigetstr@plt+0x5c9c>  // b.none
  408374:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408378:	ldr	w8, [x8, #880]
  40837c:	cmp	w8, #0x1
  408380:	b.hi	4083ac <tigetstr@plt+0x5c9c>  // b.pmore
  408384:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  408388:	ldr	x8, [x8, #3912]
  40838c:	ldrb	w8, [x8]
  408390:	cbnz	w8, 4083ac <tigetstr@plt+0x5c9c>
  408394:	ldrb	w8, [x23]
  408398:	cmp	w8, #0x4f
  40839c:	b.ne	4083ac <tigetstr@plt+0x5c9c>  // b.any
  4083a0:	ldrb	w8, [x23, #1]
  4083a4:	cmp	w8, #0x54
  4083a8:	b.eq	408420 <tigetstr@plt+0x5d10>  // b.none
  4083ac:	ldr	x8, [sp, #48]
  4083b0:	mov	w0, wzr
  4083b4:	mov	w1, w20
  4083b8:	blr	x8
  4083bc:	cmn	w0, #0x1
  4083c0:	b.eq	408420 <tigetstr@plt+0x5d10>  // b.none
  4083c4:	mov	w19, w0
  4083c8:	add	x0, sp, #0x44
  4083cc:	mov	x1, x23
  4083d0:	bl	4025a0 <strcpy@plt>
  4083d4:	cmp	w19, #0x0
  4083d8:	b.le	4083f4 <tigetstr@plt+0x5ce4>
  4083dc:	ldr	w9, [sp, #32]
  4083e0:	add	w8, w20, #0x1
  4083e4:	cmp	w8, w9
  4083e8:	csinc	w9, w9, w20, ls  // ls = plast
  4083ec:	str	w9, [sp, #32]
  4083f0:	b	408404 <tigetstr@plt+0x5cf4>
  4083f4:	add	x0, sp, #0x44
  4083f8:	bl	4021e0 <strlen@plt>
  4083fc:	add	x8, sp, #0x44
  408400:	strh	w28, [x8, x0]
  408404:	add	x0, sp, #0x44
  408408:	bl	4021e0 <strlen@plt>
  40840c:	mov	x1, x0
  408410:	add	x0, sp, #0x44
  408414:	mov	w2, #0x5                   	// #5
  408418:	bl	4092d4 <tigetstr@plt+0x6bc4>
  40841c:	mov	w27, #0x1                   	// #1
  408420:	ldrh	w9, [x21, #56]
  408424:	add	x22, x22, #0x1
  408428:	cmp	x22, x9
  40842c:	b.cc	408308 <tigetstr@plt+0x5bf8>  // b.lo, b.ul, b.last
  408430:	str	w27, [sp, #44]
  408434:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  408438:	ldr	w8, [x27, #976]
  40843c:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  408440:	adrp	x22, 421000 <tigetstr@plt+0x1e8f0>
  408444:	adrp	x23, 421000 <tigetstr@plt+0x1e8f0>
  408448:	b	408454 <tigetstr@plt+0x5d44>
  40844c:	str	wzr, [sp, #44]
  408450:	str	wzr, [sp, #32]
  408454:	ldrb	w10, [x22, #912]
  408458:	mov	w9, #0x8                   	// #8
  40845c:	cmp	w10, #0x0
  408460:	csel	w9, wzr, w9, ne  // ne = any
  408464:	cmp	w8, w9
  408468:	b.eq	4084d8 <tigetstr@plt+0x5dc8>  // b.none
  40846c:	ldr	w9, [x23, #724]
  408470:	cmp	w9, #0x2
  408474:	b.lt	4084d8 <tigetstr@plt+0x5dc8>  // b.tstop
  408478:	ldr	x9, [x28, #960]
  40847c:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  408480:	str	w8, [x10, #1016]
  408484:	cbz	x9, 4084b0 <tigetstr@plt+0x5da0>
  408488:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40848c:	ldr	x10, [x8, #952]
  408490:	sub	x9, x9, #0x1
  408494:	ldrb	w11, [x10, x9]
  408498:	cmp	w11, #0x20
  40849c:	b.ne	4084b0 <tigetstr@plt+0x5da0>  // b.any
  4084a0:	str	x9, [x28, #960]
  4084a4:	strb	wzr, [x10, x9]
  4084a8:	ldr	x9, [x28, #960]
  4084ac:	cbnz	x9, 40848c <tigetstr@plt+0x5d7c>
  4084b0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4084b4:	ldr	x1, [x8, #736]
  4084b8:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  4084bc:	add	x0, x0, #0x3b8
  4084c0:	bl	409148 <tigetstr@plt+0x6a38>
  4084c4:	ldrb	w10, [x22, #912]
  4084c8:	mov	w8, #0x8                   	// #8
  4084cc:	cmp	w10, #0x0
  4084d0:	csel	w8, wzr, w8, ne  // ne = any
  4084d4:	str	w8, [x27, #976]
  4084d8:	ldrh	w9, [x21, #58]
  4084dc:	cbz	w9, 4086d4 <tigetstr@plt+0x5fc4>
  4084e0:	adrp	x20, 421000 <tigetstr@plt+0x1e8f0>
  4084e4:	mov	x24, xzr
  4084e8:	mov	w19, wzr
  4084ec:	add	x22, x21, #0x30
  4084f0:	add	x20, x20, #0x380
  4084f4:	mov	w23, #0x1                   	// #1
  4084f8:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  4084fc:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408500:	ldr	w27, [x8, #916]
  408504:	cmp	x24, #0x26
  408508:	b.hi	408524 <tigetstr@plt+0x5e14>  // b.pmore
  40850c:	cmp	w27, #0x1
  408510:	mov	w25, w24
  408514:	b.eq	408528 <tigetstr@plt+0x5e18>  // b.none
  408518:	ldr	x8, [x28, #928]
  40851c:	ldr	w25, [x8, x24, lsl #2]
  408520:	b	408528 <tigetstr@plt+0x5e18>
  408524:	mov	w25, w24
  408528:	cmp	w25, #0x27
  40852c:	mov	w8, w25
  408530:	mov	x10, x20
  408534:	b.lt	408554 <tigetstr@plt+0x5e44>  // b.tstop
  408538:	ldrh	w8, [x21, #64]
  40853c:	ldrh	w10, [x21, #62]
  408540:	and	w9, w9, #0xffff
  408544:	sub	w9, w25, w9
  408548:	add	w8, w9, w8
  40854c:	add	w8, w8, w10
  408550:	mov	x10, x22
  408554:	ldr	x9, [x10]
  408558:	mov	w0, #0x1                   	// #1
  40855c:	mov	w1, w25
  408560:	ldr	x26, [x9, w8, sxtw #3]
  408564:	bl	409198 <tigetstr@plt+0x6a88>
  408568:	tbz	w0, #0, 4086a8 <tigetstr@plt+0x5f98>
  40856c:	cmp	w27, #0x3
  408570:	b.eq	4085ac <tigetstr@plt+0x5e9c>  // b.none
  408574:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408578:	ldr	w8, [x8, #880]
  40857c:	cmp	w8, #0x1
  408580:	b.hi	4085ac <tigetstr@plt+0x5e9c>  // b.pmore
  408584:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  408588:	ldr	x8, [x8, #3912]
  40858c:	ldrb	w8, [x8]
  408590:	cbnz	w8, 4085ac <tigetstr@plt+0x5e9c>
  408594:	ldrb	w8, [x26]
  408598:	cmp	w8, #0x4f
  40859c:	b.ne	4085ac <tigetstr@plt+0x5e9c>  // b.any
  4085a0:	ldrb	w8, [x26, #1]
  4085a4:	cmp	w8, #0x54
  4085a8:	b.eq	4086a8 <tigetstr@plt+0x5f98>  // b.none
  4085ac:	ldr	x8, [sp, #48]
  4085b0:	mov	w0, #0x1                   	// #1
  4085b4:	mov	w1, w25
  4085b8:	blr	x8
  4085bc:	cmn	w0, #0x1
  4085c0:	b.eq	4086a8 <tigetstr@plt+0x5f98>  // b.none
  4085c4:	ldr	x8, [x21, #24]
  4085c8:	ldr	w8, [x8, w25, uxtw #2]
  4085cc:	tbnz	w8, #31, 408658 <tigetstr@plt+0x5f48>
  4085d0:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  4085d4:	add	x0, sp, #0x44
  4085d8:	add	x1, x1, #0x664
  4085dc:	mov	x2, x26
  4085e0:	mov	w27, w25
  4085e4:	bl	402250 <sprintf@plt>
  4085e8:	add	x0, sp, #0x44
  4085ec:	bl	4021e0 <strlen@plt>
  4085f0:	ldr	x8, [x21, #24]
  4085f4:	ldr	w2, [x8, x27, lsl #2]
  4085f8:	add	x8, sp, #0x44
  4085fc:	add	x0, x8, x0
  408600:	cmp	w2, #0x100
  408604:	b.lt	40864c <tigetstr@plt+0x5f3c>  // b.tstop
  408608:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40860c:	ldr	w8, [x8, #880]
  408610:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  408614:	add	x1, x1, #0x7ea
  408618:	cmp	w8, #0x2
  40861c:	b.eq	408678 <tigetstr@plt+0x5f68>  // b.none
  408620:	mov	w8, #0x8                   	// #8
  408624:	lsl	x9, x23, x8
  408628:	sub	x10, x9, #0x10
  40862c:	cmp	x10, x2
  408630:	b.hi	408640 <tigetstr@plt+0x5f30>  // b.pmore
  408634:	add	x9, x9, #0x10
  408638:	cmp	x9, x2
  40863c:	b.hi	408670 <tigetstr@plt+0x5f60>  // b.pmore
  408640:	add	x8, x8, #0x1
  408644:	cmp	x8, #0x40
  408648:	b.ne	408624 <tigetstr@plt+0x5f14>  // b.any
  40864c:	adrp	x1, 40c000 <tigetstr@plt+0x98f0>
  408650:	add	x1, x1, #0x7ea
  408654:	b	408678 <tigetstr@plt+0x5f68>
  408658:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  40865c:	add	x0, sp, #0x44
  408660:	add	x1, x1, #0x660
  408664:	mov	x2, x26
  408668:	bl	402250 <sprintf@plt>
  40866c:	b	408688 <tigetstr@plt+0x5f78>
  408670:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408674:	add	x1, x1, #0x963
  408678:	bl	402250 <sprintf@plt>
  40867c:	add	w8, w25, #0x1
  408680:	cmp	w8, w19
  408684:	csinc	w19, w19, w25, ls  // ls = plast
  408688:	add	x0, sp, #0x44
  40868c:	bl	4021e0 <strlen@plt>
  408690:	mov	x1, x0
  408694:	add	x0, sp, #0x44
  408698:	mov	w2, #0x5                   	// #5
  40869c:	bl	4092d4 <tigetstr@plt+0x6bc4>
  4086a0:	mov	w8, #0x1                   	// #1
  4086a4:	str	w8, [sp, #44]
  4086a8:	ldrh	w9, [x21, #58]
  4086ac:	add	x24, x24, #0x1
  4086b0:	cmp	x24, x9
  4086b4:	b.cc	4084fc <tigetstr@plt+0x5dec>  // b.lo, b.ul, b.last
  4086b8:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  4086bc:	adrp	x22, 421000 <tigetstr@plt+0x1e8f0>
  4086c0:	ldr	w8, [x27, #976]
  4086c4:	ldrb	w10, [x22, #912]
  4086c8:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  4086cc:	adrp	x23, 421000 <tigetstr@plt+0x1e8f0>
  4086d0:	b	4086d8 <tigetstr@plt+0x5fc8>
  4086d4:	mov	w19, wzr
  4086d8:	cmp	w10, #0x0
  4086dc:	mov	w9, #0x8                   	// #8
  4086e0:	csel	w9, wzr, w9, ne  // ne = any
  4086e4:	cmp	w8, w9
  4086e8:	b.eq	408758 <tigetstr@plt+0x6048>  // b.none
  4086ec:	ldr	w9, [x23, #724]
  4086f0:	cmp	w9, #0x2
  4086f4:	b.lt	408758 <tigetstr@plt+0x6048>  // b.tstop
  4086f8:	ldr	x9, [x28, #960]
  4086fc:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  408700:	str	w8, [x10, #1016]
  408704:	cbz	x9, 408730 <tigetstr@plt+0x6020>
  408708:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40870c:	ldr	x10, [x8, #952]
  408710:	sub	x9, x9, #0x1
  408714:	ldrb	w11, [x10, x9]
  408718:	cmp	w11, #0x20
  40871c:	b.ne	408730 <tigetstr@plt+0x6020>  // b.any
  408720:	str	x9, [x28, #960]
  408724:	strb	wzr, [x10, x9]
  408728:	ldr	x9, [x28, #960]
  40872c:	cbnz	x9, 40870c <tigetstr@plt+0x5ffc>
  408730:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408734:	ldr	x1, [x8, #736]
  408738:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  40873c:	add	x0, x0, #0x3b8
  408740:	bl	409148 <tigetstr@plt+0x6a38>
  408744:	ldrb	w8, [x22, #912]
  408748:	cmp	w8, #0x0
  40874c:	mov	w8, #0x8                   	// #8
  408750:	csel	w8, wzr, w8, ne  // ne = any
  408754:	str	w8, [x27, #976]
  408758:	ldr	x0, [x21]
  40875c:	ldr	w8, [sp, #32]
  408760:	add	w19, w8, w19, lsl #1
  408764:	bl	4021e0 <strlen@plt>
  408768:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40876c:	ldr	w9, [x9, #880]
  408770:	add	w8, w19, w0
  408774:	add	w10, w8, #0xd
  408778:	add	w8, w8, #0xe
  40877c:	tst	w10, #0x1
  408780:	csel	w8, w10, w8, eq  // eq = none
  408784:	cmp	w9, #0x2
  408788:	str	w8, [sp, #24]
  40878c:	b.ne	4087e4 <tigetstr@plt+0x60d4>  // b.any
  408790:	ldr	x19, [x21, #32]
  408794:	ldr	x1, [x19, #3160]
  408798:	add	x8, x1, #0x1
  40879c:	cmp	x8, #0x2
  4087a0:	b.cc	4087e4 <tigetstr@plt+0x60d4>  // b.lo, b.ul, b.last
  4087a4:	ldr	x0, [x19, #400]
  4087a8:	add	x8, x0, #0x1
  4087ac:	cmp	x8, #0x2
  4087b0:	b.cc	4087c4 <tigetstr@plt+0x60b4>  // b.lo, b.ul, b.last
  4087b4:	bl	4024e0 <strcmp@plt>
  4087b8:	cbnz	w0, 4087c4 <tigetstr@plt+0x60b4>
  4087bc:	str	xzr, [x19, #400]
  4087c0:	ldr	x19, [x21, #32]
  4087c4:	ldr	x0, [x19, #984]
  4087c8:	add	x8, x0, #0x1
  4087cc:	cmp	x8, #0x2
  4087d0:	b.cc	4087e4 <tigetstr@plt+0x60d4>  // b.lo, b.ul, b.last
  4087d4:	ldr	x1, [x19, #3160]
  4087d8:	bl	4024e0 <strcmp@plt>
  4087dc:	cbnz	w0, 4087e4 <tigetstr@plt+0x60d4>
  4087e0:	str	xzr, [x19, #984]
  4087e4:	ldrh	w8, [x21, #60]
  4087e8:	cbz	w8, 408dc0 <tigetstr@plt+0x66b0>
  4087ec:	adrp	x24, 421000 <tigetstr@plt+0x1e8f0>
  4087f0:	mov	x25, xzr
  4087f4:	add	x9, x21, #0x30
  4087f8:	add	x24, x24, #0x388
  4087fc:	str	wzr, [sp, #28]
  408800:	str	x9, [sp, #32]
  408804:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  408808:	ldr	w22, [x9, #916]
  40880c:	cmp	x25, #0x19d
  408810:	b.hi	408830 <tigetstr@plt+0x6120>  // b.pmore
  408814:	cmp	w22, #0x1
  408818:	mov	w26, w25
  40881c:	b.eq	408834 <tigetstr@plt+0x6124>  // b.none
  408820:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  408824:	ldr	x9, [x9, #936]
  408828:	ldr	w26, [x9, x25, lsl #2]
  40882c:	b	408834 <tigetstr@plt+0x6124>
  408830:	mov	w26, w25
  408834:	cmp	w26, #0x19e
  408838:	mov	w9, w26
  40883c:	mov	x10, x24
  408840:	b.lt	408868 <tigetstr@plt+0x6158>  // b.tstop
  408844:	ldrh	w9, [x21, #66]
  408848:	ldrh	w10, [x21, #64]
  40884c:	and	w8, w8, #0xffff
  408850:	sub	w8, w26, w8
  408854:	ldrh	w11, [x21, #62]
  408858:	add	w8, w8, w9
  40885c:	add	w8, w8, w10
  408860:	ldr	x10, [sp, #32]
  408864:	add	w9, w8, w11
  408868:	ldr	x8, [x10]
  40886c:	ldr	x19, [x21, #32]
  408870:	mov	w0, #0x2                   	// #2
  408874:	mov	w1, w26
  408878:	ldr	x20, [x8, w9, sxtw #3]
  40887c:	ldr	x23, [x19, w26, uxtw #3]
  408880:	bl	409198 <tigetstr@plt+0x6a88>
  408884:	tbz	w0, #0, 408a70 <tigetstr@plt+0x6360>
  408888:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40888c:	ldr	w8, [x8, #880]
  408890:	cmp	w22, #0x3
  408894:	b.eq	4088cc <tigetstr@plt+0x61bc>  // b.none
  408898:	cmp	w8, #0x1
  40889c:	b.hi	4088cc <tigetstr@plt+0x61bc>  // b.pmore
  4088a0:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  4088a4:	ldr	x9, [x9, #3912]
  4088a8:	ldrb	w9, [x9]
  4088ac:	cbnz	w9, 4088cc <tigetstr@plt+0x61bc>
  4088b0:	ldrb	w8, [x20]
  4088b4:	cmp	w8, #0x4f
  4088b8:	b.ne	4089d0 <tigetstr@plt+0x62c0>  // b.any
  4088bc:	ldrb	w8, [x20, #1]
  4088c0:	cmp	w8, #0x54
  4088c4:	b.ne	4089d0 <tigetstr@plt+0x62c0>  // b.any
  4088c8:	b	408a70 <tigetstr@plt+0x6360>
  4088cc:	cmp	w8, #0x2
  4088d0:	b.ne	4089d0 <tigetstr@plt+0x62c0>  // b.any
  4088d4:	mov	x0, x20
  4088d8:	bl	4021e0 <strlen@plt>
  4088dc:	cmp	x0, #0x2
  4088e0:	b.hi	408a70 <tigetstr@plt+0x6360>  // b.pmore
  4088e4:	ldr	x8, [x19, #416]
  4088e8:	add	x8, x8, #0x1
  4088ec:	cmp	x8, #0x1
  4088f0:	b.hi	408904 <tigetstr@plt+0x61f4>  // b.pmore
  4088f4:	ldr	x8, [x19, #864]
  4088f8:	add	x8, x8, #0x1
  4088fc:	cmp	x8, #0x2
  408900:	b.cc	408934 <tigetstr@plt+0x6224>  // b.lo, b.ul, b.last
  408904:	cmp	w26, #0x2a
  408908:	b.eq	40892c <tigetstr@plt+0x621c>  // b.none
  40890c:	cmp	w26, #0x1f
  408910:	b.ne	408934 <tigetstr@plt+0x6224>  // b.any
  408914:	ldr	x8, [x19, #248]
  408918:	cbnz	x8, 408934 <tigetstr@plt+0x6224>
  40891c:	mov	w8, #0x6965                	// #26981
  408920:	movk	w8, #0x3d, lsl #16
  408924:	add	w8, w8, #0x404
  408928:	b	408988 <tigetstr@plt+0x6278>
  40892c:	ldr	x8, [x19, #336]
  408930:	cbz	x8, 408980 <tigetstr@plt+0x6270>
  408934:	ldr	x8, [x19, #312]
  408938:	add	x8, x8, #0x1
  40893c:	cmp	x8, #0x2
  408940:	b.cc	4089d0 <tigetstr@plt+0x62c0>  // b.lo, b.ul, b.last
  408944:	cmp	w26, #0x27
  408948:	b.ne	4089d0 <tigetstr@plt+0x62c0>  // b.any
  40894c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408950:	ldr	x8, [x8, #984]
  408954:	ldr	x22, [x19, #1048]
  408958:	mov	x0, x21
  40895c:	str	x8, [x19, #1048]
  408960:	bl	402650 <_nc_trim_sgr0@plt>
  408964:	mov	x19, x0
  408968:	mov	x0, x23
  40896c:	mov	x1, x19
  408970:	bl	4024e0 <strcmp@plt>
  408974:	cbz	w0, 4089b0 <tigetstr@plt+0x62a0>
  408978:	mov	x23, x19
  40897c:	b	4089c8 <tigetstr@plt+0x62b8>
  408980:	mov	w8, #0x6965                	// #26981
  408984:	movk	w8, #0x3d, lsl #16
  408988:	add	x0, sp, #0x44
  40898c:	str	w8, [sp, #68]
  408990:	bl	4021e0 <strlen@plt>
  408994:	mov	x1, x0
  408998:	add	x0, sp, #0x44
  40899c:	mov	w2, #0x5                   	// #5
  4089a0:	bl	4092d4 <tigetstr@plt+0x6bc4>
  4089a4:	mov	w8, #0x1                   	// #1
  4089a8:	str	w8, [sp, #44]
  4089ac:	b	408a70 <tigetstr@plt+0x6360>
  4089b0:	ldr	x8, [x21, #32]
  4089b4:	ldr	x8, [x8, #312]
  4089b8:	cmp	x19, x8
  4089bc:	b.eq	4089c8 <tigetstr@plt+0x62b8>  // b.none
  4089c0:	mov	x0, x19
  4089c4:	bl	402520 <free@plt>
  4089c8:	ldr	x8, [x21, #32]
  4089cc:	str	x22, [x8, #1048]
  4089d0:	ldr	x8, [sp, #48]
  4089d4:	mov	w0, #0x2                   	// #2
  4089d8:	mov	w1, w26
  4089dc:	mov	w22, w26
  4089e0:	blr	x8
  4089e4:	cmn	w0, #0x1
  4089e8:	strb	wzr, [sp, #68]
  4089ec:	b.eq	408a4c <tigetstr@plt+0x633c>  // b.none
  4089f0:	add	x8, x23, #0x1
  4089f4:	cmp	x8, #0x2
  4089f8:	b.cc	408a10 <tigetstr@plt+0x6300>  // b.lo, b.ul, b.last
  4089fc:	ldr	w10, [sp, #28]
  408a00:	add	w9, w26, #0x1
  408a04:	cmp	w9, w10
  408a08:	csinc	w10, w10, w26, ls  // ls = plast
  408a0c:	str	w10, [sp, #28]
  408a10:	cmp	x8, #0x1
  408a14:	b.hi	408a84 <tigetstr@plt+0x6374>  // b.pmore
  408a18:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408a1c:	add	x0, sp, #0x44
  408a20:	add	x1, x1, #0x660
  408a24:	mov	x2, x20
  408a28:	bl	402250 <sprintf@plt>
  408a2c:	add	x0, sp, #0x44
  408a30:	bl	4021e0 <strlen@plt>
  408a34:	mov	x1, x0
  408a38:	add	x0, sp, #0x44
  408a3c:	mov	w2, #0x5                   	// #5
  408a40:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408a44:	mov	w8, #0x1                   	// #1
  408a48:	str	w8, [sp, #44]
  408a4c:	add	x8, x23, #0x1
  408a50:	cmp	x8, #0x2
  408a54:	b.cc	408a70 <tigetstr@plt+0x6360>  // b.lo, b.ul, b.last
  408a58:	ldr	x8, [x21, #32]
  408a5c:	ldr	x8, [x8, x22, lsl #3]
  408a60:	cmp	x23, x8
  408a64:	b.eq	408a70 <tigetstr@plt+0x6360>  // b.none
  408a68:	mov	x0, x23
  408a6c:	bl	402520 <free@plt>
  408a70:	ldrh	w8, [x21, #60]
  408a74:	add	x25, x25, #0x1
  408a78:	cmp	x25, x8
  408a7c:	b.cc	408804 <tigetstr@plt+0x60f4>  // b.lo, b.ul, b.last
  408a80:	b	408dc4 <tigetstr@plt+0x66b4>
  408a84:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408a88:	ldr	w8, [x8, #880]
  408a8c:	orr	w9, w8, #0x1
  408a90:	cmp	w9, #0x3
  408a94:	b.ne	408ac4 <tigetstr@plt+0x63b4>  // b.any
  408a98:	ldr	w2, [sp, #20]
  408a9c:	mov	w1, #0x1                   	// #1
  408aa0:	mov	x0, x23
  408aa4:	bl	402490 <_nc_tic_expand@plt>
  408aa8:	cmp	w26, #0x19d
  408aac:	mov	x26, x0
  408ab0:	b.hi	408b50 <tigetstr@plt+0x6440>  // b.pmore
  408ab4:	adrp	x8, 40f000 <tigetstr@plt+0xc8f0>
  408ab8:	add	x8, x8, #0xa0
  408abc:	ldrsh	w2, [x8, x22, lsl #1]
  408ac0:	b	408bb8 <tigetstr@plt+0x64a8>
  408ac4:	ldr	w2, [sp, #20]
  408ac8:	cmp	w8, #0x0
  408acc:	cset	w1, eq  // eq = none
  408ad0:	mov	x0, x23
  408ad4:	bl	402490 <_nc_tic_expand@plt>
  408ad8:	adrp	x19, 421000 <tigetstr@plt+0x1e8f0>
  408adc:	add	x19, x19, #0x3e0
  408ae0:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  408ae4:	mov	x26, x0
  408ae8:	mov	x0, x19
  408aec:	add	x1, x1, #0x4e
  408af0:	mov	x2, xzr
  408af4:	str	xzr, [x19, #8]
  408af8:	bl	40aedc <tigetstr@plt+0x87cc>
  408afc:	mov	x0, x19
  408b00:	mov	x1, x20
  408b04:	bl	409148 <tigetstr@plt+0x6a38>
  408b08:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408b0c:	mov	w2, #0x1                   	// #1
  408b10:	mov	x0, x19
  408b14:	add	x1, x1, #0x6c5
  408b18:	bl	40aedc <tigetstr@plt+0x87cc>
  408b1c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408b20:	ldrb	w8, [x8, #856]
  408b24:	cbz	w8, 408b64 <tigetstr@plt+0x6454>
  408b28:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408b2c:	ldr	w8, [x8, #880]
  408b30:	cmp	w8, #0x1
  408b34:	b.hi	408b64 <tigetstr@plt+0x6454>  // b.pmore
  408b38:	mov	w3, #0x1                   	// #1
  408b3c:	mov	x0, x21
  408b40:	mov	x1, x20
  408b44:	mov	x2, x26
  408b48:	bl	4099a0 <tigetstr@plt+0x7290>
  408b4c:	b	408b74 <tigetstr@plt+0x6464>
  408b50:	ldrb	w8, [x26]
  408b54:	cmp	w8, #0x6b
  408b58:	b.ne	408bac <tigetstr@plt+0x649c>  // b.any
  408b5c:	mov	w2, wzr
  408b60:	b	408bb8 <tigetstr@plt+0x64a8>
  408b64:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  408b68:	add	x0, x0, #0x3e0
  408b6c:	mov	x1, x26
  408b70:	bl	409148 <tigetstr@plt+0x6a38>
  408b74:	mov	x0, x23
  408b78:	bl	4021e0 <strlen@plt>
  408b7c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408b80:	ldr	x19, [x8, #992]
  408b84:	ldr	w8, [sp, #24]
  408b88:	add	w8, w8, w0
  408b8c:	add	w8, w8, #0x1
  408b90:	mov	x0, x19
  408b94:	str	w8, [sp, #24]
  408b98:	bl	4021e0 <strlen@plt>
  408b9c:	mov	x1, x0
  408ba0:	mov	w2, #0x5                   	// #5
  408ba4:	mov	x0, x19
  408ba8:	b	408a40 <tigetstr@plt+0x6330>
  408bac:	mov	x0, x26
  408bb0:	bl	40811c <tigetstr@plt+0x5a0c>
  408bb4:	and	w2, w0, #0x1
  408bb8:	mov	x0, x20
  408bbc:	mov	x1, x26
  408bc0:	bl	402220 <_nc_infotocap@plt>
  408bc4:	cbz	x0, 408c28 <tigetstr@plt+0x6518>
  408bc8:	mov	x19, x0
  408bcc:	mov	x0, x20
  408bd0:	bl	4021e0 <strlen@plt>
  408bd4:	mov	x26, x0
  408bd8:	mov	x0, x19
  408bdc:	bl	4021e0 <strlen@plt>
  408be0:	mov	x28, x0
  408be4:	mov	x27, x22
  408be8:	add	w22, w28, #0x1
  408bec:	add	w1, w22, w26
  408bf0:	mov	w2, #0x1                   	// #1
  408bf4:	mov	x0, x20
  408bf8:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408bfc:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  408c00:	mov	w2, #0x2                   	// #2
  408c04:	add	x0, x0, #0x6c5
  408c08:	mov	w1, w22
  408c0c:	mov	x22, x27
  408c10:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408c14:	mov	w2, #0x4                   	// #4
  408c18:	mov	x0, x19
  408c1c:	mov	w1, w28
  408c20:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408c24:	b	408c70 <tigetstr@plt+0x6560>
  408c28:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408c2c:	ldr	w8, [x8, #880]
  408c30:	cmp	w8, #0x3
  408c34:	b.ne	408c94 <tigetstr@plt+0x6584>  // b.any
  408c38:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408c3c:	add	x0, sp, #0x44
  408c40:	add	x1, x1, #0x668
  408c44:	mov	x2, x20
  408c48:	mov	x3, x26
  408c4c:	bl	402250 <sprintf@plt>
  408c50:	add	x0, sp, #0x44
  408c54:	bl	4021e0 <strlen@plt>
  408c58:	mov	x1, x0
  408c5c:	add	x0, sp, #0x44
  408c60:	mov	w2, #0x5                   	// #5
  408c64:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408c68:	mov	w8, #0x1                   	// #1
  408c6c:	str	w8, [sp, #44]
  408c70:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  408c74:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  408c78:	mov	x0, x23
  408c7c:	bl	4021e0 <strlen@plt>
  408c80:	ldr	w8, [sp, #24]
  408c84:	add	w8, w8, w0
  408c88:	add	w8, w8, #0x1
  408c8c:	str	w8, [sp, #24]
  408c90:	b	408a4c <tigetstr@plt+0x633c>
  408c94:	ldr	w8, [sp, #12]
  408c98:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  408c9c:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  408ca0:	cbnz	w8, 408a70 <tigetstr@plt+0x6360>
  408ca4:	mov	x0, x20
  408ca8:	bl	4021e0 <strlen@plt>
  408cac:	ldrb	w8, [x26]
  408cb0:	add	w19, w0, #0x3
  408cb4:	str	x22, [sp]
  408cb8:	add	x22, sp, #0x44
  408cbc:	strb	w8, [sp, #68]
  408cc0:	cbz	w8, 408d4c <tigetstr@plt+0x663c>
  408cc4:	add	x9, sp, #0x44
  408cc8:	sub	x9, x22, x9
  408ccc:	mov	w10, #0x1013                	// #4115
  408cd0:	cmp	x9, x10
  408cd4:	b.ge	408d20 <tigetstr@plt+0x6610>  // b.tcont
  408cd8:	and	w8, w8, #0xff
  408cdc:	cmp	w8, #0x5c
  408ce0:	b.eq	408cfc <tigetstr@plt+0x65ec>  // b.none
  408ce4:	cmp	w8, #0x3a
  408ce8:	add	x26, x26, #0x1
  408cec:	b.ne	408d0c <tigetstr@plt+0x65fc>  // b.any
  408cf0:	mov	w8, #0x3a5c                	// #14940
  408cf4:	strh	w8, [x22], #1
  408cf8:	b	408d0c <tigetstr@plt+0x65fc>
  408cfc:	ldrb	w8, [x26, #1]
  408d00:	strb	w8, [x22, #1]!
  408d04:	cbz	w8, 408d4c <tigetstr@plt+0x663c>
  408d08:	add	x26, x26, #0x2
  408d0c:	strb	wzr, [x22, #1]!
  408d10:	ldrb	w8, [x26]
  408d14:	strb	w8, [x22]
  408d18:	cbnz	w8, 408cc4 <tigetstr@plt+0x65b4>
  408d1c:	b	408d4c <tigetstr@plt+0x663c>
  408d20:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  408d24:	ldr	x8, [x8, #3856]
  408d28:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408d2c:	add	x1, x1, #0x687
  408d30:	mov	x3, x20
  408d34:	ldr	x0, [x8]
  408d38:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  408d3c:	ldr	x8, [x8, #3968]
  408d40:	ldr	x2, [x8]
  408d44:	bl	4026d0 <fprintf@plt>
  408d48:	strb	wzr, [x22]
  408d4c:	add	x8, sp, #0x44
  408d50:	sub	w8, w22, w8
  408d54:	add	w19, w19, w8
  408d58:	adrp	x0, 40c000 <tigetstr@plt+0x98f0>
  408d5c:	mov	w2, #0x9                   	// #9
  408d60:	add	x0, x0, #0x592
  408d64:	mov	w1, w19
  408d68:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408d6c:	sub	w19, w19, #0x2
  408d70:	mov	w2, #0x8                   	// #8
  408d74:	mov	x0, x20
  408d78:	mov	w1, w19
  408d7c:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408d80:	mov	x0, x20
  408d84:	bl	4021e0 <strlen@plt>
  408d88:	sub	w19, w19, w0
  408d8c:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  408d90:	mov	w2, #0xa                   	// #10
  408d94:	add	x0, x0, #0x6c5
  408d98:	mov	w1, w19
  408d9c:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408da0:	sub	w1, w19, #0x1
  408da4:	add	x0, sp, #0x44
  408da8:	mov	w2, #0xc                   	// #12
  408dac:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408db0:	ldr	x22, [sp]
  408db4:	mov	w8, #0x1                   	// #1
  408db8:	str	w8, [sp, #44]
  408dbc:	b	408c78 <tigetstr@plt+0x6568>
  408dc0:	str	wzr, [sp, #28]
  408dc4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408dc8:	ldr	w8, [x8, #876]
  408dcc:	ldp	w9, w10, [sp, #24]
  408dd0:	cmp	w8, #0x3
  408dd4:	add	w20, w9, w10, lsl #1
  408dd8:	b.eq	408e68 <tigetstr@plt+0x6758>  // b.none
  408ddc:	cmp	w8, #0x2
  408de0:	b.ne	408ed0 <tigetstr@plt+0x67c0>  // b.any
  408de4:	ldr	x8, [x21, #32]
  408de8:	ldr	x2, [x8, #3288]
  408dec:	add	x9, x2, #0x1
  408df0:	cmp	x9, #0x2
  408df4:	b.cc	408e2c <tigetstr@plt+0x671c>  // b.lo, b.ul, b.last
  408df8:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408dfc:	add	x1, x1, #0x6a5
  408e00:	add	x0, sp, #0x44
  408e04:	bl	402250 <sprintf@plt>
  408e08:	add	x0, sp, #0x44
  408e0c:	bl	4021e0 <strlen@plt>
  408e10:	mov	x1, x0
  408e14:	add	x0, sp, #0x44
  408e18:	mov	w2, #0x5                   	// #5
  408e1c:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408e20:	ldr	x8, [x21, #32]
  408e24:	mov	w9, #0x1                   	// #1
  408e28:	str	w9, [sp, #44]
  408e2c:	ldr	x2, [x8, #3296]
  408e30:	add	x8, x2, #0x1
  408e34:	cmp	x8, #0x2
  408e38:	b.cc	408ed0 <tigetstr@plt+0x67c0>  // b.lo, b.ul, b.last
  408e3c:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408e40:	add	x1, x1, #0x6ad
  408e44:	add	x0, sp, #0x44
  408e48:	bl	402250 <sprintf@plt>
  408e4c:	add	x0, sp, #0x44
  408e50:	bl	4021e0 <strlen@plt>
  408e54:	mov	x1, x0
  408e58:	add	x0, sp, #0x44
  408e5c:	mov	w2, #0x5                   	// #5
  408e60:	bl	4092d4 <tigetstr@plt+0x6bc4>
  408e64:	b	408ed8 <tigetstr@plt+0x67c8>
  408e68:	ldr	x8, [x21, #32]
  408e6c:	ldr	x0, [x8, #1168]
  408e70:	add	x8, x0, #0x1
  408e74:	cmp	x8, #0x2
  408e78:	b.cc	408ed0 <tigetstr@plt+0x67c0>  // b.lo, b.ul, b.last
  408e7c:	mov	w1, #0x6c                  	// #108
  408e80:	add	x19, sp, #0x38
  408e84:	bl	402560 <strchr@plt>
  408e88:	cbz	x0, 408ecc <tigetstr@plt+0x67bc>
  408e8c:	adrp	x23, 40f000 <tigetstr@plt+0xc8f0>
  408e90:	mov	x22, xzr
  408e94:	add	x23, x23, #0x6b5
  408e98:	ldrb	w8, [x0, #1]
  408e9c:	cmp	x22, #0xa
  408ea0:	strb	w8, [x19, x22]
  408ea4:	b.eq	409020 <tigetstr@plt+0x6910>  // b.none
  408ea8:	ldr	x8, [x21, #32]
  408eac:	add	x9, x23, x22
  408eb0:	ldrb	w1, [x9, #1]
  408eb4:	ldr	x0, [x8, #1168]
  408eb8:	bl	402560 <strchr@plt>
  408ebc:	add	x22, x22, #0x1
  408ec0:	cbnz	x0, 408e98 <tigetstr@plt+0x6788>
  408ec4:	add	x8, sp, #0x38
  408ec8:	add	x19, x8, x22
  408ecc:	strb	wzr, [x19]
  408ed0:	ldr	w8, [sp, #44]
  408ed4:	tbz	w8, #0, 408fb4 <tigetstr@plt+0x68a4>
  408ed8:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408edc:	ldrb	w9, [x8, #860]
  408ee0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408ee4:	ldrb	w10, [x8, #872]
  408ee8:	ldr	x8, [x28, #960]
  408eec:	cmp	w9, #0x0
  408ef0:	cset	w9, eq  // eq = none
  408ef4:	cmp	w10, #0x0
  408ef8:	cset	w10, eq  // eq = none
  408efc:	cmp	w8, #0x2
  408f00:	b.cc	408fb4 <tigetstr@plt+0x68a4>  // b.lo, b.ul, b.last
  408f04:	orr	w9, w9, w10
  408f08:	cbz	w9, 408fb4 <tigetstr@plt+0x68a4>
  408f0c:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  408f10:	ldr	x9, [x9, #952]
  408f14:	sub	w10, w8, #0x1
  408f18:	ldrb	w10, [x9, w10, uxtw]
  408f1c:	cmp	w10, #0x9
  408f20:	b.ne	408f6c <tigetstr@plt+0x685c>  // b.any
  408f24:	sub	w11, w8, #0x2
  408f28:	ldrb	w11, [x9, w11, uxtw]
  408f2c:	cmp	w11, #0xa
  408f30:	b.ne	408f6c <tigetstr@plt+0x685c>  // b.any
  408f34:	mov	x10, #0xfffffffffffffffe    	// #-2
  408f38:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  408f3c:	add	x8, x8, x10
  408f40:	add	x0, x0, #0x3b8
  408f44:	str	x8, [x0, #8]
  408f48:	strb	wzr, [x9, x8]
  408f4c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408f50:	ldr	w8, [x8, #1016]
  408f54:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  408f58:	add	x1, x1, #0x96a
  408f5c:	mov	w2, #0x1                   	// #1
  408f60:	str	w8, [x27, #976]
  408f64:	bl	40aedc <tigetstr@plt+0x87cc>
  408f68:	b	408fb4 <tigetstr@plt+0x68a4>
  408f6c:	cmp	w8, #0x4
  408f70:	b.cc	408fb4 <tigetstr@plt+0x68a4>  // b.lo, b.ul, b.last
  408f74:	cmp	w10, #0x3a
  408f78:	b.ne	408fb4 <tigetstr@plt+0x68a4>  // b.any
  408f7c:	sub	w10, w8, #0x2
  408f80:	ldrb	w10, [x9, w10, uxtw]
  408f84:	cmp	w10, #0x9
  408f88:	b.ne	408fb4 <tigetstr@plt+0x68a4>  // b.any
  408f8c:	sub	w10, w8, #0x3
  408f90:	ldrb	w10, [x9, w10, uxtw]
  408f94:	cmp	w10, #0xa
  408f98:	b.ne	408fb4 <tigetstr@plt+0x68a4>  // b.any
  408f9c:	sub	w10, w8, #0x4
  408fa0:	ldrb	w10, [x9, w10, uxtw]
  408fa4:	cmp	w10, #0x5c
  408fa8:	b.ne	408fb4 <tigetstr@plt+0x68a4>  // b.any
  408fac:	mov	x10, #0xfffffffffffffffc    	// #-4
  408fb0:	b	408f38 <tigetstr@plt+0x6828>
  408fb4:	ldr	w8, [sp, #16]
  408fb8:	cbnz	w8, 408fcc <tigetstr@plt+0x68bc>
  408fbc:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408fc0:	ldr	x0, [x8, #952]
  408fc4:	bl	4021e0 <strlen@plt>
  408fc8:	mov	x20, x0
  408fcc:	mov	w0, w20
  408fd0:	add	sp, sp, #0x1, lsl #12
  408fd4:	add	sp, sp, #0x60
  408fd8:	ldp	x20, x19, [sp, #80]
  408fdc:	ldp	x22, x21, [sp, #64]
  408fe0:	ldp	x24, x23, [sp, #48]
  408fe4:	ldp	x26, x25, [sp, #32]
  408fe8:	ldp	x28, x27, [sp, #16]
  408fec:	ldp	x29, x30, [sp], #96
  408ff0:	ret
  408ff4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  408ff8:	ldr	x8, [x8, #952]
  408ffc:	mov	w9, #0x3d                  	// #61
  409000:	ldrb	w10, [x8]
  409004:	cmp	w10, #0x3a
  409008:	b.eq	409014 <tigetstr@plt+0x6904>  // b.none
  40900c:	cbnz	w10, 409018 <tigetstr@plt+0x6908>
  409010:	b	408260 <tigetstr@plt+0x5b50>
  409014:	strb	w9, [x8]
  409018:	add	x8, x8, #0x1
  40901c:	b	409000 <tigetstr@plt+0x68f0>
  409020:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409024:	ldr	w8, [x8, #880]
  409028:	ldr	w2, [sp, #20]
  40902c:	add	x9, sp, #0x38
  409030:	add	x9, x9, x22
  409034:	cmp	w8, #0x0
  409038:	cset	w1, eq  // eq = none
  40903c:	add	x0, sp, #0x38
  409040:	strb	wzr, [x9, #1]
  409044:	bl	402490 <_nc_tic_expand@plt>
  409048:	mov	w8, #0x6f62                	// #28514
  40904c:	movk	w8, #0x3178, lsl #16
  409050:	mov	w9, #0x3d                  	// #61
  409054:	str	w8, [sp, #68]
  409058:	strh	w9, [sp, #72]
  40905c:	ldrb	w8, [x0]
  409060:	cbz	w8, 408e4c <tigetstr@plt+0x673c>
  409064:	mov	x21, x0
  409068:	add	x0, sp, #0x44
  40906c:	bl	4021e0 <strlen@plt>
  409070:	mov	x22, x0
  409074:	mov	x0, x21
  409078:	bl	4021e0 <strlen@plt>
  40907c:	add	x8, x22, x0
  409080:	add	x8, x8, #0x1
  409084:	lsr	x8, x8, #2
  409088:	cmp	x8, #0x404
  40908c:	b.ls	4090cc <tigetstr@plt+0x69bc>  // b.plast
  409090:	ldrb	w22, [x21, x0]
  409094:	mov	x19, x0
  409098:	strb	wzr, [x21, x0]
  40909c:	add	x0, sp, #0x44
  4090a0:	mov	x1, x21
  4090a4:	bl	402340 <strcat@plt>
  4090a8:	cbz	w22, 408e4c <tigetstr@plt+0x673c>
  4090ac:	mov	x8, x21
  4090b0:	strb	w22, [x21, x19]
  4090b4:	ldrb	w9, [x8, x19]
  4090b8:	strb	w9, [x8], #1
  4090bc:	cbnz	w9, 4090b4 <tigetstr@plt+0x69a4>
  4090c0:	ldrb	w8, [x21]
  4090c4:	cbnz	w8, 409068 <tigetstr@plt+0x6958>
  4090c8:	b	408e4c <tigetstr@plt+0x673c>
  4090cc:	add	x0, sp, #0x44
  4090d0:	mov	x1, x21
  4090d4:	bl	402340 <strcat@plt>
  4090d8:	b	408e4c <tigetstr@plt+0x673c>
  4090dc:	cmp	w0, #0x2
  4090e0:	b.eq	40910c <tigetstr@plt+0x69fc>  // b.none
  4090e4:	cmp	w0, #0x1
  4090e8:	b.eq	40912c <tigetstr@plt+0x6a1c>  // b.none
  4090ec:	cbnz	w0, 409140 <tigetstr@plt+0x6a30>
  4090f0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4090f4:	ldr	x8, [x8, #944]
  4090f8:	ldr	x8, [x8, #16]
  4090fc:	ldrb	w8, [x8, w1, uxtw]
  409100:	cmp	w8, #0x0
  409104:	csinv	w0, w8, wzr, ne  // ne = any
  409108:	ret
  40910c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409110:	ldr	x8, [x8, #944]
  409114:	ldr	x8, [x8, #32]
  409118:	ldr	x8, [x8, w1, uxtw #3]
  40911c:	cmp	x8, #0x0
  409120:	mov	w8, #0xffffffff            	// #-1
  409124:	cneg	w0, w8, ne  // ne = any
  409128:	ret
  40912c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409130:	ldr	x8, [x8, #944]
  409134:	ldr	x8, [x8, #24]
  409138:	ldr	w0, [x8, w1, uxtw #2]
  40913c:	ret
  409140:	mov	w0, wzr
  409144:	ret
  409148:	stp	x29, x30, [sp, #-32]!
  40914c:	stp	x20, x19, [sp, #16]
  409150:	mov	x19, x0
  409154:	mov	x29, sp
  409158:	cbz	x1, 409178 <tigetstr@plt+0x6a68>
  40915c:	mov	x0, x1
  409160:	mov	x20, x1
  409164:	bl	4021e0 <strlen@plt>
  409168:	mov	x2, x0
  40916c:	mov	x0, x19
  409170:	mov	x1, x20
  409174:	b	40918c <tigetstr@plt+0x6a7c>
  409178:	adrp	x1, 40d000 <tigetstr@plt+0xa8f0>
  40917c:	add	x1, x1, #0x4e
  409180:	mov	x0, x19
  409184:	mov	x2, xzr
  409188:	str	xzr, [x19, #8]
  40918c:	ldp	x20, x19, [sp, #16]
  409190:	ldp	x29, x30, [sp], #32
  409194:	b	40aedc <tigetstr@plt+0x87cc>
  409198:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40919c:	ldr	w9, [x8, #876]
  4091a0:	cmp	w9, #0x4
  4091a4:	b.hi	409294 <tigetstr@plt+0x6b84>  // b.pmore
  4091a8:	adrp	x10, 40d000 <tigetstr@plt+0xa8f0>
  4091ac:	add	x10, x10, #0x94d
  4091b0:	adr	x11, 4091c8 <tigetstr@plt+0x6ab8>
  4091b4:	ldrb	w12, [x10, x9]
  4091b8:	add	x11, x11, x12, lsl #2
  4091bc:	mov	w8, w0
  4091c0:	mov	w0, #0x1                   	// #1
  4091c4:	br	x11
  4091c8:	ret
  4091cc:	cmp	w8, #0x2
  4091d0:	b.eq	409240 <tigetstr@plt+0x6b30>  // b.none
  4091d4:	cmp	w8, #0x1
  4091d8:	b.ne	409228 <tigetstr@plt+0x6b18>  // b.any
  4091dc:	cmp	w1, #0xb
  4091e0:	b	409238 <tigetstr@plt+0x6b28>
  4091e4:	cmp	w8, #0x2
  4091e8:	b.eq	409274 <tigetstr@plt+0x6b64>  // b.none
  4091ec:	cmp	w8, #0x1
  4091f0:	b.eq	40929c <tigetstr@plt+0x6b8c>  // b.none
  4091f4:	cbnz	w8, 409294 <tigetstr@plt+0x6b84>
  4091f8:	mov	x8, #0x1fffff              	// #2097151
  4091fc:	cmp	w1, #0x2c
  409200:	movk	x8, #0xee0, lsl #32
  409204:	b	4092a8 <tigetstr@plt+0x6b98>
  409208:	cmp	w8, #0x2
  40920c:	b.ne	409220 <tigetstr@plt+0x6b10>  // b.any
  409210:	cmp	w1, #0x91
  409214:	b	409238 <tigetstr@plt+0x6b28>
  409218:	cmp	w8, #0x2
  40921c:	b.eq	4092b8 <tigetstr@plt+0x6ba8>  // b.none
  409220:	cmp	w8, #0x1
  409224:	b.eq	409234 <tigetstr@plt+0x6b24>  // b.none
  409228:	cbnz	w8, 409294 <tigetstr@plt+0x6b84>
  40922c:	cmp	w1, #0x15
  409230:	b	409238 <tigetstr@plt+0x6b28>
  409234:	cmp	w1, #0x8
  409238:	cset	w0, cc  // cc = lo, ul, last
  40923c:	ret
  409240:	cmp	w1, #0x91
  409244:	mov	w0, #0x1                   	// #1
  409248:	b.cc	4091c8 <tigetstr@plt+0x6ab8>  // b.lo, b.ul, b.last
  40924c:	sub	w8, w1, #0xd8
  409250:	cmp	w8, #0x35
  409254:	b.cc	4091c8 <tigetstr@plt+0x6ab8>  // b.lo, b.ul, b.last
  409258:	sub	w8, w1, #0x93
  40925c:	cmp	w8, #0xb
  409260:	b.cs	409294 <tigetstr@plt+0x6b84>  // b.hs, b.nlast
  409264:	mov	w9, #0x601                 	// #1537
  409268:	lsr	w8, w9, w8
  40926c:	and	w0, w8, #0x1
  409270:	ret
  409274:	cmp	w1, #0x19d
  409278:	b.hi	409294 <tigetstr@plt+0x6b84>  // b.pmore
  40927c:	adrp	x8, 40f000 <tigetstr@plt+0xc8f0>
  409280:	add	x8, x8, #0x3dc
  409284:	ldrb	w8, [x8, w1, uxtw]
  409288:	cmp	w8, #0x0
  40928c:	cset	w0, ne  // ne = any
  409290:	ret
  409294:	mov	w0, wzr
  409298:	ret
  40929c:	mov	x8, #0x8ff                 	// #2303
  4092a0:	cmp	w1, #0x27
  4092a4:	movk	x8, #0x3e, lsl #32
  4092a8:	cset	w9, cc  // cc = lo, ul, last
  4092ac:	lsr	x8, x8, x1
  4092b0:	and	w0, w8, w9
  4092b4:	ret
  4092b8:	cmp	w1, #0x91
  4092bc:	b.cs	4092c8 <tigetstr@plt+0x6bb8>  // b.hs, b.nlast
  4092c0:	mov	w0, #0x1                   	// #1
  4092c4:	ret
  4092c8:	sub	w8, w1, #0xd8
  4092cc:	cmp	w8, #0x35
  4092d0:	b	409238 <tigetstr@plt+0x6b28>
  4092d4:	sub	sp, sp, #0xa0
  4092d8:	stp	x24, x23, [sp, #112]
  4092dc:	adrp	x23, 421000 <tigetstr@plt+0x1e8f0>
  4092e0:	ldr	x8, [x23, #728]
  4092e4:	stp	x22, x21, [sp, #128]
  4092e8:	mov	x22, x0
  4092ec:	stp	x29, x30, [sp, #64]
  4092f0:	mov	x0, x8
  4092f4:	stp	x28, x27, [sp, #80]
  4092f8:	stp	x26, x25, [sp, #96]
  4092fc:	stp	x20, x19, [sp, #144]
  409300:	add	x29, sp, #0x40
  409304:	mov	w24, w2
  409308:	mov	w20, w1
  40930c:	bl	4021e0 <strlen@plt>
  409310:	adrp	x21, 421000 <tigetstr@plt+0x1e8f0>
  409314:	ldr	w8, [x21, #720]
  409318:	add	w19, w0, w20
  40931c:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  409320:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  409324:	cmp	w8, #0x1
  409328:	cset	w9, lt  // lt = tstop
  40932c:	stur	x0, [x29, #-24]
  409330:	strb	w9, [x10, #872]
  409334:	tbz	w24, #0, 4093c8 <tigetstr@plt+0x6cb8>
  409338:	adrp	x20, 421000 <tigetstr@plt+0x1e8f0>
  40933c:	ldr	w9, [x26, #976]
  409340:	ldrb	w10, [x20, #912]
  409344:	mov	w11, #0x8                   	// #8
  409348:	add	w12, w9, w19
  40934c:	cmp	w10, #0x0
  409350:	csel	w10, wzr, w11, ne  // ne = any
  409354:	cmp	w12, w8
  409358:	b.le	4093c8 <tigetstr@plt+0x6cb8>
  40935c:	cmp	w9, w10
  409360:	b.le	4093c8 <tigetstr@plt+0x6cb8>
  409364:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409368:	ldr	x10, [x8, #960]
  40936c:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  409370:	str	w9, [x11, #1016]
  409374:	cbz	x10, 4093a0 <tigetstr@plt+0x6c90>
  409378:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40937c:	ldr	x11, [x9, #952]
  409380:	sub	x10, x10, #0x1
  409384:	ldrb	w12, [x11, x10]
  409388:	cmp	w12, #0x20
  40938c:	b.ne	4093a0 <tigetstr@plt+0x6c90>  // b.any
  409390:	str	x10, [x8, #960]
  409394:	strb	wzr, [x11, x10]
  409398:	ldr	x10, [x8, #960]
  40939c:	cbnz	x10, 40937c <tigetstr@plt+0x6c6c>
  4093a0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4093a4:	ldr	x1, [x8, #736]
  4093a8:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  4093ac:	add	x0, x0, #0x3b8
  4093b0:	bl	409148 <tigetstr@plt+0x6a38>
  4093b4:	ldrb	w8, [x20, #912]
  4093b8:	cmp	w8, #0x0
  4093bc:	mov	w8, #0x8                   	// #8
  4093c0:	csel	w8, wzr, w8, ne  // ne = any
  4093c4:	str	w8, [x26, #976]
  4093c8:	and	w8, w24, #0xc
  4093cc:	cmp	w8, #0x4
  4093d0:	b.ne	4094a4 <tigetstr@plt+0x6d94>  // b.any
  4093d4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4093d8:	ldrb	w8, [x8, #860]
  4093dc:	cbz	w8, 4094a4 <tigetstr@plt+0x6d94>
  4093e0:	ldr	w8, [x21, #720]
  4093e4:	tbnz	w8, #31, 4094a4 <tigetstr@plt+0x6d94>
  4093e8:	ldr	w20, [x26, #976]
  4093ec:	add	w9, w20, w19
  4093f0:	cmp	w9, w8
  4093f4:	b.le	4094a4 <tigetstr@plt+0x6d94>
  4093f8:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  4093fc:	ldr	x27, [x9, #736]
  409400:	cmp	w8, #0x20
  409404:	mov	w9, #0x20                  	// #32
  409408:	csel	w8, w8, w9, gt
  40940c:	mov	x0, x22
  409410:	stur	w8, [x29, #-28]
  409414:	bl	4021e0 <strlen@plt>
  409418:	ldrb	w25, [x22], #1
  40941c:	mov	x23, x0
  409420:	mov	w8, wzr
  409424:	mov	x21, xzr
  409428:	mov	w19, #0x735c                	// #29532
  40942c:	mov	w9, wzr
  409430:	cbz	w25, 409480 <tigetstr@plt+0x6d70>
  409434:	mov	x10, x22
  409438:	mov	w11, w25
  40943c:	and	w12, w11, #0xff
  409440:	cmp	w12, #0x20
  409444:	b.ne	409460 <tigetstr@plt+0x6d50>  // b.any
  409448:	cbz	w8, 409474 <tigetstr@plt+0x6d64>
  40944c:	add	x11, x21, w9, sxtw
  409450:	strb	wzr, [x11, #2]
  409454:	strh	w19, [x11]
  409458:	add	w9, w9, #0x2
  40945c:	b	409478 <tigetstr@plt+0x6d68>
  409460:	add	w12, w9, #0x1
  409464:	cbz	w8, 40946c <tigetstr@plt+0x6d5c>
  409468:	strb	w11, [x21, w9, sxtw]
  40946c:	mov	w9, w12
  409470:	b	409478 <tigetstr@plt+0x6d68>
  409474:	add	x23, x23, #0x2
  409478:	ldrb	w11, [x10], #1
  40947c:	cbnz	w11, 40943c <tigetstr@plt+0x6d2c>
  409480:	cbnz	w8, 4094fc <tigetstr@plt+0x6dec>
  409484:	add	x0, x23, #0x1
  409488:	bl	402300 <malloc@plt>
  40948c:	mov	x21, x0
  409490:	mov	w8, #0x1                   	// #1
  409494:	cbnz	x0, 40942c <tigetstr@plt+0x6d1c>
  409498:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40949c:	add	x0, x0, #0x973
  4094a0:	bl	40af70 <tigetstr@plt+0x8860>
  4094a4:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  4094a8:	add	x0, x0, #0x3b8
  4094ac:	mov	x1, x22
  4094b0:	bl	409148 <tigetstr@plt+0x6a38>
  4094b4:	tbz	w24, #2, 4094c8 <tigetstr@plt+0x6db8>
  4094b8:	ldr	x1, [x23, #728]
  4094bc:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  4094c0:	add	x0, x0, #0x3b8
  4094c4:	bl	409148 <tigetstr@plt+0x6a38>
  4094c8:	mov	x0, x22
  4094cc:	bl	4021e0 <strlen@plt>
  4094d0:	ldr	w8, [x26, #976]
  4094d4:	add	w8, w8, w0
  4094d8:	str	w8, [x26, #976]
  4094dc:	ldp	x20, x19, [sp, #144]
  4094e0:	ldp	x22, x21, [sp, #128]
  4094e4:	ldp	x24, x23, [sp, #112]
  4094e8:	ldp	x26, x25, [sp, #96]
  4094ec:	ldp	x28, x27, [sp, #80]
  4094f0:	ldp	x29, x30, [sp, #64]
  4094f4:	add	sp, sp, #0xa0
  4094f8:	ret
  4094fc:	mov	x0, x21
  409500:	strb	wzr, [x21, w9, sxtw]
  409504:	bl	4021e0 <strlen@plt>
  409508:	adrp	x19, 421000 <tigetstr@plt+0x1e8f0>
  40950c:	ldr	w8, [x19, #880]
  409510:	mov	x25, x0
  409514:	str	x27, [sp]
  409518:	orr	w8, w8, #0x1
  40951c:	cmp	w8, #0x3
  409520:	b.ne	409538 <tigetstr@plt+0x6e28>  // b.any
  409524:	adrp	x8, 40f000 <tigetstr@plt+0xc8f0>
  409528:	add	x8, x8, #0x967
  40952c:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  409530:	str	x8, [x9, #736]
  409534:	b	409560 <tigetstr@plt+0x6e50>
  409538:	mov	w1, #0x3d                  	// #61
  40953c:	mov	x0, x21
  409540:	bl	402560 <strchr@plt>
  409544:	cbz	x0, 409560 <tigetstr@plt+0x6e50>
  409548:	sub	w8, w0, w21
  40954c:	add	w9, w8, #0x1
  409550:	cmp	w9, #0x8
  409554:	mov	w9, #0x8                   	// #8
  409558:	csinc	w2, w9, w8, ge  // ge = tcont
  40955c:	b	409578 <tigetstr@plt+0x6e68>
  409560:	cmp	w20, #0x9
  409564:	b.lt	409598 <tigetstr@plt+0x6e88>  // b.tstop
  409568:	cmp	w20, #0x10
  40956c:	mov	w8, #0x10                  	// #16
  409570:	csel	w8, w20, w8, lt  // lt = tstop
  409574:	sub	w2, w8, #0x8
  409578:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  40957c:	adrp	x3, 40f000 <tigetstr@plt+0xc8f0>
  409580:	add	x1, x1, #0x96c
  409584:	add	x3, x3, #0x96a
  409588:	sub	x0, x29, #0xc
  40958c:	str	w2, [sp, #20]
  409590:	bl	402250 <sprintf@plt>
  409594:	b	4095a0 <tigetstr@plt+0x6e90>
  409598:	str	wzr, [sp, #20]
  40959c:	sturb	wzr, [x29, #-12]
  4095a0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  4095a4:	ldrb	w8, [x8, #856]
  4095a8:	cbz	w8, 4095bc <tigetstr@plt+0x6eac>
  4095ac:	mov	w1, #0xa                   	// #10
  4095b0:	mov	x0, x21
  4095b4:	bl	402560 <strchr@plt>
  4095b8:	cbnz	x0, 4098c8 <tigetstr@plt+0x71b8>
  4095bc:	ldur	x9, [x29, #-24]
  4095c0:	ldr	w8, [x26, #976]
  4095c4:	ldur	w11, [x29, #-28]
  4095c8:	add	w9, w25, w9
  4095cc:	add	w8, w9, w8
  4095d0:	cmp	w8, w11
  4095d4:	b.le	4098c8 <tigetstr@plt+0x71b8>
  4095d8:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  4095dc:	sub	x10, x21, #0x1
  4095e0:	ldr	w8, [x19, #880]
  4095e4:	str	x10, [sp, #8]
  4095e8:	ldr	x10, [x28, #960]
  4095ec:	tst	w24, #0x1
  4095f0:	mov	w9, #0x3                   	// #3
  4095f4:	ldur	x24, [x29, #-24]
  4095f8:	csel	w9, wzr, w9, ne  // ne = any
  4095fc:	orr	w8, w8, #0x1
  409600:	cmp	x10, #0x0
  409604:	ccmp	w8, #0x3, #0x0, ne  // ne = any
  409608:	mov	w27, wzr
  40960c:	csel	w20, w9, wzr, eq  // eq = none
  409610:	adrp	x22, 421000 <tigetstr@plt+0x1e8f0>
  409614:	mov	w23, w25
  409618:	str	x25, [sp, #24]
  40961c:	sub	w19, w11, w20
  409620:	cbz	w27, 409648 <tigetstr@plt+0x6f38>
  409624:	sub	x0, x29, #0xc
  409628:	bl	4021e0 <strlen@plt>
  40962c:	mov	x2, x0
  409630:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  409634:	sub	x1, x29, #0xc
  409638:	add	x0, x0, #0x3b8
  40963c:	bl	40aedc <tigetstr@plt+0x87cc>
  409640:	ldr	w8, [sp, #20]
  409644:	sub	w19, w19, w8
  409648:	sub	w8, w25, w27
  40964c:	cmp	w19, w8
  409650:	csel	w25, w8, w19, gt
  409654:	cmp	w25, #0x1
  409658:	stur	w20, [x29, #-16]
  40965c:	b.lt	40966c <tigetstr@plt+0x6f5c>  // b.tstop
  409660:	b.ne	409674 <tigetstr@plt+0x6f64>  // b.any
  409664:	mov	w20, #0x1                   	// #1
  409668:	b	4096ec <tigetstr@plt+0x6fdc>
  40966c:	mov	w20, w25
  409670:	b	409808 <tigetstr@plt+0x70f8>
  409674:	add	w8, w27, w25
  409678:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40967c:	add	x20, x9, x8, lsl #32
  409680:	ldr	x8, [sp, #8]
  409684:	mov	w19, w25
  409688:	add	x26, x8, w27, sxtw
  40968c:	ldrb	w24, [x26, x19]
  409690:	cmp	x24, #0x5c
  409694:	b.eq	4096cc <tigetstr@plt+0x6fbc>  // b.none
  409698:	bl	4024f0 <__ctype_b_loc@plt>
  40969c:	cmp	x19, #0x3
  4096a0:	b.lt	4096bc <tigetstr@plt+0x6fac>  // b.tstop
  4096a4:	ldr	x8, [x0]
  4096a8:	mov	x9, #0xffffffff00000000    	// #-4294967296
  4096ac:	sub	x19, x19, #0x1
  4096b0:	add	x20, x20, x9
  4096b4:	ldrh	w8, [x8, x24, lsl #1]
  4096b8:	tbnz	w8, #3, 40968c <tigetstr@plt+0x6f7c>
  4096bc:	ldur	x24, [x29, #-24]
  4096c0:	mov	w20, w25
  4096c4:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  4096c8:	b	4096f4 <tigetstr@plt+0x6fe4>
  4096cc:	asr	x8, x20, #32
  4096d0:	ldrb	w8, [x21, x8]
  4096d4:	ldur	x24, [x29, #-24]
  4096d8:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  4096dc:	cmp	w8, #0x5c
  4096e0:	csetm	x8, eq  // eq = none
  4096e4:	add	w8, w8, w19
  4096e8:	sub	w20, w8, #0x1
  4096ec:	cmp	w20, w25
  4096f0:	b.lt	409808 <tigetstr@plt+0x70f8>  // b.tstop
  4096f4:	cmp	w25, #0x2
  4096f8:	b.lt	409800 <tigetstr@plt+0x70f0>  // b.tstop
  4096fc:	mov	w8, w25
  409700:	sxtw	x9, w27
  409704:	sub	x19, x8, #0x1
  409708:	add	x10, x19, x9
  40970c:	ldrb	w11, [x21, x10]
  409710:	cmp	w11, #0x25
  409714:	b.eq	409728 <tigetstr@plt+0x7018>  // b.none
  409718:	cmp	x8, #0x2
  40971c:	mov	x8, x19
  409720:	b.gt	409704 <tigetstr@plt+0x6ff4>
  409724:	b	409800 <tigetstr@plt+0x70f0>
  409728:	cmp	w10, #0x1
  40972c:	lsl	x10, x10, #32
  409730:	b.lt	409754 <tigetstr@plt+0x7044>  // b.tstop
  409734:	mov	x11, #0xffffffff00000000    	// #-4294967296
  409738:	add	x11, x10, x11
  40973c:	asr	x11, x11, #32
  409740:	ldrb	w11, [x21, x11]
  409744:	cmp	w11, #0x5c
  409748:	b.ne	409754 <tigetstr@plt+0x7044>  // b.any
  40974c:	mov	w9, wzr
  409750:	b	4097f4 <tigetstr@plt+0x70e4>
  409754:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  409758:	mov	x12, #0x100000000           	// #4294967296
  40975c:	ldr	w11, [x11, #880]
  409760:	add	x10, x10, x12
  409764:	asr	x10, x10, #32
  409768:	ldrb	w1, [x21, x10]
  40976c:	orr	w10, w11, #0x1
  409770:	cmp	w10, #0x3
  409774:	b.ne	409794 <tigetstr@plt+0x7084>  // b.any
  409778:	cmp	w1, #0x2b
  40977c:	mov	w8, #0x2                   	// #2
  409780:	cinc	w8, w8, eq  // eq = none
  409784:	cmp	w1, #0x3e
  409788:	mov	w9, #0x4                   	// #4
  40978c:	csel	w9, w9, w8, eq  // eq = none
  409790:	b	4097f4 <tigetstr@plt+0x70e4>
  409794:	cmp	w1, #0x27
  409798:	b.eq	4097c8 <tigetstr@plt+0x70b8>  // b.none
  40979c:	cmp	w1, #0x7b
  4097a0:	b.ne	4097d0 <tigetstr@plt+0x70c0>  // b.any
  4097a4:	add	x10, x21, x9
  4097a8:	mov	w9, #0x1                   	// #1
  4097ac:	ldrb	w11, [x10, x8]
  4097b0:	cbz	w11, 4097f0 <tigetstr@plt+0x70e0>
  4097b4:	add	x10, x10, #0x1
  4097b8:	cmp	w11, #0x7d
  4097bc:	add	w9, w9, #0x1
  4097c0:	b.ne	4097ac <tigetstr@plt+0x709c>  // b.any
  4097c4:	b	4097f4 <tigetstr@plt+0x70e4>
  4097c8:	mov	w9, #0x4                   	// #4
  4097cc:	b	4097f4 <tigetstr@plt+0x70e4>
  4097d0:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  4097d4:	mov	w2, #0x4                   	// #4
  4097d8:	add	x0, x0, #0x97f
  4097dc:	bl	4025d0 <memchr@plt>
  4097e0:	cmp	x0, #0x0
  4097e4:	mov	w8, #0x2                   	// #2
  4097e8:	cinc	w9, w8, ne  // ne = any
  4097ec:	b	4097f4 <tigetstr@plt+0x70e4>
  4097f0:	mov	w9, #0x1                   	// #1
  4097f4:	add	w8, w9, w19
  4097f8:	cmp	w8, w25
  4097fc:	csel	w20, w19, w20, gt
  409800:	cmp	w20, w25
  409804:	csel	w20, w20, w25, lt  // lt = tstop
  409808:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  40980c:	add	x1, x21, w27, sxtw
  409810:	sxtw	x2, w20
  409814:	add	x0, x0, #0x3b8
  409818:	bl	40aedc <tigetstr@plt+0x87cc>
  40981c:	ldr	w8, [x26, #976]
  409820:	sub	w23, w23, w20
  409824:	cmp	w23, #0x1
  409828:	add	w27, w20, w27
  40982c:	b.lt	4098a8 <tigetstr@plt+0x7198>  // b.tstop
  409830:	ldr	x9, [x28, #960]
  409834:	ldr	x25, [sp, #24]
  409838:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  40983c:	str	w8, [x10, #1016]
  409840:	cbz	x9, 409868 <tigetstr@plt+0x7158>
  409844:	ldr	x8, [x22, #952]
  409848:	sub	x9, x9, #0x1
  40984c:	ldrb	w10, [x8, x9]
  409850:	cmp	w10, #0x20
  409854:	b.ne	409868 <tigetstr@plt+0x7158>  // b.any
  409858:	str	x9, [x28, #960]
  40985c:	strb	wzr, [x8, x9]
  409860:	ldr	x9, [x28, #960]
  409864:	cbnz	x9, 409844 <tigetstr@plt+0x7134>
  409868:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40986c:	ldr	x1, [x8, #736]
  409870:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  409874:	add	x0, x0, #0x3b8
  409878:	bl	409148 <tigetstr@plt+0x6a38>
  40987c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409880:	ldrb	w8, [x8, #912]
  409884:	mov	w20, wzr
  409888:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40988c:	mov	w10, #0x1                   	// #1
  409890:	cmp	w8, #0x0
  409894:	mov	w8, #0x8                   	// #8
  409898:	csel	w8, wzr, w8, ne  // ne = any
  40989c:	str	w8, [x26, #976]
  4098a0:	strb	w10, [x9, #872]
  4098a4:	b	4098b0 <tigetstr@plt+0x71a0>
  4098a8:	ldr	x25, [sp, #24]
  4098ac:	ldur	w20, [x29, #-16]
  4098b0:	ldur	w11, [x29, #-28]
  4098b4:	add	w9, w23, w24
  4098b8:	add	w8, w9, w8
  4098bc:	cmp	w8, w11
  4098c0:	b.gt	40961c <tigetstr@plt+0x6f0c>
  4098c4:	b	4098d0 <tigetstr@plt+0x71c0>
  4098c8:	mov	w27, wzr
  4098cc:	mov	w23, w25
  4098d0:	ldr	x20, [sp]
  4098d4:	cmp	w23, #0x1
  4098d8:	b.lt	40990c <tigetstr@plt+0x71fc>  // b.tstop
  4098dc:	cbz	w27, 4098fc <tigetstr@plt+0x71ec>
  4098e0:	sub	x0, x29, #0xc
  4098e4:	bl	4021e0 <strlen@plt>
  4098e8:	mov	x2, x0
  4098ec:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  4098f0:	add	x0, x0, #0x3b8
  4098f4:	sub	x1, x29, #0xc
  4098f8:	bl	40aedc <tigetstr@plt+0x87cc>
  4098fc:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  409900:	add	x1, x21, w27, sxtw
  409904:	add	x0, x0, #0x3b8
  409908:	bl	409148 <tigetstr@plt+0x6a38>
  40990c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409910:	ldr	x1, [x8, #728]
  409914:	adrp	x19, 421000 <tigetstr@plt+0x1e8f0>
  409918:	add	x19, x19, #0x3b8
  40991c:	mov	x0, x19
  409920:	bl	409148 <tigetstr@plt+0x6a38>
  409924:	ldr	w8, [x26, #976]
  409928:	ldr	x10, [x19, #8]
  40992c:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  409930:	str	x20, [x9, #736]
  409934:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  409938:	str	w8, [x9, #1016]
  40993c:	cbz	x10, 40996c <tigetstr@plt+0x725c>
  409940:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409944:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  409948:	ldr	x11, [x8, #952]
  40994c:	sub	x10, x10, #0x1
  409950:	ldrb	w12, [x11, x10]
  409954:	cmp	w12, #0x20
  409958:	b.ne	40996c <tigetstr@plt+0x725c>  // b.any
  40995c:	str	x10, [x9, #960]
  409960:	strb	wzr, [x11, x10]
  409964:	ldr	x10, [x9, #960]
  409968:	cbnz	x10, 409948 <tigetstr@plt+0x7238>
  40996c:	adrp	x0, 421000 <tigetstr@plt+0x1e8f0>
  409970:	add	x0, x0, #0x3b8
  409974:	mov	x1, x20
  409978:	bl	409148 <tigetstr@plt+0x6a38>
  40997c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409980:	ldrb	w8, [x8, #912]
  409984:	mov	x0, x21
  409988:	cmp	w8, #0x0
  40998c:	mov	w8, #0x8                   	// #8
  409990:	csel	w8, wzr, w8, ne  // ne = any
  409994:	str	w8, [x26, #976]
  409998:	bl	402520 <free@plt>
  40999c:	b	4094dc <tigetstr@plt+0x6dcc>
  4099a0:	sub	sp, sp, #0x70
  4099a4:	stp	x24, x23, [sp, #64]
  4099a8:	mov	x23, x0
  4099ac:	mov	x0, x2
  4099b0:	stp	x29, x30, [sp, #16]
  4099b4:	stp	x28, x27, [sp, #32]
  4099b8:	stp	x26, x25, [sp, #48]
  4099bc:	stp	x22, x21, [sp, #80]
  4099c0:	stp	x20, x19, [sp, #96]
  4099c4:	add	x29, sp, #0x10
  4099c8:	mov	w19, w3
  4099cc:	mov	x20, x2
  4099d0:	str	x1, [sp, #8]
  4099d4:	bl	40811c <tigetstr@plt+0x5a0c>
  4099d8:	adrp	x21, 421000 <tigetstr@plt+0x1e8f0>
  4099dc:	adrp	x25, 40f000 <tigetstr@plt+0xc8f0>
  4099e0:	adrp	x27, 40f000 <tigetstr@plt+0xc8f0>
  4099e4:	mov	w26, w0
  4099e8:	mov	w22, wzr
  4099ec:	add	w24, w19, #0x1
  4099f0:	add	x21, x21, #0x3e0
  4099f4:	add	x25, x25, #0x970
  4099f8:	add	x27, x27, #0x599
  4099fc:	add	x20, x20, #0x1
  409a00:	ldurb	w8, [x20, #-1]
  409a04:	cmp	w8, #0x20
  409a08:	b.ne	409a20 <tigetstr@plt+0x7310>  // b.any
  409a0c:	mov	w2, #0x2                   	// #2
  409a10:	mov	x0, x21
  409a14:	mov	x1, x25
  409a18:	bl	40aedc <tigetstr@plt+0x87cc>
  409a1c:	b	4099fc <tigetstr@plt+0x72ec>
  409a20:	cmp	w8, #0x5b
  409a24:	b.le	409a4c <tigetstr@plt+0x733c>
  409a28:	cmp	w8, #0x64
  409a2c:	b.le	409a6c <tigetstr@plt+0x735c>
  409a30:	cmp	w8, #0x65
  409a34:	b.eq	409aa4 <tigetstr@plt+0x7394>  // b.none
  409a38:	cmp	w8, #0x70
  409a3c:	b.eq	409b84 <tigetstr@plt+0x7474>  // b.none
  409a40:	cmp	w8, #0x74
  409a44:	b.eq	409aa4 <tigetstr@plt+0x7394>  // b.none
  409a48:	b	409c24 <tigetstr@plt+0x7514>
  409a4c:	cmp	w8, #0x3a
  409a50:	b.gt	409a94 <tigetstr@plt+0x7384>
  409a54:	cbz	w8, 409d8c <tigetstr@plt+0x767c>
  409a58:	cmp	w8, #0x25
  409a5c:	b.ne	409c24 <tigetstr@plt+0x7514>  // b.any
  409a60:	sub	x20, x20, #0x1
  409a64:	mov	w22, #0x1                   	// #1
  409a68:	b	409d70 <tigetstr@plt+0x7660>
  409a6c:	cmp	w8, #0x5c
  409a70:	b.eq	409a7c <tigetstr@plt+0x736c>  // b.none
  409a74:	cmp	w8, #0x5e
  409a78:	b.ne	409c24 <tigetstr@plt+0x7514>  // b.any
  409a7c:	sub	x1, x20, #0x1
  409a80:	mov	w2, #0x1                   	// #1
  409a84:	mov	x0, x21
  409a88:	bl	40aedc <tigetstr@plt+0x87cc>
  409a8c:	mov	w22, wzr
  409a90:	b	409d70 <tigetstr@plt+0x7660>
  409a94:	cmp	w8, #0x3b
  409a98:	b.eq	409be0 <tigetstr@plt+0x74d0>  // b.none
  409a9c:	cmp	w8, #0x3f
  409aa0:	b.ne	409c24 <tigetstr@plt+0x7514>  // b.any
  409aa4:	sub	x28, x20, #0x1
  409aa8:	tbz	w22, #0, 409c18 <tigetstr@plt+0x7508>
  409aac:	ldp	x8, x9, [x21]
  409ab0:	add	x8, x9, x8
  409ab4:	mov	w9, #0xa                   	// #10
  409ab8:	sturb	w9, [x8, #-1]
  409abc:	ldrb	w8, [x28]
  409ac0:	cmp	w8, #0x65
  409ac4:	b.ne	409c30 <tigetstr@plt+0x7520>  // b.any
  409ac8:	cmp	w19, #0x1
  409acc:	b.lt	409aec <tigetstr@plt+0x73dc>  // b.tstop
  409ad0:	mov	w22, w19
  409ad4:	mov	w2, #0x1                   	// #1
  409ad8:	mov	x0, x21
  409adc:	mov	x1, x27
  409ae0:	bl	40aedc <tigetstr@plt+0x87cc>
  409ae4:	subs	w22, w22, #0x1
  409ae8:	b.ne	409ad4 <tigetstr@plt+0x73c4>  // b.any
  409aec:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  409af0:	mov	w2, #0x1                   	// #1
  409af4:	mov	x0, x21
  409af8:	add	x1, x1, #0x983
  409afc:	mov	w26, #0x1                   	// #1
  409b00:	bl	40aedc <tigetstr@plt+0x87cc>
  409b04:	mov	w2, #0x1                   	// #1
  409b08:	mov	x0, x21
  409b0c:	mov	x1, x28
  409b10:	bl	40aedc <tigetstr@plt+0x87cc>
  409b14:	mov	x0, x20
  409b18:	bl	40811c <tigetstr@plt+0x5a0c>
  409b1c:	mov	w22, wzr
  409b20:	tbnz	w0, #0, 4099fc <tigetstr@plt+0x72ec>
  409b24:	ldrb	w8, [x20]
  409b28:	mov	w22, wzr
  409b2c:	mov	w26, wzr
  409b30:	cbz	w8, 4099fc <tigetstr@plt+0x72ec>
  409b34:	cmp	w8, #0x25
  409b38:	mov	w26, w22
  409b3c:	b.eq	4099fc <tigetstr@plt+0x72ec>  // b.none
  409b40:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  409b44:	mov	w2, #0x1                   	// #1
  409b48:	mov	x0, x21
  409b4c:	add	x1, x1, #0x8fa
  409b50:	bl	40aedc <tigetstr@plt+0x87cc>
  409b54:	mov	w22, wzr
  409b58:	mov	w26, wzr
  409b5c:	tbnz	w19, #31, 4099fc <tigetstr@plt+0x72ec>
  409b60:	mov	w22, w24
  409b64:	mov	w2, #0x1                   	// #1
  409b68:	mov	x0, x21
  409b6c:	mov	x1, x27
  409b70:	bl	40aedc <tigetstr@plt+0x87cc>
  409b74:	subs	w22, w22, #0x1
  409b78:	b.ne	409b64 <tigetstr@plt+0x7454>  // b.any
  409b7c:	mov	w26, wzr
  409b80:	b	4099fc <tigetstr@plt+0x72ec>
  409b84:	and	w8, w22, w26
  409b88:	sub	x20, x20, #0x1
  409b8c:	tbz	w8, #0, 409d68 <tigetstr@plt+0x7658>
  409b90:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409b94:	ldr	x28, [x8, #1000]
  409b98:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409b9c:	subs	x22, x28, #0x1
  409ba0:	b.ls	409d28 <tigetstr@plt+0x7618>  // b.plast
  409ba4:	ldr	x26, [x8, #992]
  409ba8:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  409bac:	add	x1, x1, #0x983
  409bb0:	add	x0, x26, x22
  409bb4:	bl	4024e0 <strcmp@plt>
  409bb8:	cbnz	w0, 409d2c <tigetstr@plt+0x761c>
  409bbc:	sub	x8, x28, #0x2
  409bc0:	cbz	x8, 409d68 <tigetstr@plt+0x7658>
  409bc4:	ldrb	w9, [x26, x8]
  409bc8:	sub	x8, x8, #0x1
  409bcc:	cmp	w9, #0x9
  409bd0:	b.eq	409bc0 <tigetstr@plt+0x74b0>  // b.none
  409bd4:	cmp	w9, #0xa
  409bd8:	b.ne	409d2c <tigetstr@plt+0x761c>  // b.any
  409bdc:	b	409d68 <tigetstr@plt+0x7658>
  409be0:	sub	x28, x20, #0x1
  409be4:	tbz	w22, #0, 409c18 <tigetstr@plt+0x7508>
  409be8:	cmp	w19, #0x2
  409bec:	b.ge	409db4 <tigetstr@plt+0x76a4>  // b.tcont
  409bf0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409bf4:	ldrb	w8, [x8, #864]
  409bf8:	cbz	w8, 409c18 <tigetstr@plt+0x7508>
  409bfc:	ldr	x0, [x23]
  409c00:	bl	4021d0 <_nc_first_name@plt>
  409c04:	ldr	x2, [sp, #8]
  409c08:	mov	x1, x0
  409c0c:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  409c10:	add	x0, x0, #0x9a4
  409c14:	bl	402550 <_nc_warning@plt>
  409c18:	mov	w22, wzr
  409c1c:	mov	x20, x28
  409c20:	b	409d70 <tigetstr@plt+0x7660>
  409c24:	mov	w22, wzr
  409c28:	sub	x20, x20, #0x1
  409c2c:	b	409d70 <tigetstr@plt+0x7660>
  409c30:	tbnz	w19, #31, 409c50 <tigetstr@plt+0x7540>
  409c34:	mov	w22, w24
  409c38:	mov	w2, #0x1                   	// #1
  409c3c:	mov	x0, x21
  409c40:	mov	x1, x27
  409c44:	bl	40aedc <tigetstr@plt+0x87cc>
  409c48:	subs	w22, w22, #0x1
  409c4c:	b.ne	409c38 <tigetstr@plt+0x7528>  // b.any
  409c50:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  409c54:	mov	w2, #0x1                   	// #1
  409c58:	mov	x0, x21
  409c5c:	add	x1, x1, #0x983
  409c60:	bl	40aedc <tigetstr@plt+0x87cc>
  409c64:	mov	w2, #0x1                   	// #1
  409c68:	mov	x0, x21
  409c6c:	mov	x1, x28
  409c70:	bl	40aedc <tigetstr@plt+0x87cc>
  409c74:	ldrb	w8, [x28]
  409c78:	cmp	w8, #0x3f
  409c7c:	b.ne	409ce8 <tigetstr@plt+0x75d8>  // b.any
  409c80:	ldr	x1, [sp, #8]
  409c84:	mov	x0, x23
  409c88:	mov	x2, x20
  409c8c:	mov	w3, w24
  409c90:	bl	4099a0 <tigetstr@plt+0x7290>
  409c94:	ldrb	w8, [x0]
  409c98:	mov	x20, x0
  409c9c:	mov	w22, wzr
  409ca0:	cbz	w8, 4099fc <tigetstr@plt+0x72ec>
  409ca4:	cmp	w8, #0x25
  409ca8:	b.eq	4099fc <tigetstr@plt+0x72ec>  // b.none
  409cac:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  409cb0:	mov	w2, #0x1                   	// #1
  409cb4:	mov	x0, x21
  409cb8:	add	x1, x1, #0x8fa
  409cbc:	bl	40aedc <tigetstr@plt+0x87cc>
  409cc0:	mov	w22, wzr
  409cc4:	tbnz	w19, #31, 4099fc <tigetstr@plt+0x72ec>
  409cc8:	mov	w22, w24
  409ccc:	mov	w2, #0x1                   	// #1
  409cd0:	mov	x0, x21
  409cd4:	mov	x1, x27
  409cd8:	bl	40aedc <tigetstr@plt+0x87cc>
  409cdc:	subs	w22, w22, #0x1
  409ce0:	b.ne	409ccc <tigetstr@plt+0x75bc>  // b.any
  409ce4:	b	4099fc <tigetstr@plt+0x72ec>
  409ce8:	cmp	w19, #0x1
  409cec:	mov	w22, wzr
  409cf0:	b.ne	4099fc <tigetstr@plt+0x72ec>  // b.any
  409cf4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409cf8:	ldrb	w8, [x8, #864]
  409cfc:	cbz	w8, 4099fc <tigetstr@plt+0x72ec>
  409d00:	ldr	x0, [x23]
  409d04:	bl	4021d0 <_nc_first_name@plt>
  409d08:	ldrb	w2, [x20]
  409d0c:	ldr	x3, [sp, #8]
  409d10:	mov	x1, x0
  409d14:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  409d18:	add	x0, x0, #0x985
  409d1c:	bl	402550 <_nc_warning@plt>
  409d20:	mov	w22, wzr
  409d24:	b	4099fc <tigetstr@plt+0x72ec>
  409d28:	ldr	x26, [x8, #992]
  409d2c:	mov	w8, #0xa                   	// #10
  409d30:	strb	w8, [x26, x22]
  409d34:	tbnz	w19, #31, 409d54 <tigetstr@plt+0x7644>
  409d38:	mov	w22, w24
  409d3c:	mov	w2, #0x1                   	// #1
  409d40:	mov	x0, x21
  409d44:	mov	x1, x27
  409d48:	bl	40aedc <tigetstr@plt+0x87cc>
  409d4c:	subs	w22, w22, #0x1
  409d50:	b.ne	409d3c <tigetstr@plt+0x762c>  // b.any
  409d54:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  409d58:	mov	w2, #0x1                   	// #1
  409d5c:	mov	x0, x21
  409d60:	add	x1, x1, #0x983
  409d64:	bl	40aedc <tigetstr@plt+0x87cc>
  409d68:	mov	w22, wzr
  409d6c:	mov	w26, wzr
  409d70:	mov	w2, #0x1                   	// #1
  409d74:	mov	x0, x21
  409d78:	mov	x1, x20
  409d7c:	add	x28, x20, #0x1
  409d80:	bl	40aedc <tigetstr@plt+0x87cc>
  409d84:	mov	x20, x28
  409d88:	b	4099fc <tigetstr@plt+0x72ec>
  409d8c:	sub	x20, x20, #0x1
  409d90:	mov	x0, x20
  409d94:	ldp	x20, x19, [sp, #96]
  409d98:	ldp	x22, x21, [sp, #80]
  409d9c:	ldp	x24, x23, [sp, #64]
  409da0:	ldp	x26, x25, [sp, #48]
  409da4:	ldp	x28, x27, [sp, #32]
  409da8:	ldp	x29, x30, [sp, #16]
  409dac:	add	sp, sp, #0x70
  409db0:	ret
  409db4:	ldp	x8, x9, [x21]
  409db8:	adrp	x22, 40f000 <tigetstr@plt+0xc8f0>
  409dbc:	mov	w10, #0xa                   	// #10
  409dc0:	add	x22, x22, #0x599
  409dc4:	add	x8, x9, x8
  409dc8:	mov	w23, w19
  409dcc:	sturb	w10, [x8, #-1]
  409dd0:	mov	w2, #0x1                   	// #1
  409dd4:	mov	x0, x21
  409dd8:	mov	x1, x22
  409ddc:	bl	40aedc <tigetstr@plt+0x87cc>
  409de0:	subs	w23, w23, #0x1
  409de4:	b.ne	409dd0 <tigetstr@plt+0x76c0>  // b.any
  409de8:	adrp	x21, 421000 <tigetstr@plt+0x1e8f0>
  409dec:	add	x21, x21, #0x3e0
  409df0:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  409df4:	add	x1, x1, #0x983
  409df8:	mov	w2, #0x1                   	// #1
  409dfc:	mov	x0, x21
  409e00:	bl	40aedc <tigetstr@plt+0x87cc>
  409e04:	mov	w2, #0x1                   	// #1
  409e08:	mov	x0, x21
  409e0c:	mov	x1, x28
  409e10:	bl	40aedc <tigetstr@plt+0x87cc>
  409e14:	ldrb	w8, [x20]
  409e18:	cmp	w8, #0x25
  409e1c:	b.ne	409d90 <tigetstr@plt+0x7680>  // b.any
  409e20:	ldrb	w1, [x20, #1]
  409e24:	cbz	w1, 409d90 <tigetstr@plt+0x7680>
  409e28:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  409e2c:	add	x0, x0, #0x9a0
  409e30:	mov	w2, #0x4                   	// #4
  409e34:	bl	4025d0 <memchr@plt>
  409e38:	cbnz	x0, 409d90 <tigetstr@plt+0x7680>
  409e3c:	ldp	x9, x8, [x21]
  409e40:	adrp	x22, 40f000 <tigetstr@plt+0xc8f0>
  409e44:	mov	w10, #0xa                   	// #10
  409e48:	add	x22, x22, #0x599
  409e4c:	add	x11, x8, #0x1
  409e50:	str	x11, [x21, #8]
  409e54:	strb	w10, [x9, x8]
  409e58:	mov	w2, #0x1                   	// #1
  409e5c:	mov	x0, x21
  409e60:	mov	x1, x22
  409e64:	bl	40aedc <tigetstr@plt+0x87cc>
  409e68:	subs	w19, w19, #0x1
  409e6c:	b.ne	409e58 <tigetstr@plt+0x7748>  // b.any
  409e70:	b	409d90 <tigetstr@plt+0x7680>
  409e74:	stp	x29, x30, [sp, #-96]!
  409e78:	stp	x28, x27, [sp, #16]
  409e7c:	stp	x26, x25, [sp, #32]
  409e80:	stp	x24, x23, [sp, #48]
  409e84:	stp	x22, x21, [sp, #64]
  409e88:	stp	x20, x19, [sp, #80]
  409e8c:	mov	x29, sp
  409e90:	sub	sp, sp, #0x10, lsl #12
  409e94:	sub	sp, sp, #0x70
  409e98:	adrp	x23, 421000 <tigetstr@plt+0x1e8f0>
  409e9c:	ldr	w8, [x23, #868]
  409ea0:	mov	x19, x0
  409ea4:	cbz	w8, 40a0f4 <tigetstr@plt+0x79e4>
  409ea8:	adrp	x9, 40d000 <tigetstr@plt+0xa8f0>
  409eac:	adrp	x11, 40f000 <tigetstr@plt+0xc8f0>
  409eb0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  409eb4:	add	x9, x9, #0x4e
  409eb8:	adrp	x10, 421000 <tigetstr@plt+0x1e8f0>
  409ebc:	add	x11, x11, #0x8fa
  409ec0:	adrp	x12, 421000 <tigetstr@plt+0x1e8f0>
  409ec4:	mov	w13, #0x1                   	// #1
  409ec8:	add	x1, sp, #0x68
  409ecc:	add	x2, sp, #0x64
  409ed0:	mov	w3, #0x10000               	// #65536
  409ed4:	mov	x0, x19
  409ed8:	str	wzr, [sp, #100]
  409edc:	str	x9, [x8, #728]
  409ee0:	str	x11, [x10, #736]
  409ee4:	strb	w13, [x12, #912]
  409ee8:	bl	402480 <_nc_write_object@plt>
  409eec:	cbnz	w0, 40a7c4 <tigetstr@plt+0x80b4>
  409ef0:	ldrb	w8, [x23, #868]
  409ef4:	adrp	x20, 421000 <tigetstr@plt+0x1e8f0>
  409ef8:	tbz	w8, #0, 409f7c <tigetstr@plt+0x786c>
  409efc:	ldr	x8, [x20, #960]
  409f00:	cbz	x8, 409f18 <tigetstr@plt+0x7808>
  409f04:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  409f08:	add	x0, x0, #0x8fa
  409f0c:	mov	w1, #0x1                   	// #1
  409f10:	mov	w2, #0x5                   	// #5
  409f14:	bl	4092d4 <tigetstr@plt+0x6bc4>
  409f18:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  409f1c:	add	x0, x0, #0x6c7
  409f20:	mov	w1, #0x4                   	// #4
  409f24:	mov	w2, #0x5                   	// #5
  409f28:	bl	4092d4 <tigetstr@plt+0x6bc4>
  409f2c:	ldr	w8, [sp, #100]
  409f30:	cbz	w8, 409f7c <tigetstr@plt+0x786c>
  409f34:	adrp	x19, 40f000 <tigetstr@plt+0xc8f0>
  409f38:	mov	x21, xzr
  409f3c:	add	x22, sp, #0x68
  409f40:	add	x19, x19, #0x6cc
  409f44:	ldrb	w2, [x22, x21]
  409f48:	add	x0, sp, #0x14
  409f4c:	mov	x1, x19
  409f50:	bl	402250 <sprintf@plt>
  409f54:	add	x0, sp, #0x14
  409f58:	bl	4021e0 <strlen@plt>
  409f5c:	mov	x1, x0
  409f60:	add	x0, sp, #0x14
  409f64:	mov	w2, #0x5                   	// #5
  409f68:	bl	4092d4 <tigetstr@plt+0x6bc4>
  409f6c:	ldr	w8, [sp, #100]
  409f70:	add	x21, x21, #0x1
  409f74:	cmp	x21, x8
  409f78:	b.cc	409f44 <tigetstr@plt+0x7834>  // b.lo, b.ul, b.last
  409f7c:	ldrb	w8, [x23, #868]
  409f80:	tbz	w8, #1, 40a7c4 <tigetstr@plt+0x80b4>
  409f84:	ldr	x8, [x20, #960]
  409f88:	cbz	x8, 409fa0 <tigetstr@plt+0x7890>
  409f8c:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  409f90:	add	x0, x0, #0x8fa
  409f94:	mov	w1, #0x1                   	// #1
  409f98:	mov	w2, #0x5                   	// #5
  409f9c:	bl	4092d4 <tigetstr@plt+0x6bc4>
  409fa0:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  409fa4:	add	x0, x0, #0x6d1
  409fa8:	mov	w1, #0x4                   	// #4
  409fac:	mov	w2, #0x5                   	// #5
  409fb0:	bl	4092d4 <tigetstr@plt+0x6bc4>
  409fb4:	ldr	w8, [sp, #100]
  409fb8:	cbz	w8, 40a7c4 <tigetstr@plt+0x80b4>
  409fbc:	add	x8, sp, #0x14
  409fc0:	mov	w22, #0xaaab                	// #43691
  409fc4:	adrp	x19, 40f000 <tigetstr@plt+0xc8f0>
  409fc8:	mov	x20, xzr
  409fcc:	mov	w21, wzr
  409fd0:	movk	w22, #0xaaaa, lsl #16
  409fd4:	add	x23, sp, #0x68
  409fd8:	orr	x24, x8, #0x1
  409fdc:	orr	x25, x8, #0x2
  409fe0:	add	x19, x19, #0x9be
  409fe4:	and	x8, x20, #0xffffffff
  409fe8:	mul	x8, x8, x22
  409fec:	lsr	x8, x8, #33
  409ff0:	sub	w9, w8, w8, lsl #2
  409ff4:	ldrb	w8, [x23, x20]
  409ff8:	add	w9, w20, w9
  409ffc:	cmp	w9, #0x2
  40a000:	b.eq	40a020 <tigetstr@plt+0x7910>  // b.none
  40a004:	cmp	w9, #0x1
  40a008:	b.eq	40a048 <tigetstr@plt+0x7938>  // b.none
  40a00c:	cbnz	w9, 40a064 <tigetstr@plt+0x7954>
  40a010:	lsr	x9, x8, #2
  40a014:	ldrb	w9, [x19, x9]
  40a018:	lsl	w21, w8, #4
  40a01c:	b	40a058 <tigetstr@plt+0x7948>
  40a020:	and	x9, x21, #0x3f
  40a024:	and	x10, x8, #0x3f
  40a028:	orr	x8, x9, x8, lsr #6
  40a02c:	ldrb	w8, [x19, x8]
  40a030:	ldrb	w9, [x19, x10]
  40a034:	mov	w21, wzr
  40a038:	strb	w8, [sp, #20]
  40a03c:	mov	x8, x25
  40a040:	strb	w9, [sp, #21]
  40a044:	b	40a068 <tigetstr@plt+0x7958>
  40a048:	and	x9, x21, #0x3f
  40a04c:	orr	x9, x9, x8, lsr #4
  40a050:	ldrb	w9, [x19, x9]
  40a054:	lsl	w21, w8, #2
  40a058:	mov	x8, x24
  40a05c:	strb	w9, [sp, #20]
  40a060:	b	40a068 <tigetstr@plt+0x7958>
  40a064:	add	x8, sp, #0x14
  40a068:	add	x0, sp, #0x14
  40a06c:	strb	wzr, [x8]
  40a070:	bl	4021e0 <strlen@plt>
  40a074:	mov	x1, x0
  40a078:	add	x0, sp, #0x14
  40a07c:	mov	w2, #0x5                   	// #5
  40a080:	bl	4092d4 <tigetstr@plt+0x6bc4>
  40a084:	ldr	w8, [sp, #100]
  40a088:	add	x20, x20, #0x1
  40a08c:	cmp	x20, x8
  40a090:	b.cc	409fe4 <tigetstr@plt+0x78d4>  // b.lo, b.ul, b.last
  40a094:	mov	w8, #0xaaab                	// #43691
  40a098:	movk	w8, #0xaaaa, lsl #16
  40a09c:	umull	x8, w20, w8
  40a0a0:	lsr	x8, x8, #33
  40a0a4:	sub	w8, w8, w8, lsl #2
  40a0a8:	add	w8, w8, w20
  40a0ac:	cmp	w8, #0x2
  40a0b0:	b.eq	40a4b8 <tigetstr@plt+0x7da8>  // b.none
  40a0b4:	cmp	w8, #0x1
  40a0b8:	b.ne	40a7c4 <tigetstr@plt+0x80b4>  // b.any
  40a0bc:	and	x8, x21, #0x3f
  40a0c0:	ldrb	w8, [x19, x8]
  40a0c4:	add	x0, sp, #0x14
  40a0c8:	strb	wzr, [sp, #21]
  40a0cc:	strb	w8, [sp, #20]
  40a0d0:	bl	4021e0 <strlen@plt>
  40a0d4:	mov	x1, x0
  40a0d8:	add	x0, sp, #0x14
  40a0dc:	mov	w2, #0x5                   	// #5
  40a0e0:	bl	4092d4 <tigetstr@plt+0x6bc4>
  40a0e4:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a0e8:	add	x0, x0, #0x6d6
  40a0ec:	mov	w1, #0x2                   	// #2
  40a0f0:	b	40a4ec <tigetstr@plt+0x7ddc>
  40a0f4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40a0f8:	ldr	w8, [x8, #880]
  40a0fc:	ldr	x24, [x19, #32]
  40a100:	mov	x21, x4
  40a104:	mov	w20, w3
  40a108:	orr	w8, w8, #0x1
  40a10c:	mov	w26, w2
  40a110:	mov	w22, w1
  40a114:	cmp	w8, #0x3
  40a118:	b.ne	40a1b8 <tigetstr@plt+0x7aa8>  // b.any
  40a11c:	ldr	x0, [x24, #16]
  40a120:	add	x8, x0, #0x1
  40a124:	cmp	x8, #0x2
  40a128:	b.cs	40a1f4 <tigetstr@plt+0x7ae4>  // b.hs, b.nlast
  40a12c:	ldr	x0, [x24, #824]
  40a130:	add	x8, x0, #0x1
  40a134:	cmp	x8, #0x2
  40a138:	b.cs	40a220 <tigetstr@plt+0x7b10>  // b.hs, b.nlast
  40a13c:	ldr	x8, [x24, #3152]
  40a140:	add	x8, x8, #0x1
  40a144:	cmp	x8, #0x1
  40a148:	b.hi	40a16c <tigetstr@plt+0x7a5c>  // b.pmore
  40a14c:	ldr	x8, [x24, #400]
  40a150:	add	x9, x8, #0x1
  40a154:	cmp	x9, #0x2
  40a158:	b.cc	40a16c <tigetstr@plt+0x7a5c>  // b.lo, b.ul, b.last
  40a15c:	str	x8, [x24, #3152]
  40a160:	ldr	x8, [x19, #32]
  40a164:	str	xzr, [x8, #400]
  40a168:	ldr	x24, [x19, #32]
  40a16c:	ldr	x8, [x24, #3160]
  40a170:	add	x8, x8, #0x1
  40a174:	cmp	x8, #0x1
  40a178:	b.hi	40a18c <tigetstr@plt+0x7a7c>  // b.pmore
  40a17c:	ldr	x8, [x24, #984]
  40a180:	add	x9, x8, #0x1
  40a184:	cmp	x9, #0x2
  40a188:	b.cs	40a488 <tigetstr@plt+0x7d78>  // b.hs, b.nlast
  40a18c:	ldr	x8, [x19, #24]
  40a190:	ldr	w9, [x8, #132]
  40a194:	cmn	w9, #0x1
  40a198:	b.eq	40a1cc <tigetstr@plt+0x7abc>  // b.none
  40a19c:	ldr	x8, [x19, #32]
  40a1a0:	ldr	x1, [x8, #824]
  40a1a4:	add	x8, x1, #0x1
  40a1a8:	cmp	x8, #0x2
  40a1ac:	b.cs	40a24c <tigetstr@plt+0x7b3c>  // b.hs, b.nlast
  40a1b0:	mov	w8, wzr
  40a1b4:	b	40a260 <tigetstr@plt+0x7b50>
  40a1b8:	adrp	x28, 40f000 <tigetstr@plt+0xc8f0>
  40a1bc:	mov	w23, #0x1                   	// #1
  40a1c0:	add	x28, x28, #0x6e7
  40a1c4:	mov	w25, #0x1000                	// #4096
  40a1c8:	b	40a29c <tigetstr@plt+0x7b8c>
  40a1cc:	ldr	w9, [x8, #16]
  40a1d0:	cmn	w9, #0x1
  40a1d4:	b.eq	40a19c <tigetstr@plt+0x7a8c>  // b.none
  40a1d8:	ldr	x10, [x19, #32]
  40a1dc:	ldr	x10, [x10, #288]
  40a1e0:	add	x10, x10, #0x1
  40a1e4:	cmp	x10, #0x2
  40a1e8:	b.cc	40a19c <tigetstr@plt+0x7a8c>  // b.lo, b.ul, b.last
  40a1ec:	str	w9, [x8, #132]
  40a1f0:	b	40a19c <tigetstr@plt+0x7a8c>
  40a1f4:	mov	w1, #0x2a                  	// #42
  40a1f8:	bl	402560 <strchr@plt>
  40a1fc:	cbz	x0, 40a12c <tigetstr@plt+0x7a1c>
  40a200:	add	x0, x0, #0x1
  40a204:	bl	4022e0 <atoi@plt>
  40a208:	lsl	w8, w0, #16
  40a20c:	cbz	w8, 40a12c <tigetstr@plt+0x7a1c>
  40a210:	ldr	x9, [x19, #24]
  40a214:	asr	w8, w8, #16
  40a218:	str	w8, [x9, #136]
  40a21c:	b	40a12c <tigetstr@plt+0x7a1c>
  40a220:	mov	w1, #0x2a                  	// #42
  40a224:	bl	402560 <strchr@plt>
  40a228:	cbz	x0, 40a13c <tigetstr@plt+0x7a2c>
  40a22c:	add	x0, x0, #0x1
  40a230:	bl	4022e0 <atoi@plt>
  40a234:	lsl	w8, w0, #16
  40a238:	cbz	w8, 40a13c <tigetstr@plt+0x7a2c>
  40a23c:	ldr	x9, [x19, #24]
  40a240:	asr	w8, w8, #16
  40a244:	str	w8, [x9, #140]
  40a248:	b	40a13c <tigetstr@plt+0x7a2c>
  40a24c:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a250:	add	x0, x0, #0x8fa
  40a254:	bl	4024e0 <strcmp@plt>
  40a258:	cmp	w0, #0x0
  40a25c:	cset	w8, eq  // eq = none
  40a260:	ldr	x9, [x19, #16]
  40a264:	strb	w8, [x9, #41]
  40a268:	ldr	x24, [x19, #32]
  40a26c:	ldr	x0, [x24, #112]
  40a270:	add	x8, x0, #0x1
  40a274:	cmp	x8, #0x2
  40a278:	b.cs	40a41c <tigetstr@plt+0x7d0c>  // b.hs, b.nlast
  40a27c:	ldr	x0, [x24, #1072]
  40a280:	add	x8, x0, #0x1
  40a284:	cmp	x8, #0x2
  40a288:	b.cs	40a448 <tigetstr@plt+0x7d38>  // b.hs, b.nlast
  40a28c:	adrp	x28, 40f000 <tigetstr@plt+0xc8f0>
  40a290:	mov	w23, wzr
  40a294:	add	x28, x28, #0x6d9
  40a298:	mov	w25, #0x3ff                 	// #1023
  40a29c:	ldr	x8, [x24, #1048]
  40a2a0:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40a2a4:	mov	x0, x19
  40a2a8:	mov	x1, x21
  40a2ac:	mov	w2, wzr
  40a2b0:	mov	w3, w22
  40a2b4:	mov	w4, w23
  40a2b8:	mov	w5, w20
  40a2bc:	str	x8, [x9, #984]
  40a2c0:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a2c4:	cbz	w26, 40a3d4 <tigetstr@plt+0x7cc4>
  40a2c8:	cmp	w0, w25
  40a2cc:	b.le	40a3d4 <tigetstr@plt+0x7cc4>
  40a2d0:	add	x0, sp, #0x68
  40a2d4:	mov	w2, #0x48                  	// #72
  40a2d8:	mov	x1, x19
  40a2dc:	bl	4021c0 <memcpy@plt>
  40a2e0:	cbnz	w22, 40a2f8 <tigetstr@plt+0x7be8>
  40a2e4:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a2e8:	add	x0, x0, #0x6f0
  40a2ec:	mov	w1, w25
  40a2f0:	bl	402680 <printf@plt>
  40a2f4:	mov	w22, #0x1                   	// #1
  40a2f8:	mov	x0, x19
  40a2fc:	mov	x1, x21
  40a300:	mov	w2, wzr
  40a304:	mov	w3, w22
  40a308:	mov	w4, w23
  40a30c:	mov	w5, w20
  40a310:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a314:	cmp	w0, w25
  40a318:	b.le	40a7c4 <tigetstr@plt+0x80b4>
  40a31c:	ldrh	w9, [x19, #60]
  40a320:	cmp	w9, #0x19f
  40a324:	b.cc	40a480 <tigetstr@plt+0x7d70>  // b.lo, b.ul, b.last
  40a328:	adrp	x26, 40f000 <tigetstr@plt+0xc8f0>
  40a32c:	mov	w8, wzr
  40a330:	mov	w24, #0x19e                 	// #414
  40a334:	add	x26, x26, #0x736
  40a338:	ldr	x10, [x19, #32]
  40a33c:	ldr	x11, [x10, x24, lsl #3]
  40a340:	add	x11, x11, #0x1
  40a344:	cmp	x11, #0x2
  40a348:	b.cc	40a3c4 <tigetstr@plt+0x7cb4>  // b.lo, b.ul, b.last
  40a34c:	ldrh	w8, [x19, #66]
  40a350:	ldrh	w11, [x19, #64]
  40a354:	ldrh	w12, [x19, #62]
  40a358:	ldr	x13, [x19, #48]
  40a35c:	add	w8, w8, w11
  40a360:	add	w8, w8, w12
  40a364:	sub	w8, w8, w9, uxth
  40a368:	add	w8, w24, w8
  40a36c:	sbfiz	x8, x8, #3, #32
  40a370:	ldr	x27, [x13, x8]
  40a374:	str	xzr, [x10, #1048]
  40a378:	mov	x0, x27
  40a37c:	bl	4021e0 <strlen@plt>
  40a380:	cmp	x0, #0x2
  40a384:	b.hi	40a398 <tigetstr@plt+0x7c88>  // b.pmore
  40a388:	mov	x0, x26
  40a38c:	mov	x1, x27
  40a390:	mov	w2, w25
  40a394:	bl	402680 <printf@plt>
  40a398:	mov	x0, x19
  40a39c:	mov	x1, x21
  40a3a0:	mov	w2, wzr
  40a3a4:	mov	w3, w22
  40a3a8:	mov	w4, w23
  40a3ac:	mov	w5, w20
  40a3b0:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a3b4:	cmp	w0, w25
  40a3b8:	b.le	40a4f8 <tigetstr@plt+0x7de8>
  40a3bc:	ldrh	w9, [x19, #60]
  40a3c0:	mov	w8, #0x1                   	// #1
  40a3c4:	add	x24, x24, #0x1
  40a3c8:	cmp	x24, w9, uxth
  40a3cc:	b.cc	40a338 <tigetstr@plt+0x7c28>  // b.lo, b.ul, b.last
  40a3d0:	b	40a4fc <tigetstr@plt+0x7dec>
  40a3d4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40a3d8:	ldr	w8, [x8, #876]
  40a3dc:	cbz	w8, 40a7c4 <tigetstr@plt+0x80b4>
  40a3e0:	add	x0, sp, #0x68
  40a3e4:	mov	w2, #0x48                  	// #72
  40a3e8:	mov	x1, x19
  40a3ec:	bl	4021c0 <memcpy@plt>
  40a3f0:	mov	x0, x19
  40a3f4:	bl	40a83c <tigetstr@plt+0x812c>
  40a3f8:	tbz	w0, #0, 40a7b4 <tigetstr@plt+0x80a4>
  40a3fc:	mov	x0, x19
  40a400:	mov	x1, x21
  40a404:	mov	w2, wzr
  40a408:	mov	w3, w22
  40a40c:	mov	w4, w23
  40a410:	mov	w5, w20
  40a414:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a418:	b	40a7b4 <tigetstr@plt+0x80a4>
  40a41c:	mov	w1, #0x2a                  	// #42
  40a420:	bl	402560 <strchr@plt>
  40a424:	cbz	x0, 40a27c <tigetstr@plt+0x7b6c>
  40a428:	add	x0, x0, #0x1
  40a42c:	bl	4022e0 <atoi@plt>
  40a430:	lsl	w8, w0, #16
  40a434:	cbz	w8, 40a27c <tigetstr@plt+0x7b6c>
  40a438:	ldr	x9, [x19, #24]
  40a43c:	asr	w8, w8, #16
  40a440:	str	w8, [x9, #144]
  40a444:	b	40a27c <tigetstr@plt+0x7b6c>
  40a448:	mov	w1, #0x2a                  	// #42
  40a44c:	bl	402560 <strchr@plt>
  40a450:	cbz	x0, 40a28c <tigetstr@plt+0x7b7c>
  40a454:	add	x0, x0, #0x1
  40a458:	bl	4022e0 <atoi@plt>
  40a45c:	lsl	w8, w0, #16
  40a460:	cbz	w8, 40a28c <tigetstr@plt+0x7b7c>
  40a464:	ldr	x9, [x19, #24]
  40a468:	adrp	x28, 40f000 <tigetstr@plt+0xc8f0>
  40a46c:	mov	w23, wzr
  40a470:	asr	w8, w8, #16
  40a474:	add	x28, x28, #0x6d9
  40a478:	str	w8, [x9, #148]
  40a47c:	b	40a298 <tigetstr@plt+0x7b88>
  40a480:	mov	w8, wzr
  40a484:	b	40a4fc <tigetstr@plt+0x7dec>
  40a488:	ldr	x9, [x24, #976]
  40a48c:	add	x9, x9, #0x1
  40a490:	cmp	x9, #0x1
  40a494:	b.hi	40a18c <tigetstr@plt+0x7a7c>  // b.pmore
  40a498:	ldr	x9, [x24, #992]
  40a49c:	add	x9, x9, #0x1
  40a4a0:	cmp	x9, #0x1
  40a4a4:	b.hi	40a18c <tigetstr@plt+0x7a7c>  // b.pmore
  40a4a8:	str	x8, [x24, #3160]
  40a4ac:	ldr	x8, [x19, #32]
  40a4b0:	str	xzr, [x8, #984]
  40a4b4:	b	40a18c <tigetstr@plt+0x7a7c>
  40a4b8:	and	x8, x21, #0x3f
  40a4bc:	ldrb	w8, [x19, x8]
  40a4c0:	add	x0, sp, #0x14
  40a4c4:	strb	wzr, [sp, #21]
  40a4c8:	strb	w8, [sp, #20]
  40a4cc:	bl	4021e0 <strlen@plt>
  40a4d0:	mov	x1, x0
  40a4d4:	add	x0, sp, #0x14
  40a4d8:	mov	w2, #0x5                   	// #5
  40a4dc:	bl	4092d4 <tigetstr@plt+0x6bc4>
  40a4e0:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a4e4:	add	x0, x0, #0x6c5
  40a4e8:	mov	w1, #0x1                   	// #1
  40a4ec:	mov	w2, #0x5                   	// #5
  40a4f0:	bl	4092d4 <tigetstr@plt+0x6bc4>
  40a4f4:	b	40a7c4 <tigetstr@plt+0x80b4>
  40a4f8:	mov	w8, #0x1                   	// #1
  40a4fc:	ldr	x9, [x19, #32]
  40a500:	ldr	x10, [x9, #1048]
  40a504:	add	x10, x10, #0x1
  40a508:	cmp	x10, #0x2
  40a50c:	b.cs	40a51c <tigetstr@plt+0x7e0c>  // b.hs, b.nlast
  40a510:	tbnz	w8, #0, 40a530 <tigetstr@plt+0x7e20>
  40a514:	mov	w24, wzr
  40a518:	b	40a558 <tigetstr@plt+0x7e48>
  40a51c:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a520:	add	x0, x0, #0x763
  40a524:	mov	w1, w25
  40a528:	str	xzr, [x9, #1048]
  40a52c:	bl	402680 <printf@plt>
  40a530:	mov	x0, x19
  40a534:	mov	x1, x21
  40a538:	mov	w2, wzr
  40a53c:	mov	w3, w22
  40a540:	mov	w4, w23
  40a544:	mov	w5, w20
  40a548:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a54c:	cmp	w0, w25
  40a550:	b.le	40a584 <tigetstr@plt+0x7e74>
  40a554:	mov	w24, #0x1                   	// #1
  40a558:	mov	x0, x19
  40a55c:	bl	40a83c <tigetstr@plt+0x812c>
  40a560:	tbz	w0, #0, 40a580 <tigetstr@plt+0x7e70>
  40a564:	ldr	x8, [x19, #32]
  40a568:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a56c:	add	x0, x0, #0x791
  40a570:	mov	w1, w25
  40a574:	str	xzr, [x8, #1168]
  40a578:	bl	402680 <printf@plt>
  40a57c:	b	40a584 <tigetstr@plt+0x7e74>
  40a580:	cbz	w24, 40a5a8 <tigetstr@plt+0x7e98>
  40a584:	mov	x0, x19
  40a588:	mov	x1, x21
  40a58c:	mov	w2, wzr
  40a590:	mov	w3, w22
  40a594:	mov	w4, w23
  40a598:	mov	w5, w20
  40a59c:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a5a0:	cmp	w0, w25
  40a5a4:	b.le	40a7a4 <tigetstr@plt+0x8094>
  40a5a8:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40a5ac:	ldr	w8, [x9, #876]
  40a5b0:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a5b4:	add	x0, x0, #0x7c0
  40a5b8:	mov	w1, w25
  40a5bc:	str	w8, [sp, #4]
  40a5c0:	mov	w8, #0x4                   	// #4
  40a5c4:	str	w8, [x9, #876]
  40a5c8:	bl	402680 <printf@plt>
  40a5cc:	mov	x0, x19
  40a5d0:	mov	x1, x21
  40a5d4:	mov	w2, wzr
  40a5d8:	mov	w3, w22
  40a5dc:	mov	w4, w23
  40a5e0:	mov	w5, w20
  40a5e4:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a5e8:	mov	w27, w0
  40a5ec:	subs	w26, w0, w25
  40a5f0:	str	x28, [sp, #8]
  40a5f4:	b.le	40a6c0 <tigetstr@plt+0x7fb0>
  40a5f8:	adrp	x28, 40f000 <tigetstr@plt+0xc8f0>
  40a5fc:	str	w27, [sp]
  40a600:	mov	w24, wzr
  40a604:	mov	w27, wzr
  40a608:	add	x28, x28, #0x9ff
  40a60c:	add	x0, sp, #0x14
  40a610:	mov	x1, x28
  40a614:	mov	w2, w27
  40a618:	bl	402250 <sprintf@plt>
  40a61c:	add	x1, sp, #0x14
  40a620:	mov	x0, x19
  40a624:	bl	40af84 <tigetstr@plt+0x8874>
  40a628:	add	x8, x0, #0x1
  40a62c:	cmp	x8, #0x2
  40a630:	b.cs	40a644 <tigetstr@plt+0x7f34>  // b.hs, b.nlast
  40a634:	add	w27, w27, #0x1
  40a638:	cmp	w27, #0xb
  40a63c:	b.ne	40a60c <tigetstr@plt+0x7efc>  // b.any
  40a640:	b	40a684 <tigetstr@plt+0x7f74>
  40a644:	ldrh	w8, [x19, #60]
  40a648:	cbz	x8, 40a634 <tigetstr@plt+0x7f24>
  40a64c:	ldr	x9, [x19, #32]
  40a650:	ldr	x10, [x9]
  40a654:	cmp	x10, x0
  40a658:	b.eq	40a66c <tigetstr@plt+0x7f5c>  // b.none
  40a65c:	subs	x8, x8, #0x1
  40a660:	add	x9, x9, #0x8
  40a664:	b.ne	40a650 <tigetstr@plt+0x7f40>  // b.any
  40a668:	b	40a634 <tigetstr@plt+0x7f24>
  40a66c:	str	xzr, [x9]
  40a670:	bl	4021e0 <strlen@plt>
  40a674:	sub	w8, w26, w0
  40a678:	subs	w26, w8, #0x5
  40a67c:	add	w24, w24, #0x1
  40a680:	b.pl	40a634 <tigetstr@plt+0x7f24>  // b.nfrst
  40a684:	ldr	x28, [sp, #8]
  40a688:	ldr	w27, [sp]
  40a68c:	cbz	w24, 40a6c0 <tigetstr@plt+0x7fb0>
  40a690:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a694:	add	x0, x0, #0x808
  40a698:	mov	w1, w25
  40a69c:	bl	402680 <printf@plt>
  40a6a0:	mov	x0, x19
  40a6a4:	mov	x1, x21
  40a6a8:	mov	w2, wzr
  40a6ac:	mov	w3, w22
  40a6b0:	mov	w4, w23
  40a6b4:	mov	w5, w20
  40a6b8:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a6bc:	mov	w27, w0
  40a6c0:	subs	w26, w27, w25
  40a6c4:	b.le	40a790 <tigetstr@plt+0x8080>
  40a6c8:	str	w27, [sp]
  40a6cc:	adrp	x27, 40f000 <tigetstr@plt+0xc8f0>
  40a6d0:	mov	w24, wzr
  40a6d4:	mov	w8, #0x3c                  	// #60
  40a6d8:	add	x27, x27, #0xa04
  40a6dc:	add	x0, sp, #0x14
  40a6e0:	mov	x1, x27
  40a6e4:	mov	w2, w8
  40a6e8:	mov	w28, w8
  40a6ec:	bl	402250 <sprintf@plt>
  40a6f0:	add	x1, sp, #0x14
  40a6f4:	mov	x0, x19
  40a6f8:	bl	40af84 <tigetstr@plt+0x8874>
  40a6fc:	add	x8, x0, #0x1
  40a700:	cmp	x8, #0x2
  40a704:	b.cs	40a714 <tigetstr@plt+0x8004>  // b.hs, b.nlast
  40a708:	sub	w8, w28, #0x1
  40a70c:	cbnz	w28, 40a6dc <tigetstr@plt+0x7fcc>
  40a710:	b	40a754 <tigetstr@plt+0x8044>
  40a714:	ldrh	w8, [x19, #60]
  40a718:	cbz	x8, 40a708 <tigetstr@plt+0x7ff8>
  40a71c:	ldr	x9, [x19, #32]
  40a720:	ldr	x10, [x9]
  40a724:	cmp	x10, x0
  40a728:	b.eq	40a73c <tigetstr@plt+0x802c>  // b.none
  40a72c:	subs	x8, x8, #0x1
  40a730:	add	x9, x9, #0x8
  40a734:	b.ne	40a720 <tigetstr@plt+0x8010>  // b.any
  40a738:	b	40a708 <tigetstr@plt+0x7ff8>
  40a73c:	str	xzr, [x9]
  40a740:	bl	4021e0 <strlen@plt>
  40a744:	sub	w8, w26, w0
  40a748:	subs	w26, w8, #0x5
  40a74c:	add	w24, w24, #0x1
  40a750:	b.pl	40a708 <tigetstr@plt+0x7ff8>  // b.nfrst
  40a754:	ldr	x28, [sp, #8]
  40a758:	ldr	w27, [sp]
  40a75c:	cbz	w24, 40a790 <tigetstr@plt+0x8080>
  40a760:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a764:	add	x0, x0, #0x84e
  40a768:	mov	w1, w25
  40a76c:	bl	402680 <printf@plt>
  40a770:	mov	x0, x19
  40a774:	mov	x1, x21
  40a778:	mov	w2, wzr
  40a77c:	mov	w3, w22
  40a780:	mov	w4, w23
  40a784:	mov	w5, w20
  40a788:	bl	4081c4 <tigetstr@plt+0x5ab4>
  40a78c:	mov	w27, w0
  40a790:	cmp	w27, w25
  40a794:	b.gt	40a7e8 <tigetstr@plt+0x80d8>
  40a798:	ldr	w9, [sp, #4]
  40a79c:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40a7a0:	str	w9, [x8, #876]
  40a7a4:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40a7a8:	ldr	x8, [x8, #984]
  40a7ac:	ldr	x9, [x19, #32]
  40a7b0:	str	x8, [x9, #1048]
  40a7b4:	add	x1, sp, #0x68
  40a7b8:	mov	w2, #0x48                  	// #72
  40a7bc:	mov	x0, x19
  40a7c0:	bl	4021c0 <memcpy@plt>
  40a7c4:	add	sp, sp, #0x10, lsl #12
  40a7c8:	add	sp, sp, #0x70
  40a7cc:	ldp	x20, x19, [sp, #80]
  40a7d0:	ldp	x22, x21, [sp, #64]
  40a7d4:	ldp	x24, x23, [sp, #48]
  40a7d8:	ldp	x26, x25, [sp, #32]
  40a7dc:	ldp	x28, x27, [sp, #16]
  40a7e0:	ldp	x29, x30, [sp], #96
  40a7e4:	ret
  40a7e8:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40a7ec:	adrp	x9, 420000 <tigetstr@plt+0x1d8f0>
  40a7f0:	ldr	x8, [x8, #3856]
  40a7f4:	ldr	x9, [x9, #3968]
  40a7f8:	ldr	x0, [x19]
  40a7fc:	ldr	x20, [x8]
  40a800:	ldr	x21, [x9]
  40a804:	bl	4021d0 <_nc_first_name@plt>
  40a808:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  40a80c:	mov	x3, x0
  40a810:	add	x1, x1, #0x89a
  40a814:	mov	x0, x20
  40a818:	mov	x2, x21
  40a81c:	mov	w4, w27
  40a820:	bl	4026d0 <fprintf@plt>
  40a824:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a828:	add	x0, x0, #0x8b9
  40a82c:	mov	w1, w27
  40a830:	mov	x2, x28
  40a834:	bl	402680 <printf@plt>
  40a838:	b	40a798 <tigetstr@plt+0x8088>
  40a83c:	stp	x29, x30, [sp, #-64]!
  40a840:	stp	x24, x23, [sp, #16]
  40a844:	stp	x22, x21, [sp, #32]
  40a848:	stp	x20, x19, [sp, #48]
  40a84c:	ldr	x22, [x0, #32]
  40a850:	mov	x29, sp
  40a854:	ldr	x9, [x22, #1168]
  40a858:	add	x8, x9, #0x1
  40a85c:	cmp	x8, #0x2
  40a860:	b.cs	40a86c <tigetstr@plt+0x815c>  // b.hs, b.nlast
  40a864:	mov	w0, wzr
  40a868:	b	40a8d4 <tigetstr@plt+0x81c4>
  40a86c:	ldrb	w8, [x9]
  40a870:	cbz	w8, 40a8d0 <tigetstr@plt+0x81c0>
  40a874:	adrp	x20, 40c000 <tigetstr@plt+0x98f0>
  40a878:	mov	x19, x0
  40a87c:	add	x23, x9, #0x2
  40a880:	add	x20, x20, #0xb7e
  40a884:	ldurb	w24, [x23, #-1]
  40a888:	cbz	w24, 40a8d0 <tigetstr@plt+0x81c0>
  40a88c:	and	w21, w8, #0xff
  40a890:	mov	w2, #0xc                   	// #12
  40a894:	mov	x0, x20
  40a898:	mov	w1, w21
  40a89c:	bl	4025d0 <memchr@plt>
  40a8a0:	cmp	w21, w24
  40a8a4:	b.eq	40a8ac <tigetstr@plt+0x819c>  // b.none
  40a8a8:	cbnz	x0, 40a8b8 <tigetstr@plt+0x81a8>
  40a8ac:	ldrb	w8, [x23], #2
  40a8b0:	cbnz	w8, 40a884 <tigetstr@plt+0x8174>
  40a8b4:	b	40a8d0 <tigetstr@plt+0x81c0>
  40a8b8:	str	xzr, [x22, #200]
  40a8bc:	ldr	x8, [x19, #32]
  40a8c0:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40a8c4:	add	x0, x0, #0xa09
  40a8c8:	str	xzr, [x8, #304]
  40a8cc:	bl	4024c0 <puts@plt>
  40a8d0:	mov	w0, #0x1                   	// #1
  40a8d4:	ldp	x20, x19, [sp, #48]
  40a8d8:	ldp	x22, x21, [sp, #32]
  40a8dc:	ldp	x24, x23, [sp, #16]
  40a8e0:	ldp	x29, x30, [sp], #64
  40a8e4:	ret
  40a8e8:	stp	x29, x30, [sp, #-32]!
  40a8ec:	str	x28, [sp, #16]
  40a8f0:	mov	x29, sp
  40a8f4:	sub	sp, sp, #0x1, lsl #12
  40a8f8:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40a8fc:	ldr	w8, [x8, #880]
  40a900:	mov	x3, x0
  40a904:	orr	w8, w8, #0x1
  40a908:	cmp	w8, #0x3
  40a90c:	b.ne	40a944 <tigetstr@plt+0x8234>  // b.any
  40a910:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40a914:	ldr	x10, [x8, #960]
  40a918:	cbz	x10, 40a944 <tigetstr@plt+0x8234>
  40a91c:	adrp	x9, 421000 <tigetstr@plt+0x1e8f0>
  40a920:	ldr	x11, [x9, #952]
  40a924:	sub	x10, x10, #0x1
  40a928:	ldrb	w12, [x11, x10]
  40a92c:	cmp	w12, #0x20
  40a930:	b.ne	40a944 <tigetstr@plt+0x8234>  // b.any
  40a934:	str	x10, [x8, #960]
  40a938:	strb	wzr, [x11, x10]
  40a93c:	ldr	x10, [x8, #960]
  40a940:	cbnz	x10, 40a920 <tigetstr@plt+0x8210>
  40a944:	adrp	x8, 40f000 <tigetstr@plt+0xc8f0>
  40a948:	adrp	x9, 40f000 <tigetstr@plt+0xc8f0>
  40a94c:	add	x8, x8, #0x906
  40a950:	add	x9, x9, #0x901
  40a954:	tst	w1, #0x1
  40a958:	adrp	x1, 40f000 <tigetstr@plt+0xc8f0>
  40a95c:	csel	x2, x9, x8, ne  // ne = any
  40a960:	add	x1, x1, #0x8fc
  40a964:	mov	x0, sp
  40a968:	bl	402250 <sprintf@plt>
  40a96c:	mov	x0, sp
  40a970:	bl	4021e0 <strlen@plt>
  40a974:	mov	x1, x0
  40a978:	mov	x0, sp
  40a97c:	mov	w2, #0x5                   	// #5
  40a980:	bl	4092d4 <tigetstr@plt+0x6bc4>
  40a984:	add	sp, sp, #0x1, lsl #12
  40a988:	ldr	x28, [sp, #16]
  40a98c:	ldp	x29, x30, [sp], #32
  40a990:	ret
  40a994:	stp	x29, x30, [sp, #-96]!
  40a998:	stp	x20, x19, [sp, #80]
  40a99c:	adrp	x19, 421000 <tigetstr@plt+0x1e8f0>
  40a9a0:	stp	x22, x21, [sp, #64]
  40a9a4:	ldr	x21, [x19, #960]
  40a9a8:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  40a9ac:	stp	x28, x27, [sp, #16]
  40a9b0:	stp	x26, x25, [sp, #32]
  40a9b4:	stp	x24, x23, [sp, #48]
  40a9b8:	mov	x29, sp
  40a9bc:	cbz	x21, 40aa78 <tigetstr@plt+0x8368>
  40a9c0:	adrp	x8, 421000 <tigetstr@plt+0x1e8f0>
  40a9c4:	ldr	w8, [x8, #880]
  40a9c8:	ldr	x22, [x11, #952]
  40a9cc:	mov	w9, #0x3a                  	// #58
  40a9d0:	mov	w10, #0x2c                  	// #44
  40a9d4:	orr	w8, w8, #0x1
  40a9d8:	cmp	w8, #0x3
  40a9dc:	csel	w23, w10, w9, ne  // ne = any
  40a9e0:	cmp	w21, #0x2
  40a9e4:	b.lt	40aa70 <tigetstr@plt+0x8360>  // b.tstop
  40a9e8:	cmp	w8, #0x3
  40a9ec:	and	x8, x21, #0xffffffff
  40a9f0:	sxtw	x27, w21
  40a9f4:	cset	w24, eq  // eq = none
  40a9f8:	add	x25, x8, #0x1
  40a9fc:	sub	x26, x22, #0x1
  40aa00:	ldrb	w20, [x26, x27]
  40aa04:	sub	x28, x27, #0x1
  40aa08:	cmp	w20, #0xa
  40aa0c:	b.eq	40aa60 <tigetstr@plt+0x8350>  // b.none
  40aa10:	bl	4024f0 <__ctype_b_loc@plt>
  40aa14:	ldr	x8, [x0]
  40aa18:	cmp	w20, #0x5c
  40aa1c:	ldrh	w9, [x8, x20, lsl #1]
  40aa20:	cset	w8, eq  // eq = none
  40aa24:	tbnz	w9, #13, 40aa54 <tigetstr@plt+0x8344>
  40aa28:	and	w9, w8, w24
  40aa2c:	mov	x8, x28
  40aa30:	tbnz	w9, #0, 40aa58 <tigetstr@plt+0x8348>
  40aa34:	cmp	w23, w20
  40aa38:	b.ne	40aa70 <tigetstr@plt+0x8360>  // b.any
  40aa3c:	sub	w8, w27, #0x2
  40aa40:	ldrb	w8, [x22, w8, sxtw]
  40aa44:	cmp	w8, #0x5c
  40aa48:	b.eq	40aa70 <tigetstr@plt+0x8360>  // b.none
  40aa4c:	and	x8, x27, #0xffffffff
  40aa50:	b	40aa58 <tigetstr@plt+0x8348>
  40aa54:	mov	x8, x28
  40aa58:	mov	x21, x8
  40aa5c:	str	x8, [x19, #960]
  40aa60:	sub	x25, x25, #0x1
  40aa64:	cmp	x25, #0x2
  40aa68:	mov	x27, x28
  40aa6c:	b.gt	40aa00 <tigetstr@plt+0x82f0>
  40aa70:	adrp	x11, 421000 <tigetstr@plt+0x1e8f0>
  40aa74:	strb	wzr, [x22, x21]
  40aa78:	ldr	x0, [x11, #952]
  40aa7c:	cbz	x0, 40aa98 <tigetstr@plt+0x8388>
  40aa80:	adrp	x8, 420000 <tigetstr@plt+0x1d8f0>
  40aa84:	ldr	x8, [x8, #3896]
  40aa88:	ldr	x1, [x8]
  40aa8c:	bl	402200 <fputs@plt>
  40aa90:	mov	w0, #0xa                   	// #10
  40aa94:	bl	4026b0 <putchar@plt>
  40aa98:	ldr	w0, [x19, #960]
  40aa9c:	ldp	x20, x19, [sp, #80]
  40aaa0:	ldp	x22, x21, [sp, #64]
  40aaa4:	ldp	x24, x23, [sp, #48]
  40aaa8:	ldp	x26, x25, [sp, #32]
  40aaac:	ldp	x28, x27, [sp, #16]
  40aab0:	ldp	x29, x30, [sp], #96
  40aab4:	ret
  40aab8:	sub	sp, sp, #0x70
  40aabc:	stp	x29, x30, [sp, #16]
  40aac0:	stp	x28, x27, [sp, #32]
  40aac4:	stp	x26, x25, [sp, #48]
  40aac8:	stp	x24, x23, [sp, #64]
  40aacc:	stp	x22, x21, [sp, #80]
  40aad0:	stp	x20, x19, [sp, #96]
  40aad4:	str	x0, [sp, #8]
  40aad8:	adrp	x24, 420000 <tigetstr@plt+0x1d8f0>
  40aadc:	ldr	x24, [x24, #3896]
  40aae0:	mov	w20, w2
  40aae4:	mov	x19, x1
  40aae8:	add	x29, sp, #0x10
  40aaec:	tbnz	w2, #0, 40ab00 <tigetstr@plt+0x83f0>
  40aaf0:	ldr	x1, [x24]
  40aaf4:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40aaf8:	add	x0, x0, #0x90a
  40aafc:	bl	402200 <fputs@plt>
  40ab00:	adrp	x23, 420000 <tigetstr@plt+0x1d8f0>
  40ab04:	ldrh	w8, [x19, #56]
  40ab08:	ldr	x23, [x23, #3912]
  40ab0c:	adrp	x21, 421000 <tigetstr@plt+0x1e8f0>
  40ab10:	adrp	x22, 421000 <tigetstr@plt+0x1e8f0>
  40ab14:	cbz	w8, 40abcc <tigetstr@plt+0x84bc>
  40ab18:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  40ab1c:	mov	x25, xzr
  40ab20:	add	x26, x19, #0x30
  40ab24:	add	x27, x27, #0x378
  40ab28:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  40ab2c:	ldr	w9, [x21, #916]
  40ab30:	cmp	x25, #0x2b
  40ab34:	b.hi	40ab4c <tigetstr@plt+0x843c>  // b.pmore
  40ab38:	cmp	w9, #0x1
  40ab3c:	b.eq	40ab4c <tigetstr@plt+0x843c>  // b.none
  40ab40:	ldr	x10, [x28, #920]
  40ab44:	ldr	w1, [x10, x25, lsl #2]
  40ab48:	b	40ab50 <tigetstr@plt+0x8440>
  40ab4c:	mov	w1, w25
  40ab50:	cmp	w1, #0x2c
  40ab54:	mov	w10, w1
  40ab58:	mov	x11, x27
  40ab5c:	b.lt	40ab74 <tigetstr@plt+0x8464>  // b.tstop
  40ab60:	ldrh	w10, [x19, #62]
  40ab64:	and	w11, w8, #0xffff
  40ab68:	sub	w11, w1, w11
  40ab6c:	add	w10, w11, w10
  40ab70:	mov	x11, x26
  40ab74:	ldr	x11, [x11]
  40ab78:	cmp	w9, #0x3
  40ab7c:	ldr	x2, [x11, w10, sxtw #3]
  40ab80:	b.eq	40abb0 <tigetstr@plt+0x84a0>  // b.none
  40ab84:	ldr	w9, [x22, #880]
  40ab88:	cmp	w9, #0x1
  40ab8c:	b.hi	40abb0 <tigetstr@plt+0x84a0>  // b.pmore
  40ab90:	ldrb	w9, [x23]
  40ab94:	cbnz	w9, 40abb0 <tigetstr@plt+0x84a0>
  40ab98:	ldrb	w9, [x2]
  40ab9c:	cmp	w9, #0x4f
  40aba0:	b.ne	40abb0 <tigetstr@plt+0x84a0>  // b.any
  40aba4:	ldrb	w9, [x2, #1]
  40aba8:	cmp	w9, #0x54
  40abac:	b.eq	40abc0 <tigetstr@plt+0x84b0>  // b.none
  40abb0:	ldr	x3, [sp, #8]
  40abb4:	mov	w0, wzr
  40abb8:	blr	x3
  40abbc:	ldrh	w8, [x19, #56]
  40abc0:	add	x25, x25, #0x1
  40abc4:	cmp	x25, w8, uxth
  40abc8:	b.cc	40ab2c <tigetstr@plt+0x841c>  // b.lo, b.ul, b.last
  40abcc:	tbnz	w20, #0, 40abe0 <tigetstr@plt+0x84d0>
  40abd0:	ldr	x1, [x24]
  40abd4:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40abd8:	add	x0, x0, #0x923
  40abdc:	bl	402200 <fputs@plt>
  40abe0:	ldrh	w8, [x19, #58]
  40abe4:	cbz	w8, 40aca4 <tigetstr@plt+0x8594>
  40abe8:	adrp	x27, 421000 <tigetstr@plt+0x1e8f0>
  40abec:	mov	x25, xzr
  40abf0:	add	x26, x19, #0x30
  40abf4:	add	x27, x27, #0x380
  40abf8:	adrp	x28, 421000 <tigetstr@plt+0x1e8f0>
  40abfc:	ldr	w9, [x21, #916]
  40ac00:	cmp	x25, #0x26
  40ac04:	b.hi	40ac1c <tigetstr@plt+0x850c>  // b.pmore
  40ac08:	cmp	w9, #0x1
  40ac0c:	b.eq	40ac1c <tigetstr@plt+0x850c>  // b.none
  40ac10:	ldr	x10, [x28, #928]
  40ac14:	ldr	w1, [x10, x25, lsl #2]
  40ac18:	b	40ac20 <tigetstr@plt+0x8510>
  40ac1c:	mov	w1, w25
  40ac20:	cmp	w1, #0x27
  40ac24:	mov	w10, w1
  40ac28:	mov	x11, x27
  40ac2c:	b.lt	40ac4c <tigetstr@plt+0x853c>  // b.tstop
  40ac30:	ldrh	w10, [x19, #64]
  40ac34:	ldrh	w11, [x19, #62]
  40ac38:	and	w12, w8, #0xffff
  40ac3c:	sub	w12, w1, w12
  40ac40:	add	w10, w12, w10
  40ac44:	add	w10, w10, w11
  40ac48:	mov	x11, x26
  40ac4c:	ldr	x11, [x11]
  40ac50:	cmp	w9, #0x3
  40ac54:	ldr	x2, [x11, w10, sxtw #3]
  40ac58:	b.eq	40ac88 <tigetstr@plt+0x8578>  // b.none
  40ac5c:	ldr	w9, [x22, #880]
  40ac60:	cmp	w9, #0x1
  40ac64:	b.hi	40ac88 <tigetstr@plt+0x8578>  // b.pmore
  40ac68:	ldrb	w9, [x23]
  40ac6c:	cbnz	w9, 40ac88 <tigetstr@plt+0x8578>
  40ac70:	ldrb	w9, [x2]
  40ac74:	cmp	w9, #0x4f
  40ac78:	b.ne	40ac88 <tigetstr@plt+0x8578>  // b.any
  40ac7c:	ldrb	w9, [x2, #1]
  40ac80:	cmp	w9, #0x54
  40ac84:	b.eq	40ac98 <tigetstr@plt+0x8588>  // b.none
  40ac88:	ldr	x3, [sp, #8]
  40ac8c:	mov	w0, #0x1                   	// #1
  40ac90:	blr	x3
  40ac94:	ldrh	w8, [x19, #58]
  40ac98:	add	x25, x25, #0x1
  40ac9c:	cmp	x25, w8, uxth
  40aca0:	b.cc	40abfc <tigetstr@plt+0x84ec>  // b.lo, b.ul, b.last
  40aca4:	tbnz	w20, #0, 40acb8 <tigetstr@plt+0x85a8>
  40aca8:	ldr	x1, [x24]
  40acac:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40acb0:	add	x0, x0, #0x93b
  40acb4:	bl	402200 <fputs@plt>
  40acb8:	ldrh	w8, [x19, #60]
  40acbc:	cbz	w8, 40ad84 <tigetstr@plt+0x8674>
  40acc0:	adrp	x25, 421000 <tigetstr@plt+0x1e8f0>
  40acc4:	mov	x20, xzr
  40acc8:	add	x24, x19, #0x30
  40accc:	add	x25, x25, #0x388
  40acd0:	adrp	x26, 421000 <tigetstr@plt+0x1e8f0>
  40acd4:	ldr	w9, [x21, #916]
  40acd8:	cmp	x20, #0x19d
  40acdc:	b.hi	40acf4 <tigetstr@plt+0x85e4>  // b.pmore
  40ace0:	cmp	w9, #0x1
  40ace4:	b.eq	40acf4 <tigetstr@plt+0x85e4>  // b.none
  40ace8:	ldr	x10, [x26, #936]
  40acec:	ldr	w1, [x10, x20, lsl #2]
  40acf0:	b	40acf8 <tigetstr@plt+0x85e8>
  40acf4:	mov	w1, w20
  40acf8:	cmp	w1, #0x19e
  40acfc:	mov	w10, w1
  40ad00:	mov	x11, x25
  40ad04:	b.lt	40ad2c <tigetstr@plt+0x861c>  // b.tstop
  40ad08:	ldrh	w11, [x19, #66]
  40ad0c:	ldrh	w12, [x19, #64]
  40ad10:	and	w10, w8, #0xffff
  40ad14:	ldrh	w13, [x19, #62]
  40ad18:	sub	w10, w1, w10
  40ad1c:	add	w10, w10, w11
  40ad20:	add	w10, w10, w12
  40ad24:	add	w10, w10, w13
  40ad28:	mov	x11, x24
  40ad2c:	ldr	x11, [x11]
  40ad30:	cmp	w9, #0x3
  40ad34:	ldr	x2, [x11, w10, sxtw #3]
  40ad38:	b.eq	40ad68 <tigetstr@plt+0x8658>  // b.none
  40ad3c:	ldr	w9, [x22, #880]
  40ad40:	cmp	w9, #0x1
  40ad44:	b.hi	40ad68 <tigetstr@plt+0x8658>  // b.pmore
  40ad48:	ldrb	w9, [x23]
  40ad4c:	cbnz	w9, 40ad68 <tigetstr@plt+0x8658>
  40ad50:	ldrb	w9, [x2]
  40ad54:	cmp	w9, #0x4f
  40ad58:	b.ne	40ad68 <tigetstr@plt+0x8658>  // b.any
  40ad5c:	ldrb	w9, [x2, #1]
  40ad60:	cmp	w9, #0x54
  40ad64:	b.eq	40ad78 <tigetstr@plt+0x8668>  // b.none
  40ad68:	ldr	x3, [sp, #8]
  40ad6c:	mov	w0, #0x2                   	// #2
  40ad70:	blr	x3
  40ad74:	ldrh	w8, [x19, #60]
  40ad78:	add	x20, x20, #0x1
  40ad7c:	cmp	x20, w8, uxth
  40ad80:	b.cc	40acd4 <tigetstr@plt+0x85c4>  // b.lo, b.ul, b.last
  40ad84:	ldr	x3, [sp, #8]
  40ad88:	ldp	x20, x19, [sp, #96]
  40ad8c:	ldp	x22, x21, [sp, #80]
  40ad90:	ldp	x24, x23, [sp, #64]
  40ad94:	ldp	x26, x25, [sp, #48]
  40ad98:	ldp	x28, x27, [sp, #32]
  40ad9c:	ldp	x29, x30, [sp, #16]
  40ada0:	adrp	x2, 40f000 <tigetstr@plt+0xc8f0>
  40ada4:	add	x2, x2, #0x953
  40ada8:	mov	w0, #0x3                   	// #3
  40adac:	mov	w1, wzr
  40adb0:	add	sp, sp, #0x70
  40adb4:	br	x3
  40adb8:	sub	sp, sp, #0x140
  40adbc:	stp	x29, x30, [sp, #256]
  40adc0:	stp	x22, x21, [sp, #288]
  40adc4:	stp	x20, x19, [sp, #304]
  40adc8:	ldr	x8, [x0, #32]
  40adcc:	str	x28, [sp, #272]
  40add0:	add	x29, sp, #0x100
  40add4:	ldr	x21, [x8, #1168]
  40add8:	add	x8, x21, #0x1
  40addc:	cmp	x8, #0x2
  40ade0:	b.cs	40adfc <tigetstr@plt+0x86ec>  // b.hs, b.nlast
  40ade4:	ldp	x20, x19, [sp, #304]
  40ade8:	ldp	x22, x21, [sp, #288]
  40adec:	ldr	x28, [sp, #272]
  40adf0:	ldp	x29, x30, [sp, #256]
  40adf4:	add	sp, sp, #0x140
  40adf8:	ret
  40adfc:	ldrb	w20, [x21]
  40ae00:	cbz	w20, 40ade4 <tigetstr@plt+0x86d4>
  40ae04:	mov	x19, x0
  40ae08:	mov	w9, wzr
  40ae0c:	mov	x8, xzr
  40ae10:	mov	w10, w20
  40ae14:	cmp	w9, w10, uxtb
  40ae18:	b.cs	40ae40 <tigetstr@plt+0x8730>  // b.hs, b.nlast
  40ae1c:	add	x9, x8, #0x1
  40ae20:	ldrb	w11, [x21, x9]
  40ae24:	and	w9, w10, #0xff
  40ae28:	cmp	w11, #0x0
  40ae2c:	cinc	x8, x8, ne  // ne = any
  40ae30:	add	x8, x8, #0x1
  40ae34:	ldrb	w10, [x21, x8]
  40ae38:	cbnz	w10, 40ae14 <tigetstr@plt+0x8704>
  40ae3c:	b	40ade4 <tigetstr@plt+0x86d4>
  40ae40:	mov	x0, sp
  40ae44:	mov	w2, #0x100                 	// #256
  40ae48:	mov	w1, wzr
  40ae4c:	mov	x22, sp
  40ae50:	bl	402370 <memset@plt>
  40ae54:	add	x8, x21, #0x2
  40ae58:	ldurb	w9, [x8, #-1]
  40ae5c:	cbz	w9, 40ae70 <tigetstr@plt+0x8760>
  40ae60:	and	x10, x20, #0xff
  40ae64:	strb	w9, [x22, x10]
  40ae68:	ldrb	w20, [x8], #2
  40ae6c:	cbnz	w20, 40ae58 <tigetstr@plt+0x8748>
  40ae70:	mov	x8, xzr
  40ae74:	mov	x9, xzr
  40ae78:	mov	x10, sp
  40ae7c:	ldrb	w11, [x10, x9]
  40ae80:	cbz	w11, 40aea4 <tigetstr@plt+0x8794>
  40ae84:	ldr	x12, [x19, #32]
  40ae88:	ldr	x12, [x12, #1168]
  40ae8c:	strb	w9, [x12, x8]
  40ae90:	ldr	x12, [x19, #32]
  40ae94:	ldr	x12, [x12, #1168]
  40ae98:	add	x12, x8, x12
  40ae9c:	add	x8, x8, #0x2
  40aea0:	strb	w11, [x12, #1]
  40aea4:	add	x9, x9, #0x1
  40aea8:	cmp	x9, #0x100
  40aeac:	b.ne	40ae7c <tigetstr@plt+0x876c>  // b.any
  40aeb0:	tst	w20, #0xff
  40aeb4:	b.eq	40aecc <tigetstr@plt+0x87bc>  // b.none
  40aeb8:	ldr	x9, [x19, #32]
  40aebc:	add	x10, x8, #0x1
  40aec0:	ldr	x9, [x9, #1168]
  40aec4:	strb	w20, [x9, x8]
  40aec8:	mov	x8, x10
  40aecc:	ldr	x9, [x19, #32]
  40aed0:	ldr	x9, [x9, #1168]
  40aed4:	strb	wzr, [x9, x8]
  40aed8:	b	40ade4 <tigetstr@plt+0x86d4>
  40aedc:	stp	x29, x30, [sp, #-48]!
  40aee0:	str	x21, [sp, #16]
  40aee4:	stp	x20, x19, [sp, #32]
  40aee8:	ldp	x8, x9, [x0, #8]
  40aeec:	mov	x19, x0
  40aef0:	mov	x20, x2
  40aef4:	mov	x21, x1
  40aef8:	add	x10, x8, x2
  40aefc:	add	x11, x10, #0x1
  40af00:	cmp	x11, x9
  40af04:	mov	x29, sp
  40af08:	b.ls	40af30 <tigetstr@plt+0x8820>  // b.plast
  40af0c:	ldr	x0, [x19]
  40af10:	add	x8, x10, x9
  40af14:	add	x1, x8, #0x401
  40af18:	str	x1, [x19, #16]
  40af1c:	bl	4022a0 <_nc_doalloc@plt>
  40af20:	str	x0, [x19]
  40af24:	cbz	x0, 40af64 <tigetstr@plt+0x8854>
  40af28:	ldr	x8, [x19, #8]
  40af2c:	b	40af34 <tigetstr@plt+0x8824>
  40af30:	ldr	x0, [x19]
  40af34:	add	x0, x0, x8
  40af38:	add	x2, x20, #0x1
  40af3c:	mov	x1, x21
  40af40:	bl	402660 <strncpy@plt>
  40af44:	ldp	x9, x8, [x19]
  40af48:	ldr	x21, [sp, #16]
  40af4c:	add	x8, x8, x20
  40af50:	str	x8, [x19, #8]
  40af54:	strb	wzr, [x9, x8]
  40af58:	ldp	x20, x19, [sp, #32]
  40af5c:	ldp	x29, x30, [sp], #48
  40af60:	ret
  40af64:	adrp	x0, 40f000 <tigetstr@plt+0xc8f0>
  40af68:	add	x0, x0, #0x957
  40af6c:	bl	40af70 <tigetstr@plt+0x8860>
  40af70:	stp	x29, x30, [sp, #-16]!
  40af74:	mov	x29, sp
  40af78:	bl	402230 <perror@plt>
  40af7c:	mov	w0, #0x1                   	// #1
  40af80:	bl	402210 <exit@plt>
  40af84:	stp	x29, x30, [sp, #-64]!
  40af88:	stp	x22, x21, [sp, #32]
  40af8c:	stp	x20, x19, [sp, #48]
  40af90:	ldrh	w22, [x0, #60]
  40af94:	str	x23, [sp, #16]
  40af98:	mov	x29, sp
  40af9c:	cbz	x22, 40aff8 <tigetstr@plt+0x88e8>
  40afa0:	adrp	x23, 420000 <tigetstr@plt+0x1d8f0>
  40afa4:	ldr	x23, [x23, #4000]
  40afa8:	mov	x19, x0
  40afac:	mov	x20, x1
  40afb0:	mov	x21, xzr
  40afb4:	mov	w0, #0x2                   	// #2
  40afb8:	mov	w1, w21
  40afbc:	bl	409198 <tigetstr@plt+0x6a88>
  40afc0:	tbz	w0, #0, 40afd4 <tigetstr@plt+0x88c4>
  40afc4:	ldr	x1, [x23, x21, lsl #3]
  40afc8:	mov	x0, x20
  40afcc:	bl	4024e0 <strcmp@plt>
  40afd0:	cbz	w0, 40afe4 <tigetstr@plt+0x88d4>
  40afd4:	add	x21, x21, #0x1
  40afd8:	cmp	x21, x22
  40afdc:	b.cc	40afb4 <tigetstr@plt+0x88a4>  // b.lo, b.ul, b.last
  40afe0:	b	40aff8 <tigetstr@plt+0x88e8>
  40afe4:	ldr	x8, [x19, #32]
  40afe8:	ldr	x0, [x8, x21, lsl #3]
  40afec:	add	x8, x0, #0x1
  40aff0:	cmp	x8, #0x1
  40aff4:	b.hi	40affc <tigetstr@plt+0x88ec>  // b.pmore
  40aff8:	mov	x0, xzr
  40affc:	ldp	x20, x19, [sp, #48]
  40b000:	ldp	x22, x21, [sp, #32]
  40b004:	ldr	x23, [sp, #16]
  40b008:	ldp	x29, x30, [sp], #64
  40b00c:	ret
  40b010:	stp	x29, x30, [sp, #-48]!
  40b014:	str	x21, [sp, #16]
  40b018:	adrp	x21, 40f000 <tigetstr@plt+0xc8f0>
  40b01c:	stp	x20, x19, [sp, #32]
  40b020:	mov	x19, x0
  40b024:	mov	x20, xzr
  40b028:	add	x21, x21, #0xa34
  40b02c:	mov	x29, sp
  40b030:	add	x8, x21, x20
  40b034:	add	x1, x8, #0x4
  40b038:	mov	x0, x19
  40b03c:	bl	4024e0 <strcmp@plt>
  40b040:	cbz	w0, 40b058 <tigetstr@plt+0x8948>
  40b044:	add	x20, x20, #0x10
  40b048:	cmp	x20, #0xf0
  40b04c:	b.ne	40b030 <tigetstr@plt+0x8920>  // b.any
  40b050:	mov	w0, wzr
  40b054:	b	40b05c <tigetstr@plt+0x894c>
  40b058:	ldr	w0, [x21, x20]
  40b05c:	ldp	x20, x19, [sp, #32]
  40b060:	ldr	x21, [sp, #16]
  40b064:	ldp	x29, x30, [sp], #48
  40b068:	ret
  40b06c:	stp	x29, x30, [sp, #-48]!
  40b070:	str	x21, [sp, #16]
  40b074:	stp	x20, x19, [sp, #32]
  40b078:	mov	x29, sp
  40b07c:	mov	x19, x1
  40b080:	mov	x20, x0
  40b084:	bl	4021e0 <strlen@plt>
  40b088:	mov	x21, x0
  40b08c:	mov	x0, x19
  40b090:	bl	4021e0 <strlen@plt>
  40b094:	cmp	x21, x0
  40b098:	b.ne	40b0b8 <tigetstr@plt+0x89a8>  // b.any
  40b09c:	mov	x0, x20
  40b0a0:	mov	x1, x19
  40b0a4:	mov	x2, x21
  40b0a8:	bl	402320 <strncmp@plt>
  40b0ac:	cmp	w0, #0x0
  40b0b0:	cset	w0, eq  // eq = none
  40b0b4:	b	40b0bc <tigetstr@plt+0x89ac>
  40b0b8:	mov	w0, wzr
  40b0bc:	ldp	x20, x19, [sp, #32]
  40b0c0:	ldr	x21, [sp, #16]
  40b0c4:	ldp	x29, x30, [sp], #48
  40b0c8:	ret
  40b0cc:	nop
  40b0d0:	stp	x29, x30, [sp, #-64]!
  40b0d4:	mov	x29, sp
  40b0d8:	stp	x19, x20, [sp, #16]
  40b0dc:	adrp	x20, 420000 <tigetstr@plt+0x1d8f0>
  40b0e0:	add	x20, x20, #0xb78
  40b0e4:	stp	x21, x22, [sp, #32]
  40b0e8:	adrp	x21, 420000 <tigetstr@plt+0x1d8f0>
  40b0ec:	add	x21, x21, #0xb70
  40b0f0:	sub	x20, x20, x21
  40b0f4:	mov	w22, w0
  40b0f8:	stp	x23, x24, [sp, #48]
  40b0fc:	mov	x23, x1
  40b100:	mov	x24, x2
  40b104:	bl	402178 <_nc_set_writedir@plt-0x38>
  40b108:	cmp	xzr, x20, asr #3
  40b10c:	b.eq	40b138 <tigetstr@plt+0x8a28>  // b.none
  40b110:	asr	x20, x20, #3
  40b114:	mov	x19, #0x0                   	// #0
  40b118:	ldr	x3, [x21, x19, lsl #3]
  40b11c:	mov	x2, x24
  40b120:	add	x19, x19, #0x1
  40b124:	mov	x1, x23
  40b128:	mov	w0, w22
  40b12c:	blr	x3
  40b130:	cmp	x20, x19
  40b134:	b.ne	40b118 <tigetstr@plt+0x8a08>  // b.any
  40b138:	ldp	x19, x20, [sp, #16]
  40b13c:	ldp	x21, x22, [sp, #32]
  40b140:	ldp	x23, x24, [sp, #48]
  40b144:	ldp	x29, x30, [sp], #64
  40b148:	ret
  40b14c:	nop
  40b150:	ret
  40b154:	nop
  40b158:	adrp	x2, 421000 <tigetstr@plt+0x1e8f0>
  40b15c:	mov	x1, #0x0                   	// #0
  40b160:	ldr	x2, [x2, #704]
  40b164:	b	402260 <__cxa_atexit@plt>
  40b168:	mov	x2, x1
  40b16c:	mov	x1, x0
  40b170:	mov	w0, #0x0                   	// #0
  40b174:	b	4026c0 <__xstat@plt>

Disassembly of section .fini:

000000000040b178 <.fini>:
  40b178:	stp	x29, x30, [sp, #-16]!
  40b17c:	mov	x29, sp
  40b180:	ldp	x29, x30, [sp], #16
  40b184:	ret
