{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671573409525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671573409535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 18:56:49 2022 " "Processing started: Tue Dec 20 18:56:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671573409535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573409535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arkanoid -c Arkanoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arkanoid -c Arkanoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573409536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671573410290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671573410290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-VGA_arch " "Found design unit 1: VGA-VGA_arch" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427564 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573427564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_generator-sync_generator_arch " "Found design unit 1: sync_generator-sync_generator_arch" {  } { { "sync_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427574 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_generator " "Found entity 1: sync_generator" {  } { { "sync_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573427574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-image_generator_arch " "Found design unit 1: image_generator-image_generator_arch" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427585 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573427585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_gen-div_gen_arch " "Found design unit 1: div_gen-div_gen_arch" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427599 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_gen " "Found entity 1: div_gen" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573427599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573427599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671573427673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk1 VGA.vhd(235) " "VHDL Process Statement warning at VGA.vhd(235): signal \"ball_clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427690 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk2 VGA.vhd(236) " "VHDL Process Statement warning at VGA.vhd(236): signal \"ball_clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427690 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk3 VGA.vhd(237) " "VHDL Process Statement warning at VGA.vhd(237): signal \"ball_clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427690 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk4 VGA.vhd(238) " "VHDL Process Statement warning at VGA.vhd(238): signal \"ball_clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427691 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:U0 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:U0\"" {  } { { "VGA.vhd" "U0" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573427738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_generator sync_generator:u1 " "Elaborating entity \"sync_generator\" for hierarchy \"sync_generator:u1\"" {  } { { "VGA.vhd" "u1" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573427760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generator image_generator:u2 " "Elaborating entity \"image_generator\" for hierarchy \"image_generator:u2\"" {  } { { "VGA.vhd" "u2" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573427786 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limSup image_generator.vhd(49) " "VHDL Signal Declaration warning at image_generator.vhd(49): used explicit default value for signal \"limSup\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427787 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limInf image_generator.vhd(50) " "VHDL Signal Declaration warning at image_generator.vhd(50): used explicit default value for signal \"limInf\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427787 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limLeft image_generator.vhd(51) " "VHDL Signal Declaration warning at image_generator.vhd(51): used explicit default value for signal \"limLeft\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427788 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limRight image_generator.vhd(52) " "VHDL Signal Declaration warning at image_generator.vhd(52): used explicit default value for signal \"limRight\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427788 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle1_XInicial image_generator.vhd(59) " "VHDL Signal Declaration warning at image_generator.vhd(59): used explicit default value for signal \"paddle1_XInicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427788 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle1_YInicial image_generator.vhd(60) " "VHDL Signal Declaration warning at image_generator.vhd(60): used explicit default value for signal \"paddle1_YInicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427788 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "distanciaBlock image_generator.vhd(64) " "VHDL Signal Declaration warning at image_generator.vhd(64): used explicit default value for signal \"distanciaBlock\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427788 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco1_pos_x image_generator.vhd(65) " "VHDL Signal Declaration warning at image_generator.vhd(65): used explicit default value for signal \"bloco1_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427789 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco2_pos_x image_generator.vhd(66) " "VHDL Signal Declaration warning at image_generator.vhd(66): used explicit default value for signal \"bloco2_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427789 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco3_pos_x image_generator.vhd(67) " "VHDL Signal Declaration warning at image_generator.vhd(67): used explicit default value for signal \"bloco3_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427789 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco4_pos_x image_generator.vhd(68) " "VHDL Signal Declaration warning at image_generator.vhd(68): used explicit default value for signal \"bloco4_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427789 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco5_pos_x image_generator.vhd(69) " "VHDL Signal Declaration warning at image_generator.vhd(69): used explicit default value for signal \"bloco5_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427789 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco6_pos_x image_generator.vhd(70) " "VHDL Signal Declaration warning at image_generator.vhd(70): used explicit default value for signal \"bloco6_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427789 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco1_pos_y image_generator.vhd(72) " "VHDL Signal Declaration warning at image_generator.vhd(72): used explicit default value for signal \"bloco1_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427790 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco2_pos_y image_generator.vhd(73) " "VHDL Signal Declaration warning at image_generator.vhd(73): used explicit default value for signal \"bloco2_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427790 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco3_pos_y image_generator.vhd(74) " "VHDL Signal Declaration warning at image_generator.vhd(74): used explicit default value for signal \"bloco3_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427790 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco4_pos_y image_generator.vhd(75) " "VHDL Signal Declaration warning at image_generator.vhd(75): used explicit default value for signal \"bloco4_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427790 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco5_pos_y image_generator.vhd(76) " "VHDL Signal Declaration warning at image_generator.vhd(76): used explicit default value for signal \"bloco5_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427790 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco6_pos_y image_generator.vhd(77) " "VHDL Signal Declaration warning at image_generator.vhd(77): used explicit default value for signal \"bloco6_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427790 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ball_pos_x_inicial image_generator.vhd(93) " "VHDL Signal Declaration warning at image_generator.vhd(93): used explicit default value for signal \"Ball_pos_x_inicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427790 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ball_pos_y_inicial image_generator.vhd(94) " "VHDL Signal Declaration warning at image_generator.vhd(94): used explicit default value for signal \"Ball_pos_y_inicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427791 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagDireitaBaixo image_generator.vhd(104) " "VHDL Signal Declaration warning at image_generator.vhd(104): used explicit default value for signal \"DiagDireitaBaixo\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427791 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagEsquerdaBaixo image_generator.vhd(105) " "VHDL Signal Declaration warning at image_generator.vhd(105): used explicit default value for signal \"DiagEsquerdaBaixo\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427791 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagEsquerdaCima image_generator.vhd(106) " "VHDL Signal Declaration warning at image_generator.vhd(106): used explicit default value for signal \"DiagEsquerdaCima\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427791 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagDireitaCima image_generator.vhd(107) " "VHDL Signal Declaration warning at image_generator.vhd(107): used explicit default value for signal \"DiagDireitaCima\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573427791 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(117) " "VHDL Process Statement warning at image_generator.vhd(117): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427791 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(135) " "VHDL Process Statement warning at image_generator.vhd(135): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427793 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle1_XInicial image_generator.vhd(162) " "VHDL Process Statement warning at image_generator.vhd(162): signal \"paddle1_XInicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427794 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle1_YInicial image_generator.vhd(163) " "VHDL Process Statement warning at image_generator.vhd(163): signal \"paddle1_YInicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427794 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427795 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427795 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427796 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427796 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427796 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427796 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FimDeJogo image_generator.vhd(263) " "VHDL Process Statement warning at image_generator.vhd(263): signal \"FimDeJogo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427797 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x_inicial image_generator.vhd(264) " "VHDL Process Statement warning at image_generator.vhd(264): signal \"Ball_pos_x_inicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427798 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y_inicial image_generator.vhd(265) " "VHDL Process Statement warning at image_generator.vhd(265): signal \"Ball_pos_y_inicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427798 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DiagDireitaBaixo image_generator.vhd(267) " "VHDL Process Statement warning at image_generator.vhd(267): signal \"DiagDireitaBaixo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427798 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DiagDireitaCima image_generator.vhd(268) " "VHDL Process Statement warning at image_generator.vhd(268): signal \"DiagDireitaCima\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427798 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FimDeJogo image_generator.vhd(432) " "VHDL Process Statement warning at image_generator.vhd(432): signal \"FimDeJogo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427800 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle1_pos_y image_generator.vhd(435) " "VHDL Process Statement warning at image_generator.vhd(435): signal \"paddle1_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427800 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "limInf image_generator.vhd(436) " "VHDL Process Statement warning at image_generator.vhd(436): signal \"limInf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427800 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "move image_generator.vhd(437) " "VHDL Process Statement warning at image_generator.vhd(437): signal \"move\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427800 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1 image_generator.vhd(476) " "VHDL Process Statement warning at image_generator.vhd(476): signal \"bloco1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427801 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_x image_generator.vhd(477) " "VHDL Process Statement warning at image_generator.vhd(477): signal \"bloco1_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427801 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_x image_generator.vhd(478) " "VHDL Process Statement warning at image_generator.vhd(478): signal \"bloco1_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427801 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_y image_generator.vhd(479) " "VHDL Process Statement warning at image_generator.vhd(479): signal \"bloco1_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427801 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_y image_generator.vhd(480) " "VHDL Process Statement warning at image_generator.vhd(480): signal \"bloco1_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427801 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2 image_generator.vhd(482) " "VHDL Process Statement warning at image_generator.vhd(482): signal \"bloco2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427801 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_x image_generator.vhd(483) " "VHDL Process Statement warning at image_generator.vhd(483): signal \"bloco2_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427801 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_x image_generator.vhd(484) " "VHDL Process Statement warning at image_generator.vhd(484): signal \"bloco2_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_y image_generator.vhd(485) " "VHDL Process Statement warning at image_generator.vhd(485): signal \"bloco2_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_y image_generator.vhd(486) " "VHDL Process Statement warning at image_generator.vhd(486): signal \"bloco2_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3 image_generator.vhd(488) " "VHDL Process Statement warning at image_generator.vhd(488): signal \"bloco3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_x image_generator.vhd(489) " "VHDL Process Statement warning at image_generator.vhd(489): signal \"bloco3_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_x image_generator.vhd(490) " "VHDL Process Statement warning at image_generator.vhd(490): signal \"bloco3_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_y image_generator.vhd(491) " "VHDL Process Statement warning at image_generator.vhd(491): signal \"bloco3_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_y image_generator.vhd(492) " "VHDL Process Statement warning at image_generator.vhd(492): signal \"bloco3_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427802 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4 image_generator.vhd(494) " "VHDL Process Statement warning at image_generator.vhd(494): signal \"bloco4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427803 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_x image_generator.vhd(495) " "VHDL Process Statement warning at image_generator.vhd(495): signal \"bloco4_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427803 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_x image_generator.vhd(496) " "VHDL Process Statement warning at image_generator.vhd(496): signal \"bloco4_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427803 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_y image_generator.vhd(497) " "VHDL Process Statement warning at image_generator.vhd(497): signal \"bloco4_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427803 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_y image_generator.vhd(498) " "VHDL Process Statement warning at image_generator.vhd(498): signal \"bloco4_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427803 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5 image_generator.vhd(500) " "VHDL Process Statement warning at image_generator.vhd(500): signal \"bloco5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427804 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_x image_generator.vhd(501) " "VHDL Process Statement warning at image_generator.vhd(501): signal \"bloco5_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427804 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_x image_generator.vhd(502) " "VHDL Process Statement warning at image_generator.vhd(502): signal \"bloco5_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427804 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_y image_generator.vhd(503) " "VHDL Process Statement warning at image_generator.vhd(503): signal \"bloco5_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427804 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_y image_generator.vhd(504) " "VHDL Process Statement warning at image_generator.vhd(504): signal \"bloco5_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427804 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6 image_generator.vhd(506) " "VHDL Process Statement warning at image_generator.vhd(506): signal \"bloco6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427804 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_x image_generator.vhd(507) " "VHDL Process Statement warning at image_generator.vhd(507): signal \"bloco6_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427804 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_x image_generator.vhd(508) " "VHDL Process Statement warning at image_generator.vhd(508): signal \"bloco6_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427805 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_y image_generator.vhd(509) " "VHDL Process Statement warning at image_generator.vhd(509): signal \"bloco6_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427805 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_y image_generator.vhd(510) " "VHDL Process Statement warning at image_generator.vhd(510): signal \"bloco6_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427805 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(513) " "VHDL Process Statement warning at image_generator.vhd(513): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427805 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(514) " "VHDL Process Statement warning at image_generator.vhd(514): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427805 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(515) " "VHDL Process Statement warning at image_generator.vhd(515): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427805 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(516) " "VHDL Process Statement warning at image_generator.vhd(516): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573427805 "|VGA|image_generator:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u3 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u3\"" {  } { { "VGA.vhd" "u3" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573427840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u6 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u6\"" {  } { { "VGA.vhd" "u6" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573427860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u7 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u7\"" {  } { { "VGA.vhd" "u7" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573427872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u8 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u8\"" {  } { { "VGA.vhd" "u8" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573427883 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 234 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1671573428165 "|VGA|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1671573428165 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 79 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 80 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 81 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 82 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 83 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671573429382 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671573429382 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "image_generator:u2\|Ball_direction\[1\] image_generator:u2\|Ball_direction\[1\]~_emulated image_generator:u2\|Ball_direction\[1\]~1 " "Register \"image_generator:u2\|Ball_direction\[1\]\" is converted into an equivalent circuit using register \"image_generator:u2\|Ball_direction\[1\]~_emulated\" and latch \"image_generator:u2\|Ball_direction\[1\]~1\"" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671573429382 "|VGA|image_generator:u2|Ball_direction[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "image_generator:u2\|Ball_direction\[0\] image_generator:u2\|Ball_direction\[0\]~_emulated image_generator:u2\|Ball_direction\[0\]~5 " "Register \"image_generator:u2\|Ball_direction\[0\]\" is converted into an equivalent circuit using register \"image_generator:u2\|Ball_direction\[0\]~_emulated\" and latch \"image_generator:u2\|Ball_direction\[0\]~5\"" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671573429382 "|VGA|image_generator:u2|Ball_direction[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1671573429382 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573429643 "|VGA|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671573429643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671573429753 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_x\[8\] High " "Register image_generator:u2\|paddle1_pos_x\[8\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_x\[4\] High " "Register image_generator:u2\|paddle1_pos_x\[4\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_x\[3\] High " "Register image_generator:u2\|paddle1_pos_x\[3\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_y\[2\] High " "Register image_generator:u2\|paddle1_pos_y\[2\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[8\] High " "Register image_generator:u2\|Ball_pos_x\[8\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[4\] High " "Register image_generator:u2\|Ball_pos_x\[4\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[3\] High " "Register image_generator:u2\|Ball_pos_x\[3\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[7\] High " "Register image_generator:u2\|Ball_pos_y\[7\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[6\] High " "Register image_generator:u2\|Ball_pos_y\[6\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[5\] High " "Register image_generator:u2\|Ball_pos_y\[5\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[4\] High " "Register image_generator:u2\|Ball_pos_y\[4\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573429917 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1671573429917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671573431379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573431379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671573431517 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671573431517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "637 " "Implemented 637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671573431517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671573431517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671573431554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 18:57:11 2022 " "Processing ended: Tue Dec 20 18:57:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671573431554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671573431554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671573431554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573431554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1671573433336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671573433346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 18:57:12 2022 " "Processing started: Tue Dec 20 18:57:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671573433346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671573433346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Arkanoid -c Arkanoid " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Arkanoid -c Arkanoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671573433346 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671573433633 ""}
{ "Info" "0" "" "Project  = Arkanoid" {  } {  } 0 0 "Project  = Arkanoid" 0 0 "Fitter" 0 0 1671573433634 ""}
{ "Info" "0" "" "Revision = Arkanoid" {  } {  } 0 0 "Revision = Arkanoid" 0 0 "Fitter" 0 0 1671573433635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1671573433805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671573433805 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Arkanoid 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Arkanoid\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671573433828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671573433902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671573433902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671573434242 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671573434272 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671573434845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671573434845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671573434871 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671573434871 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671573434874 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671573434874 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671573434874 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671573434874 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671573434880 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1671573436006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Arkanoid.sdc " "Synopsys Design Constraints File file not found: 'Arkanoid.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671573436006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671573436007 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[1\]~2\|combout " "Node \"u2\|Ball_direction\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573436010 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction~23\|datac " "Node \"u2\|Ball_direction~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573436010 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction~23\|combout " "Node \"u2\|Ball_direction~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573436010 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[1\]~2\|datad " "Node \"u2\|Ball_direction\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573436010 ""}  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 95 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671573436010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[0\]~6\|combout " "Node \"u2\|Ball_direction\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573436011 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[0\]~6\|datad " "Node \"u2\|Ball_direction\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573436011 ""}  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1671573436011 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573436013 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datac  to: combout " "Cell: rtl~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573436013 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1671573436013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1671573436016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1671573436017 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671573436018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671573436069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_gen:u5\|temp " "Destination node div_gen:u5\|temp" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_gen:u6\|temp " "Destination node div_gen:u6\|temp" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_gen:u7\|temp " "Destination node div_gen:u7\|temp" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_gen:u8\|temp " "Destination node div_gen:u8\|temp" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671573436069 ""}  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671573436069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_gen:U0\|temp  " "Automatically promoted node div_gen:U0\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671573436070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|state " "Destination node image_generator:u2\|state" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 432 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_gen:U0\|temp~0 " "Destination node div_gen:U0\|temp~0" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436070 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671573436070 ""}  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671573436070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync_generator:u1\|Hsync  " "Automatically promoted node sync_generator:u1\|Hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync_generator:u1\|Hsync~2 " "Destination node sync_generator:u1\|Hsync~2" {  } { { "sync_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|col_counter\[9\]~23 " "Destination node image_generator:u2\|col_counter\[9\]~23" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Hsync~output " "Destination node Hsync~output" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671573436071 ""}  } { { "sync_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671573436071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|bloco6 " "Destination node image_generator:u2\|bloco6" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|bloco5 " "Destination node image_generator:u2\|bloco5" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|bloco4 " "Destination node image_generator:u2\|bloco4" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|bloco3 " "Destination node image_generator:u2\|bloco3" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|bloco2 " "Destination node image_generator:u2\|bloco2" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|bloco1 " "Destination node image_generator:u2\|bloco1" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671573436071 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671573436071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_gen:u3\|temp  " "Automatically promoted node div_gen:u3\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671573436072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_gen:u3\|temp~0 " "Destination node div_gen:u3\|temp~0" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671573436072 ""}  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671573436072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "image_generator:u2\|process_3~0  " "Automatically promoted node image_generator:u2\|process_3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671573436072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|Ball_direction\[1\]~2 " "Destination node image_generator:u2\|Ball_direction\[1\]~2" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "image_generator:u2\|Ball_direction\[0\]~6 " "Destination node image_generator:u2\|Ball_direction\[0\]~6" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671573436072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671573436072 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671573436072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671573436636 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671573436637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671573436637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671573436639 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671573436641 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671573436642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671573436642 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671573436643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671573436644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1671573436646 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671573436646 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671573436806 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1671573436824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671573439224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671573439475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671573439514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671573442948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671573442948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671573446093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1671573448503 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671573448503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1671573450291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671573450291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671573450296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1671573450532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671573450547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671573451213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671573451213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671573452170 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671573453572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/output_files/Arkanoid.fit.smsg " "Generated suppressed messages file C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/output_files/Arkanoid.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671573453988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5636 " "Peak virtual memory: 5636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671573454682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 18:57:34 2022 " "Processing ended: Tue Dec 20 18:57:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671573454682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671573454682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671573454682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671573454682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671573456055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671573456063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 18:57:35 2022 " "Processing started: Tue Dec 20 18:57:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671573456063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671573456063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Arkanoid -c Arkanoid " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Arkanoid -c Arkanoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671573456063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1671573456533 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671573458790 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671573458990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671573460182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 18:57:40 2022 " "Processing ended: Tue Dec 20 18:57:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671573460182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671573460182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671573460182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671573460182 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671573460818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671573461696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671573461706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 18:57:41 2022 " "Processing started: Tue Dec 20 18:57:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671573461706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1671573461706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Arkanoid -c Arkanoid " "Command: quartus_sta Arkanoid -c Arkanoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1671573461708 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1671573461926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1671573462435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1671573462435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1671573462804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Arkanoid.sdc " "Synopsys Design Constraints File file not found: 'Arkanoid.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1671573462838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462839 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_gen:U0\|temp div_gen:U0\|temp " "create_clock -period 1.000 -name div_gen:U0\|temp div_gen:U0\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671573462841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671573462841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_generator:u1\|Hsync sync_generator:u1\|Hsync " "create_clock -period 1.000 -name sync_generator:u1\|Hsync sync_generator:u1\|Hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671573462841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_gen:u3\|temp div_gen:u3\|temp " "create_clock -period 1.000 -name div_gen:u3\|temp div_gen:u3\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671573462841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball_speed\[0\] ball_speed\[0\] " "create_clock -period 1.000 -name ball_speed\[0\] ball_speed\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671573462841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671573462841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671573462841 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[1\]~2\|combout " "Node \"u2\|Ball_direction\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573462844 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction~23\|datad " "Node \"u2\|Ball_direction~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573462844 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction~23\|combout " "Node \"u2\|Ball_direction~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573462844 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[1\]~2\|datab " "Node \"u2\|Ball_direction\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573462844 ""}  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 95 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1671573462844 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[0\]~6\|combout " "Node \"u2\|Ball_direction\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573462844 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Ball_direction\[0\]~6\|datab " "Node \"u2\|Ball_direction\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671573462844 ""}  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1671573462844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573462846 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datad  to: combout " "Cell: rtl~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573462846 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1671573462846 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1671573462848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671573462849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1671573462851 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1671573462865 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1671573462885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1671573462896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.376 " "Worst-case setup slack is -9.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.376            -209.275 ball_speed\[0\]  " "   -9.376            -209.275 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.788             -15.269 reset  " "   -7.788             -15.269 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.503             -38.834 div_gen:U0\|temp  " "   -4.503             -38.834 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.471             -33.182 sync_generator:u1\|Hsync  " "   -4.471             -33.182 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.118            -140.855 clk  " "   -3.118            -140.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403             -22.179 div_gen:u3\|temp  " "   -2.403             -22.179 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk  " "    0.347               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 div_gen:U0\|temp  " "    0.347               0.000 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 sync_generator:u1\|Hsync  " "    0.347               0.000 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 ball_speed\[0\]  " "    0.378               0.000 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 div_gen:u3\|temp  " "    1.090               0.000 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.231               0.000 reset  " "    2.231               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.942 " "Worst-case recovery slack is -7.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.942             -53.553 div_gen:U0\|temp  " "   -7.942             -53.553 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.385             -71.230 ball_speed\[0\]  " "   -3.385             -71.230 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.369            -159.987 clk  " "   -2.369            -159.987 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271             -22.620 div_gen:u3\|temp  " "   -2.271             -22.620 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105             -41.450 sync_generator:u1\|Hsync  " "   -2.105             -41.450 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.384 " "Worst-case removal slack is -1.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384             -29.023 ball_speed\[0\]  " "   -1.384             -29.023 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 div_gen:U0\|temp  " "    1.103               0.000 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.712               0.000 sync_generator:u1\|Hsync  " "    1.712               0.000 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.744               0.000 clk  " "    1.744               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.084               0.000 div_gen:u3\|temp  " "    2.084               0.000 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.807 clk  " "   -3.000             -99.807 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 ball_speed\[0\]  " "   -3.000             -40.881 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 div_gen:U0\|temp  " "   -1.403             -32.269 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -30.866 sync_generator:u1\|Hsync  " "   -1.403             -30.866 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 div_gen:u3\|temp  " "   -1.403             -14.030 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573462947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573462947 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671573462982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1671573463014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1671573465397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573465542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datad  to: combout " "Cell: rtl~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573465542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1671573465542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671573465544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1671573465562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.432 " "Worst-case setup slack is -8.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.432            -189.170 ball_speed\[0\]  " "   -8.432            -189.170 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.201             -14.230 reset  " "   -7.201             -14.230 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.072             -28.340 sync_generator:u1\|Hsync  " "   -4.072             -28.340 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.043             -33.412 div_gen:U0\|temp  " "   -4.043             -33.412 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775            -121.898 clk  " "   -2.775            -121.898 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.098             -19.546 div_gen:u3\|temp  " "   -2.098             -19.546 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 sync_generator:u1\|Hsync  " "    0.311               0.000 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 div_gen:U0\|temp  " "    0.312               0.000 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 ball_speed\[0\]  " "    0.339               0.000 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 div_gen:u3\|temp  " "    1.013               0.000 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.035               0.000 reset  " "    2.035               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.300 " "Worst-case recovery slack is -7.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.300             -48.954 div_gen:U0\|temp  " "   -7.300             -48.954 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.064             -64.875 ball_speed\[0\]  " "   -3.064             -64.875 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094            -140.834 clk  " "   -2.094            -140.834 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005             -19.950 div_gen:u3\|temp  " "   -2.005             -19.950 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840             -36.510 sync_generator:u1\|Hsync  " "   -1.840             -36.510 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.380 " "Worst-case removal slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380             -28.953 ball_speed\[0\]  " "   -1.380             -28.953 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 div_gen:U0\|temp  " "    0.991               0.000 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.634               0.000 sync_generator:u1\|Hsync  " "    1.634               0.000 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 clk  " "    1.667               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.025               0.000 div_gen:u3\|temp  " "    2.025               0.000 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.807 clk  " "   -3.000             -99.807 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 ball_speed\[0\]  " "   -3.000             -40.881 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 div_gen:U0\|temp  " "   -1.403             -32.269 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -30.866 sync_generator:u1\|Hsync  " "   -1.403             -30.866 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 div_gen:u3\|temp  " "   -1.403             -14.030 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465598 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671573465616 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573465837 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datad  to: combout " "Cell: rtl~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1671573465837 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1671573465837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671573465838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1671573465844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.659 " "Worst-case setup slack is -3.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.659             -79.456 ball_speed\[0\]  " "   -3.659             -79.456 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114              -5.887 reset  " "   -3.114              -5.887 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.286              -3.827 sync_generator:u1\|Hsync  " "   -1.286              -3.827 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250              -5.475 div_gen:U0\|temp  " "   -1.250              -5.475 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762             -22.204 clk  " "   -0.762             -22.204 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406              -3.259 div_gen:u3\|temp  " "   -0.406              -3.259 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 ball_speed\[0\]  " "    0.024               0.000 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 sync_generator:u1\|Hsync  " "    0.151               0.000 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 div_gen:U0\|temp  " "    0.152               0.000 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 div_gen:u3\|temp  " "    0.415               0.000 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 reset  " "    0.867               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.976 " "Worst-case recovery slack is -2.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976             -20.649 div_gen:U0\|temp  " "   -2.976             -20.649 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.177             -72.701 clk  " "   -1.177             -72.701 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065             -10.550 div_gen:u3\|temp  " "   -1.065             -10.550 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051             -18.329 ball_speed\[0\]  " "   -1.051             -18.329 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958             -16.030 sync_generator:u1\|Hsync  " "   -0.958             -16.030 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.495 " "Worst-case removal slack is -0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495             -10.383 ball_speed\[0\]  " "   -0.495             -10.383 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 div_gen:U0\|temp  " "    0.349               0.000 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 clk  " "    0.483               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 sync_generator:u1\|Hsync  " "    0.530               0.000 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 div_gen:u3\|temp  " "    0.669               0.000 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.417 clk  " "   -3.000             -74.417 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.125 ball_speed\[0\]  " "   -3.000             -34.125 ball_speed\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 div_gen:U0\|temp  " "   -1.000             -23.000 div_gen:U0\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 sync_generator:u1\|Hsync  " "   -1.000             -22.000 sync_generator:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 div_gen:u3\|temp  " "   -1.000             -10.000 div_gen:u3\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671573465890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671573465890 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671573466934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671573466939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671573467022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 18:57:47 2022 " "Processing ended: Tue Dec 20 18:57:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671573467022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671573467022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671573467022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671573467022 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671573467702 ""}
