{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669082628060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669082628071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:03:47 2022 " "Processing started: Mon Nov 21 23:03:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669082628071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082628071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082628071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669082630457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669082630457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2_fd-tx_serial_8N2_fd_arch " "Found design unit 1: tx_serial_8N2_fd-tx_serial_8N2_fd_arch" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659430 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2_fd " "Found entity 1: tx_serial_8N2_fd" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2-tx_serial_8N2_arch " "Found design unit 1: tx_serial_8N2-tx_serial_8N2_arch" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659435 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2 " "Found entity 1: tx_serial_8N2" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2_fd-rx_serial_8N2_fd_arch " "Found design unit 1: rx_serial_8N2_fd-rx_serial_8N2_fd_arch" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659444 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2_fd " "Found entity 1: rx_serial_8N2_fd" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2-rx_serial_8N2_arch " "Found design unit 1: rx_serial_8N2-rx_serial_8N2_arch" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659455 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2 " "Found entity 1: rx_serial_8N2" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_tick_uc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659459 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_tick_uc.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_ff-behavioral " "Found design unit 1: sr_ff-behavioral" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sr_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659469 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sr_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_uc-sonar_uc_arch " "Found design unit 1: sonar_uc-sonar_uc_arch" {  } { { "sonar_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_uc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659473 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_uc " "Found entity 1: sonar_uc" {  } { { "sonar_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_fd-sonar_fd_arch " "Found design unit 1: sonar_fd-sonar_fd_arch" {  } { { "sonar_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_fd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659484 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_fd " "Found entity 1: sonar_fd" {  } { { "sonar_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar-sonar_arch " "Found design unit 1: sonar-sonar_arch" {  } { { "sonar.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659493 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_uc-rx_serial_uc_arch " "Found design unit 1: rx_serial_uc-rx_serial_uc_arch" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_tick_uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659504 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_uc " "Found entity 1: rx_serial_uc" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_tick_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_angulos_8x24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_angulos_8x24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_angulos_16x24-rom_arch " "Found design unit 1: rom_angulos_16x24-rom_arch" {  } { { "rom_angulos_8x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rom_angulos_8x24.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659514 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_16x24 " "Found entity 1: rom_angulos_16x24" {  } { { "rom_angulos_8x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rom_angulos_8x24.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/registrador_n.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659524 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/registrador_n.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8x1_n-behav " "Found design unit 1: mux_8x1_n-behav" {  } { { "mux_8x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_8x1_n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659534 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_n " "Found entity 1: mux_8x1_n" {  } { { "mux_8x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_8x1_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_n-arch_mux_4x1_n " "Found design unit 1: mux_4x1_n-arch_mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_4x1_n.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_4x1_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-comportamental " "Found design unit 1: hex7seg-comportamental" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/hex7seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659547 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/hex7seg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso-fsm_arch " "Found design unit 1: gerador_pulso-fsm_arch" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/gerador_pulso.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659551 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/gerador_pulso.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_descida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_descida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_descida-Behavioral " "Found design unit 1: edge_detector_descida-Behavioral" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector_descida.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659561 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_descida " "Found entity 1: edge_detector_descida" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector_descida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659570 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/deslocador_n.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659575 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/deslocador_n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_servo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_servo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_3-controle_servo_3_arch " "Found design unit 1: controle_servo_3-controle_servo_3_arch" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659585 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_3 " "Found entity 1: controle_servo_3" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_updown_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_updown_m-comportamental " "Found design unit 1: contadorg_updown_m-comportamental" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contadorg_updown_m.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659590 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contadorg_updown_m.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_m.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659600 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_m.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm_uc-contador_cm_uc_arch " "Found design unit 1: contador_cm_uc-contador_cm_uc_arch" {  } { { "contador_cm_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_uc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659610 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "contador_cm_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm_fd-contador_cm_fd_arch " "Found design unit 1: contador_cm_fd-contador_cm_fd_arch" {  } { { "contador_cm_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659620 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "contador_cm_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm-contador_cm_arch " "Found design unit 1: contador_cm-contador_cm_arch" {  } { { "contador_cm.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659629 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "contador_cm.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd_3digitos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_bcd_3digitos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bcd_3digitos-comportamental " "Found design unit 1: contador_bcd_3digitos-comportamental" {  } { { "contador_bcd_3digitos.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_bcd_3digitos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659634 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "contador_bcd_3digitos.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_bcd_3digitos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analisa_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file analisa_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analisa_m-comportamental " "Found design unit 1: analisa_m-comportamental" {  } { { "analisa_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/analisa_m.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659638 ""} { "Info" "ISGN_ENTITY_NAME" "1 analisa_m " "Found entity 1: analisa_m" {  } { { "analisa_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/analisa_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_uc-sagarana_uc_arch " "Found design unit 1: sagarana_uc-sagarana_uc_arch" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_uc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659642 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_uc " "Found entity 1: sagarana_uc" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_fd-sagarana_fd_arch " "Found design unit 1: sagarana_fd-sagarana_fd_arch" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659651 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_fd " "Found entity 1: sagarana_fd" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32-interface_esp32_arch " "Found design unit 1: interface_esp32-interface_esp32_arch" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659656 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32 " "Found entity 1: interface_esp32" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_fd-arch_interface_esp32_fd " "Found design unit 1: interface_esp32_fd-arch_interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659658 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_fd " "Found entity 1: interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_uc-fsm_arch " "Found design unit 1: interface_esp32_uc-fsm_arch" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659668 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_uc " "Found entity 1: interface_esp32_uc" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_sagarana-sagarana_arch " "Found design unit 1: projeto_sagarana-sagarana_arch" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659678 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_sagarana " "Found entity 1: projeto_sagarana" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669082659678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082659678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_sagarana " "Elaborating entity \"projeto_sagarana\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669082659825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_fd sagarana_fd:FD " "Elaborating entity \"sagarana_fd\" for hierarchy \"sagarana_fd:FD\"" {  } { { "sagarana.vhd" "FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_db_posicao sagarana_fd.vhd(48) " "Verilog HDL or VHDL warning at sagarana_fd.vhd(48): object \"s_db_posicao\" assigned a value but never read" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669082659860 "|projeto_sagarana|sagarana_fd:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado_transmissor sagarana_fd.vhd(49) " "Verilog HDL or VHDL warning at sagarana_fd.vhd(49): object \"estado_transmissor\" assigned a value but never read" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669082659860 "|projeto_sagarana|sagarana_fd:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|contador_m:CONT2S " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|contador_m:CONT2S\"" {  } { { "sagarana_fd.vhd" "CONT2S" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo_3 sagarana_fd:FD\|controle_servo_3:SM " "Elaborating entity \"controle_servo_3\" for hierarchy \"sagarana_fd:FD\|controle_servo_3:SM\"" {  } { { "sagarana_fd.vhd" "SM" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659899 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(50) " "VHDL Process Statement warning at controle_servo_3.vhd(50): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669082659901 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(51) " "VHDL Process Statement warning at controle_servo_3.vhd(51): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669082659901 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_updown_m sagarana_fd:FD\|contadorg_updown_m:CONTPOS " "Elaborating entity \"contadorg_updown_m\" for hierarchy \"sagarana_fd:FD\|contadorg_updown_m:CONTPOS\"" {  } { { "sagarana_fd.vhd" "CONTPOS" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_angulos_16x24 sagarana_fd:FD\|rom_angulos_16x24:ROM " "Elaborating entity \"rom_angulos_16x24\" for hierarchy \"sagarana_fd:FD\|rom_angulos_16x24:ROM\"" {  } { { "sagarana_fd.vhd" "ROM" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXPOS " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXPOS\"" {  } { { "sagarana_fd.vhd" "MUXPOS" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2 sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR " "Elaborating entity \"tx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\"" {  } { { "sagarana_fd.vhd" "TRANSMISSOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC\"" {  } { { "tx_serial_8N2.vhd" "U1_UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2_fd sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD " "Elaborating entity \"tx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\"" {  } { { "tx_serial_8N2.vhd" "U2_FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "tx_serial_8N2_fd.vhd" "U1" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "tx_serial_8N2_fd.vhd" "U2" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082659991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK\"" {  } { { "tx_serial_8N2.vhd" "U3_TICK" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED " "Elaborating entity \"edge_detector\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED\"" {  } { { "tx_serial_8N2.vhd" "U4_ED" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32 sagarana_fd:FD\|interface_esp32:interface " "Elaborating entity \"interface_esp32\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\"" {  } { { "sagarana_fd.vhd" "interface" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD " "Elaborating entity \"interface_esp32_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\"" {  } { { "interface_esp32.vhd" "FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2 sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR " "Elaborating entity \"rx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\"" {  } { { "interface_esp32_fd.vhd" "RECEPTOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC " "Elaborating entity \"rx_serial_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC\"" {  } { { "rx_serial_8N2.vhd" "U1_UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD " "Elaborating entity \"rx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\"" {  } { { "rx_serial_8N2.vhd" "U2_FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "rx_serial_8N2_fd.vhd" "U1" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "rx_serial_8N2_fd.vhd" "U2" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3\"" {  } { { "rx_serial_8N2_fd.vhd" "U3" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK\"" {  } { { "rx_serial_8N2.vhd" "U3_TICK" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U\"" {  } { { "interface_esp32_fd.vhd" "REG_U" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC " "Elaborating entity \"interface_esp32_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC\"" {  } { { "interface_esp32.vhd" "UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_ff sagarana_fd:FD\|sr_ff:flipflop_rs " "Elaborating entity \"sr_ff\" for hierarchy \"sagarana_fd:FD\|sr_ff:flipflop_rs\"" {  } { { "sagarana_fd.vhd" "flipflop_rs" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXHEX0 " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXHEX0\"" {  } { { "sagarana_fd.vhd" "MUXHEX0" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg sagarana_fd:FD\|hex7seg:hexa0 " "Elaborating entity \"hex7seg\" for hierarchy \"sagarana_fd:FD\|hex7seg:hexa0\"" {  } { { "sagarana_fd.vhd" "hexa0" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_uc sagarana_uc:UC " "Elaborating entity \"sagarana_uc\" for hierarchy \"sagarana_uc:UC\"" {  } { { "sagarana.vhd" "UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082660185 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sagarana_fd:FD\|sr_ff:flipflop_rs\|q " "Converted tri-state buffer \"sagarana_fd:FD\|sr_ff:flipflop_rs\|q\" feeding internal logic into a wire" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sr_ff.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669082660962 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669082660962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669082661402 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~1 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~1\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~5 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~5\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~9 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~9\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~13 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~13\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~17 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~17\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~21 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~21\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~25 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~25\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~29 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~29\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~33 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~33\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~37 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~37\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~41 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~41\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~45 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~45\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~49 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~49\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~53 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~53\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~57 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~57\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669082661500 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1669082661500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669082661963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669082662412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669082662894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669082662894 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_mode_serial " "No output dependent on input pin \"sel_mode_serial\"" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669082663568 "|projeto_sagarana|sel_mode_serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669082663568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669082663573 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669082663573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669082663573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669082663573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669082663625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:04:23 2022 " "Processing ended: Mon Nov 21 23:04:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669082663625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669082663625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669082663625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669082663625 ""}
