


# RISC-V.programming.and.modeling
This repository contains the preparations for RISC-V labs. The project is based on simple RISC-V (RV32R) model in Verilog.
<picture>
 <img alt="YOUR-ALT-TEXT" src="images/RISCV.flow.proc.drawio.png">
</picture>




