--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 330 paths analyzed, 164 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.523ns.
--------------------------------------------------------------------------------

Paths for end point STATE_FSM_FFd3 (SLICE_X18Y9.BX), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               idle_4 (FF)
  Destination:          STATE_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.462ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.235 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: idle_4 to STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.AQ      Tcko                  0.391   idle<6>
                                                       idle_4
    SLICE_X18Y10.A1      net (fanout=2)        0.851   idle<4>
    SLICE_X18Y10.COUT    Topcya                0.379   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
                                                       Mcompar_idle[31]_GND_4_o_LessThan_39_o_lut<0>
                                                       Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
    SLICE_X18Y11.CIN     net (fanout=1)        0.003   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
    SLICE_X18Y11.CMUX    Tcinc                 0.284   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6>_l1
                                                       STATE_FSM_FFd1-In1_cy
    SLICE_X19Y9.A6       net (fanout=10)       0.361   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6>
    SLICE_X19Y9.A        Tilo                  0.259   MemWait_IOBUF
                                                       STATE_FSM_FFd3-In1
    SLICE_X18Y9.BX       net (fanout=1)        0.848   STATE_FSM_FFd3-In
    SLICE_X18Y9.CLK      Tdick                 0.086   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (1.399ns logic, 2.063ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               idle_6 (FF)
  Destination:          STATE_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.235 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: idle_6 to STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.391   idle<6>
                                                       idle_6
    SLICE_X18Y10.B1      net (fanout=2)        0.841   idle<6>
    SLICE_X18Y10.COUT    Topcyb                0.380   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
                                                       Mcompar_idle[31]_GND_4_o_LessThan_39_o_lut<1>1
                                                       Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
    SLICE_X18Y11.CIN     net (fanout=1)        0.003   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
    SLICE_X18Y11.CMUX    Tcinc                 0.284   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6>_l1
                                                       STATE_FSM_FFd1-In1_cy
    SLICE_X19Y9.A6       net (fanout=10)       0.361   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6>
    SLICE_X19Y9.A        Tilo                  0.259   MemWait_IOBUF
                                                       STATE_FSM_FFd3-In1
    SLICE_X18Y9.BX       net (fanout=1)        0.848   STATE_FSM_FFd3-In
    SLICE_X18Y9.CLK      Tdick                 0.086   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.400ns logic, 2.053ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               idle_5 (FF)
  Destination:          STATE_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.235 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: idle_5 to STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.BQ      Tcko                  0.391   idle<6>
                                                       idle_5
    SLICE_X18Y10.B3      net (fanout=2)        0.741   idle<5>
    SLICE_X18Y10.COUT    Topcyb                0.380   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
                                                       Mcompar_idle[31]_GND_4_o_LessThan_39_o_lut<1>1
                                                       Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
    SLICE_X18Y11.CIN     net (fanout=1)        0.003   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>
    SLICE_X18Y11.CMUX    Tcinc                 0.284   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6>_l1
                                                       STATE_FSM_FFd1-In1_cy
    SLICE_X19Y9.A6       net (fanout=10)       0.361   Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6>
    SLICE_X19Y9.A        Tilo                  0.259   MemWait_IOBUF
                                                       STATE_FSM_FFd3-In1
    SLICE_X18Y9.BX       net (fanout=1)        0.848   STATE_FSM_FFd3-In
    SLICE_X18Y9.CLK      Tdick                 0.086   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.400ns logic, 1.953ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X34Y2.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATE_FSM_FFd2_1 (FF)
  Destination:          led_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.292 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATE_FSM_FFd2_1 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.DQ       Tcko                  0.447   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd2_1
    SLICE_X29Y13.C4      net (fanout=2)        0.958   STATE_FSM_FFd2_1
    SLICE_X29Y13.C       Tilo                  0.259   RamLB_OBUF
                                                       _n0199_inv1
    SLICE_X34Y2.CE       net (fanout=4)        1.410   _n0199_inv
    SLICE_X34Y2.CLK      Tceck                 0.331   led_3
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.037ns logic, 2.368ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATE_FSM_FFd1_1 (FF)
  Destination:          led_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.292 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATE_FSM_FFd1_1 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.AQ      Tcko                  0.447   STATE_FSM_FFd1_1
                                                       STATE_FSM_FFd1_1
    SLICE_X29Y13.C3      net (fanout=2)        0.935   STATE_FSM_FFd1_1
    SLICE_X29Y13.C       Tilo                  0.259   RamLB_OBUF
                                                       _n0199_inv1
    SLICE_X34Y2.CE       net (fanout=4)        1.410   _n0199_inv
    SLICE_X34Y2.CLK      Tceck                 0.331   led_3
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.037ns logic, 2.345ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATE_FSM_FFd3_1 (FF)
  Destination:          led_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.292 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATE_FSM_FFd3_1 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.AQ       Tcko                  0.391   MemWait_IOBUF
                                                       STATE_FSM_FFd3_1
    SLICE_X29Y13.C5      net (fanout=2)        0.827   STATE_FSM_FFd3_1
    SLICE_X29Y13.C       Tilo                  0.259   RamLB_OBUF
                                                       _n0199_inv1
    SLICE_X34Y2.CE       net (fanout=4)        1.410   _n0199_inv
    SLICE_X34Y2.CLK      Tceck                 0.331   led_3
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (0.981ns logic, 2.237ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point led_2 (SLICE_X34Y2.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATE_FSM_FFd2_1 (FF)
  Destination:          led_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.292 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATE_FSM_FFd2_1 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.DQ       Tcko                  0.447   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd2_1
    SLICE_X29Y13.C4      net (fanout=2)        0.958   STATE_FSM_FFd2_1
    SLICE_X29Y13.C       Tilo                  0.259   RamLB_OBUF
                                                       _n0199_inv1
    SLICE_X34Y2.CE       net (fanout=4)        1.410   _n0199_inv
    SLICE_X34Y2.CLK      Tceck                 0.295   led_3
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      3.369ns (1.001ns logic, 2.368ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATE_FSM_FFd1_1 (FF)
  Destination:          led_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.292 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATE_FSM_FFd1_1 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.AQ      Tcko                  0.447   STATE_FSM_FFd1_1
                                                       STATE_FSM_FFd1_1
    SLICE_X29Y13.C3      net (fanout=2)        0.935   STATE_FSM_FFd1_1
    SLICE_X29Y13.C       Tilo                  0.259   RamLB_OBUF
                                                       _n0199_inv1
    SLICE_X34Y2.CE       net (fanout=4)        1.410   _n0199_inv
    SLICE_X34Y2.CLK      Tceck                 0.295   led_3
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.001ns logic, 2.345ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATE_FSM_FFd3_1 (FF)
  Destination:          led_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.292 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATE_FSM_FFd3_1 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.AQ       Tcko                  0.391   MemWait_IOBUF
                                                       STATE_FSM_FFd3_1
    SLICE_X29Y13.C5      net (fanout=2)        0.827   STATE_FSM_FFd3_1
    SLICE_X29Y13.C       Tilo                  0.259   RamLB_OBUF
                                                       _n0199_inv1
    SLICE_X34Y2.CE       net (fanout=4)        1.410   _n0199_inv
    SLICE_X34Y2.CLK      Tceck                 0.295   led_3
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (0.945ns logic, 2.237ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point STATE_FSM_FFd4 (SLICE_X18Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               STATE_FSM_FFd4 (FF)
  Destination:          STATE_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: STATE_FSM_FFd4 to STATE_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.CQ       Tcko                  0.234   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd4
    SLICE_X18Y9.C5       net (fanout=29)       0.087   STATE_FSM_FFd4
    SLICE_X18Y9.CLK      Tah         (-Th)    -0.197   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd4-In1
                                                       STATE_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.431ns logic, 0.087ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point STATE_FSM_FFd3_1 (SLICE_X19Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               STATE_FSM_FFd3 (FF)
  Destination:          STATE_FSM_FFd3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: STATE_FSM_FFd3 to STATE_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.BQ       Tcko                  0.234   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd3
    SLICE_X19Y9.A5       net (fanout=30)       0.109   STATE_FSM_FFd3
    SLICE_X19Y9.CLK      Tah         (-Th)    -0.215   MemWait_IOBUF
                                                       STATE_FSM_FFd3-In1
                                                       STATE_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.449ns logic, 0.109ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point STATE_FSM_FFd4 (SLICE_X18Y9.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               STATE_FSM_FFd3 (FF)
  Destination:          STATE_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: STATE_FSM_FFd3 to STATE_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.BQ       Tcko                  0.234   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd3
    SLICE_X18Y9.C6       net (fanout=30)       0.151   STATE_FSM_FFd3
    SLICE_X18Y9.CLK      Tah         (-Th)    -0.197   STATE_FSM_FFd2_1
                                                       STATE_FSM_FFd4-In1
                                                       STATE_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.431ns logic, 0.151ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Data_7/CLK
  Logical resource: Data_4/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Data_7/CLK
  Logical resource: Data_5/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.523|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 330 paths, 0 nets, and 185 connections

Design statistics:
   Minimum period:   3.523ns{1}   (Maximum frequency: 283.849MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 27 04:57:22 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



