<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 1/2] ARM: streamline register init
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%201/2%5D%20ARM%3A%20streamline%20register%20init&In-Reply-To=%3C200911191327.26059.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="012564.html">
   <LINK REL="Next"  HREF="012568.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 1/2] ARM: streamline register init</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%201/2%5D%20ARM%3A%20streamline%20register%20init&In-Reply-To=%3C200911191327.26059.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 1/2] ARM: streamline register init">david-b at pacbell.net
       </A><BR>
    <I>Thu Nov 19 22:27:25 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="012564.html">[Openocd-development] [patch] Cortex-A8: parts of examine() run	just once
</A></li>
        <LI>Next message: <A HREF="012568.html">[Openocd-development] [patch 2/2] ARM: remove per-register malloc
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12567">[ date ]</a>
              <a href="thread.html#12567">[ thread ]</a>
              <a href="subject.html#12567">[ subject ]</a>
              <a href="author.html#12567">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Combine register names with other per-register data into a
single template structure.  This saves space, and makes it
easier to change how registers get handled (by shrinking
the number of places that care about cache indices).
---
It happens that the ARM11 register code uses init templates
that looks something like this, though obviously it's not
integrated with the rest of the ARM support.

 src/target/armv4_5.c |  148 ++++++++++++++++++++++++++-----------------------
 1 file changed, 81 insertions(+), 67 deletions(-)

--- a/src/target/armv4_5.c
+++ b/src/target/armv4_5.c
@@ -36,26 +36,6 @@
 #include &quot;register.h&quot;
 
 
-static const char *armv4_5_core_reg_list[] =
-{
-	&quot;r0&quot;, &quot;r1&quot;, &quot;r2&quot;, &quot;r3&quot;, &quot;r4&quot;, &quot;r5&quot;, &quot;r6&quot;, &quot;r7&quot;,
-	&quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;, &quot;r12&quot;, &quot;sp_usr&quot;, &quot;lr_usr&quot;, &quot;pc&quot;,
-
-	&quot;r8_fiq&quot;, &quot;r9_fiq&quot;, &quot;r10_fiq&quot;, &quot;r11_fiq&quot;, &quot;r12_fiq&quot;, &quot;sp_fiq&quot;, &quot;lr_fiq&quot;,
-
-	&quot;sp_irq&quot;, &quot;lr_irq&quot;,
-
-	&quot;sp_svc&quot;, &quot;lr_svc&quot;,
-
-	&quot;sp_abt&quot;, &quot;lr_abt&quot;,
-
-	&quot;sp_und&quot;, &quot;lr_und&quot;,
-
-	&quot;cpsr&quot;, &quot;spsr_fiq&quot;, &quot;spsr_irq&quot;, &quot;spsr_svc&quot;, &quot;spsr_abt&quot;, &quot;spsr_und&quot;,
-
-	&quot;sp_mon&quot;, &quot;lr_mon&quot;, &quot;spsr_mon&quot;,
-};
-
 static const uint8_t arm_usr_indices[17] = {
 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, ARMV4_5_CPSR,
 };
@@ -230,58 +210,90 @@ char* armv4_5_state_strings[] =
 	&quot;ARM&quot;, &quot;Thumb&quot;, &quot;Jazelle&quot;, &quot;ThumbEE&quot;,
 };
 
-static const struct armv4_5_core_reg armv4_5_core_reg_list_arch_info[] =
-{
-	{0, ARMV4_5_MODE_ANY, NULL, NULL},
-	{1, ARMV4_5_MODE_ANY, NULL, NULL},
-	{2, ARMV4_5_MODE_ANY, NULL, NULL},
-	{3, ARMV4_5_MODE_ANY, NULL, NULL},
-	{4, ARMV4_5_MODE_ANY, NULL, NULL},
-	{5, ARMV4_5_MODE_ANY, NULL, NULL},
-	{6, ARMV4_5_MODE_ANY, NULL, NULL},
-	{7, ARMV4_5_MODE_ANY, NULL, NULL},
-	{8, ARMV4_5_MODE_ANY, NULL, NULL},
-	{9, ARMV4_5_MODE_ANY, NULL, NULL},
-	{10, ARMV4_5_MODE_ANY, NULL, NULL},
-	{11, ARMV4_5_MODE_ANY, NULL, NULL},
-	{12, ARMV4_5_MODE_ANY, NULL, NULL},
-	{13, ARMV4_5_MODE_USR, NULL, NULL},
-	{14, ARMV4_5_MODE_USR, NULL, NULL},
-	{15, ARMV4_5_MODE_ANY, NULL, NULL},
+/* Templates for ARM core registers.
+ *
+ * NOTE:  offsets in this table are coupled to the arm_mode_data
+ * table above, the armv4_5_core_reg_map array below, and also to
+ * the ARMV4_5_*PSR* symols.
+ */
+static const struct {
+	/* The name is used for e.g. the &quot;regs&quot; command. */
+	const char *name;
 
-	{8, ARMV4_5_MODE_FIQ, NULL, NULL},
-	{9, ARMV4_5_MODE_FIQ, NULL, NULL},
-	{10, ARMV4_5_MODE_FIQ, NULL, NULL},
-	{11, ARMV4_5_MODE_FIQ, NULL, NULL},
-	{12, ARMV4_5_MODE_FIQ, NULL, NULL},
-	{13, ARMV4_5_MODE_FIQ, NULL, NULL},
-	{14, ARMV4_5_MODE_FIQ, NULL, NULL},
+	/* The {cookie, mode} tuple uniquely identifies one register.
+	 * In a given mode, cookies 0..15 map to registers R0..R15,
+	 * with R13..R15 usually called SP, LR, PC.
+	 *
+	 * MODE_ANY is used as *input* to the mapping, and indicates
+	 * various special cases (sigh) and errors.
+	 *
+	 * Cookie 16 is (currently) confusing, since it indicates
+	 * CPSR -or- SPSR depending on whether 'mode' is MODE_ANY.
+	 * (Exception modes have both CPSR and SPSR registers ...)
+	 */
+	unsigned cookie;
+	enum armv4_5_mode mode;
+} arm_core_regs[] = {
+	{ .name = &quot;r0&quot;, .cookie = 0, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r1&quot;, .cookie = 1, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r2&quot;, .cookie = 2, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r3&quot;, .cookie = 3, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r4&quot;, .cookie = 4, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r5&quot;, .cookie = 5, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r6&quot;, .cookie = 6, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r7&quot;, .cookie = 7, .mode = ARMV4_5_MODE_ANY, },
 
-	{13, ARMV4_5_MODE_IRQ, NULL, NULL},
-	{14, ARMV4_5_MODE_IRQ, NULL, NULL},
+	/* NOTE: regs 8..12 might be shadowed by FIQ ... flagging
+	 * them as MODE_ANY creates special cases.
+	 */
+	{ .name = &quot;r8&quot;, .cookie = 8, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r9&quot;, .cookie = 9, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r10&quot;, .cookie = 10, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r11&quot;, .cookie = 11, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;r12&quot;, .cookie = 12, .mode = ARMV4_5_MODE_ANY, },
 
-	{13, ARMV4_5_MODE_SVC, NULL, NULL},
-	{14, ARMV4_5_MODE_SVC, NULL, NULL},
+	/* NOTE all MODE_USR registers are equivalent to MODE_SYS ones */
+	{ .name = &quot;sp_usr&quot;, .cookie = 13, .mode = ARMV4_5_MODE_USR, },
+	{ .name = &quot;lr_usr&quot;, .cookie = 14, .mode = ARMV4_5_MODE_USR, },
 
-	{13, ARMV4_5_MODE_ABT, NULL, NULL},
-	{14, ARMV4_5_MODE_ABT, NULL, NULL},
+	{ .name = &quot;pc&quot;, .cookie = 15, .mode = ARMV4_5_MODE_ANY, },
 
-	{13, ARMV4_5_MODE_UND, NULL, NULL},
-	{14, ARMV4_5_MODE_UND, NULL, NULL},
+	{ .name = &quot;r8_fiq&quot;, .cookie = 8, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;r9_fiq&quot;, .cookie = 9, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;r10_fiq&quot;, .cookie = 10, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;r11_fiq&quot;, .cookie = 11, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;r12_fiq&quot;, .cookie = 12, .mode = ARMV4_5_MODE_FIQ, },
 
-	{16, ARMV4_5_MODE_ANY, NULL, NULL},
-	{16, ARMV4_5_MODE_FIQ, NULL, NULL},
-	{16, ARMV4_5_MODE_IRQ, NULL, NULL},
-	{16, ARMV4_5_MODE_SVC, NULL, NULL},
-	{16, ARMV4_5_MODE_ABT, NULL, NULL},
-	{16, ARMV4_5_MODE_UND, NULL, NULL},
+	{ .name = &quot;lr_fiq&quot;, .cookie = 13, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;sp_fiq&quot;, .cookie = 14, .mode = ARMV4_5_MODE_FIQ, },
 
-	{13, ARM_MODE_MON, NULL, NULL},
-	{14, ARM_MODE_MON, NULL, NULL},
-	{16, ARM_MODE_MON, NULL, NULL},
+	{ .name = &quot;lr_irq&quot;, .cookie = 13, .mode = ARMV4_5_MODE_IRQ, },
+	{ .name = &quot;sp_irq&quot;, .cookie = 14, .mode = ARMV4_5_MODE_IRQ, },
+
+	{ .name = &quot;lr_svc&quot;, .cookie = 13, .mode = ARMV4_5_MODE_SVC, },
+	{ .name = &quot;sp_svc&quot;, .cookie = 14, .mode = ARMV4_5_MODE_SVC, },
+
+	{ .name = &quot;lr_abt&quot;, .cookie = 13, .mode = ARMV4_5_MODE_ABT, },
+	{ .name = &quot;sp_abt&quot;, .cookie = 14, .mode = ARMV4_5_MODE_ABT, },
+
+	{ .name = &quot;lr_und&quot;, .cookie = 13, .mode = ARMV4_5_MODE_UND, },
+	{ .name = &quot;sp_und&quot;, .cookie = 14, .mode = ARMV4_5_MODE_UND, },
+
+	{ .name = &quot;cpsr&quot;, .cookie = 16, .mode = ARMV4_5_MODE_ANY, },
+	{ .name = &quot;spsr_fiq&quot;, .cookie = 16, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;spsr_irq&quot;, .cookie = 16, .mode = ARMV4_5_MODE_IRQ, },
+	{ .name = &quot;spsr_svc&quot;, .cookie = 16, .mode = ARMV4_5_MODE_SVC, },
+	{ .name = &quot;spsr_abt&quot;, .cookie = 16, .mode = ARMV4_5_MODE_ABT, },
+	{ .name = &quot;spsr_und&quot;, .cookie = 16, .mode = ARMV4_5_MODE_UND, },
+
+	{ .name = &quot;lr_mon&quot;, .cookie = 13, .mode = ARM_MODE_MON, },
+	{ .name = &quot;sp_mon&quot;, .cookie = 14, .mode = ARM_MODE_MON, },
+	{ .name = &quot;spsr_mon&quot;, .cookie = 16, .mode = ARM_MODE_MON, },
 };
 
-/* map core mode (USR, FIQ, ...) and register number to indizes into the register cache */
+/* map core mode (USR, FIQ, ...) and register number to
+ * indices into the register cache
+ */
 const int armv4_5_core_reg_map[8][17] =
 {
 	{	/* USR */
@@ -442,7 +454,7 @@ int armv4_5_invalidate_core_regs(struct 
 
 struct reg_cache* armv4_5_build_reg_cache(struct target *target, struct arm *armv4_5_common)
 {
-	int num_regs = ARRAY_SIZE(armv4_5_core_reg_list_arch_info);
+	int num_regs = ARRAY_SIZE(arm_core_regs);
 	struct reg_cache *cache = malloc(sizeof(struct reg_cache));
 	struct reg *reg_list = calloc(num_regs, sizeof(struct reg));
 	struct armv4_5_core_reg *arch_info = calloc(num_regs,
@@ -464,16 +476,18 @@ struct reg_cache* armv4_5_build_reg_cach
 	for (i = 0; i &lt; num_regs; i++)
 	{
 		/* Skip registers this core doesn't expose */
-		if (armv4_5_core_reg_list_arch_info[i].mode == ARM_MODE_MON
+		if (arm_core_regs[i].mode == ARM_MODE_MON
 				&amp;&amp; armv4_5_common-&gt;core_type != ARM_MODE_MON)
 			continue;
 
 		/* REVISIT handle Cortex-M, which only shadows R13/SP */
 
-		arch_info[i] = armv4_5_core_reg_list_arch_info[i];
+		arch_info[i].num = arm_core_regs[i].cookie;
+		arch_info[i].mode = arm_core_regs[i].mode;
 		arch_info[i].target = target;
 		arch_info[i].armv4_5_common = armv4_5_common;
-		reg_list[i].name = (char *) armv4_5_core_reg_list[i];
+
+		reg_list[i].name = (char *) arm_core_regs[i].name;
 		reg_list[i].size = 32;
 		reg_list[i].value = calloc(1, 4);
 		reg_list[i].type = &amp;arm_reg_type;

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="012564.html">[Openocd-development] [patch] Cortex-A8: parts of examine() run	just once
</A></li>
	<LI>Next message: <A HREF="012568.html">[Openocd-development] [patch 2/2] ARM: remove per-register malloc
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12567">[ date ]</a>
              <a href="thread.html#12567">[ thread ]</a>
              <a href="subject.html#12567">[ subject ]</a>
              <a href="author.html#12567">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
