$comment
	File created using the following command:
		vcd file Part5.msim.vcd -direction
$end
$date
	Fri Nov 09 18:41:58 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module part5_vhd_vec_tst $end
$var wire 1 ! HEX0 [6] $end
$var wire 1 " HEX0 [5] $end
$var wire 1 # HEX0 [4] $end
$var wire 1 $ HEX0 [3] $end
$var wire 1 % HEX0 [2] $end
$var wire 1 & HEX0 [1] $end
$var wire 1 ' HEX0 [0] $end
$var wire 1 ( HEX1 [6] $end
$var wire 1 ) HEX1 [5] $end
$var wire 1 * HEX1 [4] $end
$var wire 1 + HEX1 [3] $end
$var wire 1 , HEX1 [2] $end
$var wire 1 - HEX1 [1] $end
$var wire 1 . HEX1 [0] $end
$var wire 1 / HEX2 [6] $end
$var wire 1 0 HEX2 [5] $end
$var wire 1 1 HEX2 [4] $end
$var wire 1 2 HEX2 [3] $end
$var wire 1 3 HEX2 [2] $end
$var wire 1 4 HEX2 [1] $end
$var wire 1 5 HEX2 [0] $end
$var wire 1 6 HEX3 [6] $end
$var wire 1 7 HEX3 [5] $end
$var wire 1 8 HEX3 [4] $end
$var wire 1 9 HEX3 [3] $end
$var wire 1 : HEX3 [2] $end
$var wire 1 ; HEX3 [1] $end
$var wire 1 < HEX3 [0] $end
$var wire 1 = HEX4 [6] $end
$var wire 1 > HEX4 [5] $end
$var wire 1 ? HEX4 [4] $end
$var wire 1 @ HEX4 [3] $end
$var wire 1 A HEX4 [2] $end
$var wire 1 B HEX4 [1] $end
$var wire 1 C HEX4 [0] $end
$var wire 1 D HEX5 [6] $end
$var wire 1 E HEX5 [5] $end
$var wire 1 F HEX5 [4] $end
$var wire 1 G HEX5 [3] $end
$var wire 1 H HEX5 [2] $end
$var wire 1 I HEX5 [1] $end
$var wire 1 J HEX5 [0] $end
$var wire 1 K HEX6 [6] $end
$var wire 1 L HEX6 [5] $end
$var wire 1 M HEX6 [4] $end
$var wire 1 N HEX6 [3] $end
$var wire 1 O HEX6 [2] $end
$var wire 1 P HEX6 [1] $end
$var wire 1 Q HEX6 [0] $end
$var wire 1 R HEX7 [6] $end
$var wire 1 S HEX7 [5] $end
$var wire 1 T HEX7 [4] $end
$var wire 1 U HEX7 [3] $end
$var wire 1 V HEX7 [2] $end
$var wire 1 W HEX7 [1] $end
$var wire 1 X HEX7 [0] $end
$var wire 1 Y KEY [1] $end
$var wire 1 Z KEY [0] $end
$var wire 1 [ SW [15] $end
$var wire 1 \ SW [14] $end
$var wire 1 ] SW [13] $end
$var wire 1 ^ SW [12] $end
$var wire 1 _ SW [11] $end
$var wire 1 ` SW [10] $end
$var wire 1 a SW [9] $end
$var wire 1 b SW [8] $end
$var wire 1 c SW [7] $end
$var wire 1 d SW [6] $end
$var wire 1 e SW [5] $end
$var wire 1 f SW [4] $end
$var wire 1 g SW [3] $end
$var wire 1 h SW [2] $end
$var wire 1 i SW [1] $end
$var wire 1 j SW [0] $end
$var wire 1 k clk $end
$var wire 1 l input1 [15] $end
$var wire 1 m input1 [14] $end
$var wire 1 n input1 [13] $end
$var wire 1 o input1 [12] $end
$var wire 1 p input1 [11] $end
$var wire 1 q input1 [10] $end
$var wire 1 r input1 [9] $end
$var wire 1 s input1 [8] $end
$var wire 1 t input1 [7] $end
$var wire 1 u input1 [6] $end
$var wire 1 v input1 [5] $end
$var wire 1 w input1 [4] $end
$var wire 1 x input1 [3] $end
$var wire 1 y input1 [2] $end
$var wire 1 z input1 [1] $end
$var wire 1 { input1 [0] $end
$var wire 1 | input2 [15] $end
$var wire 1 } input2 [14] $end
$var wire 1 ~ input2 [13] $end
$var wire 1 !! input2 [12] $end
$var wire 1 "! input2 [11] $end
$var wire 1 #! input2 [10] $end
$var wire 1 $! input2 [9] $end
$var wire 1 %! input2 [8] $end
$var wire 1 &! input2 [7] $end
$var wire 1 '! input2 [6] $end
$var wire 1 (! input2 [5] $end
$var wire 1 )! input2 [4] $end
$var wire 1 *! input2 [3] $end
$var wire 1 +! input2 [2] $end
$var wire 1 ,! input2 [1] $end
$var wire 1 -! input2 [0] $end
$var wire 1 .! key_state $end
$var wire 1 /! latch_in [15] $end
$var wire 1 0! latch_in [14] $end
$var wire 1 1! latch_in [13] $end
$var wire 1 2! latch_in [12] $end
$var wire 1 3! latch_in [11] $end
$var wire 1 4! latch_in [10] $end
$var wire 1 5! latch_in [9] $end
$var wire 1 6! latch_in [8] $end
$var wire 1 7! latch_in [7] $end
$var wire 1 8! latch_in [6] $end
$var wire 1 9! latch_in [5] $end
$var wire 1 :! latch_in [4] $end
$var wire 1 ;! latch_in [3] $end
$var wire 1 <! latch_in [2] $end
$var wire 1 =! latch_in [1] $end
$var wire 1 >! latch_in [0] $end

$scope module i1 $end
$var wire 1 ?! gnd $end
$var wire 1 @! vcc $end
$var wire 1 A! unknown $end
$var wire 1 B! devoe $end
$var wire 1 C! devclrn $end
$var wire 1 D! devpor $end
$var wire 1 E! ww_devoe $end
$var wire 1 F! ww_devclrn $end
$var wire 1 G! ww_devpor $end
$var wire 1 H! ww_SW [15] $end
$var wire 1 I! ww_SW [14] $end
$var wire 1 J! ww_SW [13] $end
$var wire 1 K! ww_SW [12] $end
$var wire 1 L! ww_SW [11] $end
$var wire 1 M! ww_SW [10] $end
$var wire 1 N! ww_SW [9] $end
$var wire 1 O! ww_SW [8] $end
$var wire 1 P! ww_SW [7] $end
$var wire 1 Q! ww_SW [6] $end
$var wire 1 R! ww_SW [5] $end
$var wire 1 S! ww_SW [4] $end
$var wire 1 T! ww_SW [3] $end
$var wire 1 U! ww_SW [2] $end
$var wire 1 V! ww_SW [1] $end
$var wire 1 W! ww_SW [0] $end
$var wire 1 X! ww_KEY [1] $end
$var wire 1 Y! ww_KEY [0] $end
$var wire 1 Z! ww_input1 [15] $end
$var wire 1 [! ww_input1 [14] $end
$var wire 1 \! ww_input1 [13] $end
$var wire 1 ]! ww_input1 [12] $end
$var wire 1 ^! ww_input1 [11] $end
$var wire 1 _! ww_input1 [10] $end
$var wire 1 `! ww_input1 [9] $end
$var wire 1 a! ww_input1 [8] $end
$var wire 1 b! ww_input1 [7] $end
$var wire 1 c! ww_input1 [6] $end
$var wire 1 d! ww_input1 [5] $end
$var wire 1 e! ww_input1 [4] $end
$var wire 1 f! ww_input1 [3] $end
$var wire 1 g! ww_input1 [2] $end
$var wire 1 h! ww_input1 [1] $end
$var wire 1 i! ww_input1 [0] $end
$var wire 1 j! ww_input2 [15] $end
$var wire 1 k! ww_input2 [14] $end
$var wire 1 l! ww_input2 [13] $end
$var wire 1 m! ww_input2 [12] $end
$var wire 1 n! ww_input2 [11] $end
$var wire 1 o! ww_input2 [10] $end
$var wire 1 p! ww_input2 [9] $end
$var wire 1 q! ww_input2 [8] $end
$var wire 1 r! ww_input2 [7] $end
$var wire 1 s! ww_input2 [6] $end
$var wire 1 t! ww_input2 [5] $end
$var wire 1 u! ww_input2 [4] $end
$var wire 1 v! ww_input2 [3] $end
$var wire 1 w! ww_input2 [2] $end
$var wire 1 x! ww_input2 [1] $end
$var wire 1 y! ww_input2 [0] $end
$var wire 1 z! ww_latch_in [15] $end
$var wire 1 {! ww_latch_in [14] $end
$var wire 1 |! ww_latch_in [13] $end
$var wire 1 }! ww_latch_in [12] $end
$var wire 1 ~! ww_latch_in [11] $end
$var wire 1 !" ww_latch_in [10] $end
$var wire 1 "" ww_latch_in [9] $end
$var wire 1 #" ww_latch_in [8] $end
$var wire 1 $" ww_latch_in [7] $end
$var wire 1 %" ww_latch_in [6] $end
$var wire 1 &" ww_latch_in [5] $end
$var wire 1 '" ww_latch_in [4] $end
$var wire 1 (" ww_latch_in [3] $end
$var wire 1 )" ww_latch_in [2] $end
$var wire 1 *" ww_latch_in [1] $end
$var wire 1 +" ww_latch_in [0] $end
$var wire 1 ," ww_clk $end
$var wire 1 -" ww_key_state $end
$var wire 1 ." ww_HEX0 [6] $end
$var wire 1 /" ww_HEX0 [5] $end
$var wire 1 0" ww_HEX0 [4] $end
$var wire 1 1" ww_HEX0 [3] $end
$var wire 1 2" ww_HEX0 [2] $end
$var wire 1 3" ww_HEX0 [1] $end
$var wire 1 4" ww_HEX0 [0] $end
$var wire 1 5" ww_HEX1 [6] $end
$var wire 1 6" ww_HEX1 [5] $end
$var wire 1 7" ww_HEX1 [4] $end
$var wire 1 8" ww_HEX1 [3] $end
$var wire 1 9" ww_HEX1 [2] $end
$var wire 1 :" ww_HEX1 [1] $end
$var wire 1 ;" ww_HEX1 [0] $end
$var wire 1 <" ww_HEX2 [6] $end
$var wire 1 =" ww_HEX2 [5] $end
$var wire 1 >" ww_HEX2 [4] $end
$var wire 1 ?" ww_HEX2 [3] $end
$var wire 1 @" ww_HEX2 [2] $end
$var wire 1 A" ww_HEX2 [1] $end
$var wire 1 B" ww_HEX2 [0] $end
$var wire 1 C" ww_HEX3 [6] $end
$var wire 1 D" ww_HEX3 [5] $end
$var wire 1 E" ww_HEX3 [4] $end
$var wire 1 F" ww_HEX3 [3] $end
$var wire 1 G" ww_HEX3 [2] $end
$var wire 1 H" ww_HEX3 [1] $end
$var wire 1 I" ww_HEX3 [0] $end
$var wire 1 J" ww_HEX4 [6] $end
$var wire 1 K" ww_HEX4 [5] $end
$var wire 1 L" ww_HEX4 [4] $end
$var wire 1 M" ww_HEX4 [3] $end
$var wire 1 N" ww_HEX4 [2] $end
$var wire 1 O" ww_HEX4 [1] $end
$var wire 1 P" ww_HEX4 [0] $end
$var wire 1 Q" ww_HEX5 [6] $end
$var wire 1 R" ww_HEX5 [5] $end
$var wire 1 S" ww_HEX5 [4] $end
$var wire 1 T" ww_HEX5 [3] $end
$var wire 1 U" ww_HEX5 [2] $end
$var wire 1 V" ww_HEX5 [1] $end
$var wire 1 W" ww_HEX5 [0] $end
$var wire 1 X" ww_HEX6 [6] $end
$var wire 1 Y" ww_HEX6 [5] $end
$var wire 1 Z" ww_HEX6 [4] $end
$var wire 1 [" ww_HEX6 [3] $end
$var wire 1 \" ww_HEX6 [2] $end
$var wire 1 ]" ww_HEX6 [1] $end
$var wire 1 ^" ww_HEX6 [0] $end
$var wire 1 _" ww_HEX7 [6] $end
$var wire 1 `" ww_HEX7 [5] $end
$var wire 1 a" ww_HEX7 [4] $end
$var wire 1 b" ww_HEX7 [3] $end
$var wire 1 c" ww_HEX7 [2] $end
$var wire 1 d" ww_HEX7 [1] $end
$var wire 1 e" ww_HEX7 [0] $end
$var wire 1 f" \key_state~reg0clkctrl_INCLK_bus\ [3] $end
$var wire 1 g" \key_state~reg0clkctrl_INCLK_bus\ [2] $end
$var wire 1 h" \key_state~reg0clkctrl_INCLK_bus\ [1] $end
$var wire 1 i" \key_state~reg0clkctrl_INCLK_bus\ [0] $end
$var wire 1 j" \KEY[1]~input_o\ $end
$var wire 1 k" \input1[0]~output_o\ $end
$var wire 1 l" \input1[1]~output_o\ $end
$var wire 1 m" \input1[2]~output_o\ $end
$var wire 1 n" \input1[3]~output_o\ $end
$var wire 1 o" \input1[4]~output_o\ $end
$var wire 1 p" \input1[5]~output_o\ $end
$var wire 1 q" \input1[6]~output_o\ $end
$var wire 1 r" \input1[7]~output_o\ $end
$var wire 1 s" \input1[8]~output_o\ $end
$var wire 1 t" \input1[9]~output_o\ $end
$var wire 1 u" \input1[10]~output_o\ $end
$var wire 1 v" \input1[11]~output_o\ $end
$var wire 1 w" \input1[12]~output_o\ $end
$var wire 1 x" \input1[13]~output_o\ $end
$var wire 1 y" \input1[14]~output_o\ $end
$var wire 1 z" \input1[15]~output_o\ $end
$var wire 1 {" \input2[0]~output_o\ $end
$var wire 1 |" \input2[1]~output_o\ $end
$var wire 1 }" \input2[2]~output_o\ $end
$var wire 1 ~" \input2[3]~output_o\ $end
$var wire 1 !# \input2[4]~output_o\ $end
$var wire 1 "# \input2[5]~output_o\ $end
$var wire 1 ## \input2[6]~output_o\ $end
$var wire 1 $# \input2[7]~output_o\ $end
$var wire 1 %# \input2[8]~output_o\ $end
$var wire 1 &# \input2[9]~output_o\ $end
$var wire 1 '# \input2[10]~output_o\ $end
$var wire 1 (# \input2[11]~output_o\ $end
$var wire 1 )# \input2[12]~output_o\ $end
$var wire 1 *# \input2[13]~output_o\ $end
$var wire 1 +# \input2[14]~output_o\ $end
$var wire 1 ,# \input2[15]~output_o\ $end
$var wire 1 -# \latch_in[0]~output_o\ $end
$var wire 1 .# \latch_in[1]~output_o\ $end
$var wire 1 /# \latch_in[2]~output_o\ $end
$var wire 1 0# \latch_in[3]~output_o\ $end
$var wire 1 1# \latch_in[4]~output_o\ $end
$var wire 1 2# \latch_in[5]~output_o\ $end
$var wire 1 3# \latch_in[6]~output_o\ $end
$var wire 1 4# \latch_in[7]~output_o\ $end
$var wire 1 5# \latch_in[8]~output_o\ $end
$var wire 1 6# \latch_in[9]~output_o\ $end
$var wire 1 7# \latch_in[10]~output_o\ $end
$var wire 1 8# \latch_in[11]~output_o\ $end
$var wire 1 9# \latch_in[12]~output_o\ $end
$var wire 1 :# \latch_in[13]~output_o\ $end
$var wire 1 ;# \latch_in[14]~output_o\ $end
$var wire 1 <# \latch_in[15]~output_o\ $end
$var wire 1 =# \clk~output_o\ $end
$var wire 1 ># \key_state~output_o\ $end
$var wire 1 ?# \HEX0[0]~output_o\ $end
$var wire 1 @# \HEX0[1]~output_o\ $end
$var wire 1 A# \HEX0[2]~output_o\ $end
$var wire 1 B# \HEX0[3]~output_o\ $end
$var wire 1 C# \HEX0[4]~output_o\ $end
$var wire 1 D# \HEX0[5]~output_o\ $end
$var wire 1 E# \HEX0[6]~output_o\ $end
$var wire 1 F# \HEX1[0]~output_o\ $end
$var wire 1 G# \HEX1[1]~output_o\ $end
$var wire 1 H# \HEX1[2]~output_o\ $end
$var wire 1 I# \HEX1[3]~output_o\ $end
$var wire 1 J# \HEX1[4]~output_o\ $end
$var wire 1 K# \HEX1[5]~output_o\ $end
$var wire 1 L# \HEX1[6]~output_o\ $end
$var wire 1 M# \HEX2[0]~output_o\ $end
$var wire 1 N# \HEX2[1]~output_o\ $end
$var wire 1 O# \HEX2[2]~output_o\ $end
$var wire 1 P# \HEX2[3]~output_o\ $end
$var wire 1 Q# \HEX2[4]~output_o\ $end
$var wire 1 R# \HEX2[5]~output_o\ $end
$var wire 1 S# \HEX2[6]~output_o\ $end
$var wire 1 T# \HEX3[0]~output_o\ $end
$var wire 1 U# \HEX3[1]~output_o\ $end
$var wire 1 V# \HEX3[2]~output_o\ $end
$var wire 1 W# \HEX3[3]~output_o\ $end
$var wire 1 X# \HEX3[4]~output_o\ $end
$var wire 1 Y# \HEX3[5]~output_o\ $end
$var wire 1 Z# \HEX3[6]~output_o\ $end
$var wire 1 [# \HEX4[0]~output_o\ $end
$var wire 1 \# \HEX4[1]~output_o\ $end
$var wire 1 ]# \HEX4[2]~output_o\ $end
$var wire 1 ^# \HEX4[3]~output_o\ $end
$var wire 1 _# \HEX4[4]~output_o\ $end
$var wire 1 `# \HEX4[5]~output_o\ $end
$var wire 1 a# \HEX4[6]~output_o\ $end
$var wire 1 b# \HEX5[0]~output_o\ $end
$var wire 1 c# \HEX5[1]~output_o\ $end
$var wire 1 d# \HEX5[2]~output_o\ $end
$var wire 1 e# \HEX5[3]~output_o\ $end
$var wire 1 f# \HEX5[4]~output_o\ $end
$var wire 1 g# \HEX5[5]~output_o\ $end
$var wire 1 h# \HEX5[6]~output_o\ $end
$var wire 1 i# \HEX6[0]~output_o\ $end
$var wire 1 j# \HEX6[1]~output_o\ $end
$var wire 1 k# \HEX6[2]~output_o\ $end
$var wire 1 l# \HEX6[3]~output_o\ $end
$var wire 1 m# \HEX6[4]~output_o\ $end
$var wire 1 n# \HEX6[5]~output_o\ $end
$var wire 1 o# \HEX6[6]~output_o\ $end
$var wire 1 p# \HEX7[0]~output_o\ $end
$var wire 1 q# \HEX7[1]~output_o\ $end
$var wire 1 r# \HEX7[2]~output_o\ $end
$var wire 1 s# \HEX7[3]~output_o\ $end
$var wire 1 t# \HEX7[4]~output_o\ $end
$var wire 1 u# \HEX7[5]~output_o\ $end
$var wire 1 v# \HEX7[6]~output_o\ $end
$var wire 1 w# \SW[0]~input_o\ $end
$var wire 1 x# \KEY[0]~input_o\ $end
$var wire 1 y# \key_state~reg0feeder_combout\ $end
$var wire 1 z# \key_state~reg0_q\ $end
$var wire 1 {# \key_state~reg0clkctrl_outclk\ $end
$var wire 1 |# \input1[0]$latch~combout\ $end
$var wire 1 }# \SW[1]~input_o\ $end
$var wire 1 ~# \input1[1]$latch~combout\ $end
$var wire 1 !$ \SW[2]~input_o\ $end
$var wire 1 "$ \input1[2]$latch~combout\ $end
$var wire 1 #$ \SW[3]~input_o\ $end
$var wire 1 $$ \input1[3]$latch~combout\ $end
$var wire 1 %$ \SW[4]~input_o\ $end
$var wire 1 &$ \input1[4]$latch~combout\ $end
$var wire 1 '$ \SW[5]~input_o\ $end
$var wire 1 ($ \input1[5]$latch~combout\ $end
$var wire 1 )$ \SW[6]~input_o\ $end
$var wire 1 *$ \input1[6]$latch~combout\ $end
$var wire 1 +$ \SW[7]~input_o\ $end
$var wire 1 ,$ \input1[7]$latch~combout\ $end
$var wire 1 -$ \SW[8]~input_o\ $end
$var wire 1 .$ \input1[8]$latch~combout\ $end
$var wire 1 /$ \SW[9]~input_o\ $end
$var wire 1 0$ \input1[9]$latch~combout\ $end
$var wire 1 1$ \SW[10]~input_o\ $end
$var wire 1 2$ \input1[10]$latch~combout\ $end
$var wire 1 3$ \SW[11]~input_o\ $end
$var wire 1 4$ \input1[11]$latch~combout\ $end
$var wire 1 5$ \SW[12]~input_o\ $end
$var wire 1 6$ \input1[12]$latch~combout\ $end
$var wire 1 7$ \SW[13]~input_o\ $end
$var wire 1 8$ \input1[13]$latch~combout\ $end
$var wire 1 9$ \SW[14]~input_o\ $end
$var wire 1 :$ \input1[14]$latch~combout\ $end
$var wire 1 ;$ \SW[15]~input_o\ $end
$var wire 1 <$ \input1[15]$latch~combout\ $end
$var wire 1 =$ \input2[0]$latch~combout\ $end
$var wire 1 >$ \input2[1]$latch~combout\ $end
$var wire 1 ?$ \input2[2]$latch~combout\ $end
$var wire 1 @$ \input2[3]$latch~combout\ $end
$var wire 1 A$ \input2[4]$latch~combout\ $end
$var wire 1 B$ \input2[5]$latch~combout\ $end
$var wire 1 C$ \input2[6]$latch~combout\ $end
$var wire 1 D$ \input2[7]$latch~combout\ $end
$var wire 1 E$ \input2[8]$latch~combout\ $end
$var wire 1 F$ \input2[9]$latch~combout\ $end
$var wire 1 G$ \input2[10]$latch~combout\ $end
$var wire 1 H$ \input2[11]$latch~combout\ $end
$var wire 1 I$ \input2[12]$latch~combout\ $end
$var wire 1 J$ \input2[13]$latch~combout\ $end
$var wire 1 K$ \input2[14]$latch~combout\ $end
$var wire 1 L$ \input2[15]$latch~combout\ $end
$var wire 1 M$ \bit0|latch_1|Q~combout\ $end
$var wire 1 N$ \bit0|latch_2|Q~combout\ $end
$var wire 1 O$ \bit1|latch_1|Q~combout\ $end
$var wire 1 P$ \bit1|latch_2|Q~combout\ $end
$var wire 1 Q$ \bit2|latch_1|Q~combout\ $end
$var wire 1 R$ \bit2|latch_2|Q~combout\ $end
$var wire 1 S$ \bit3|latch_1|Q~combout\ $end
$var wire 1 T$ \bit3|latch_2|Q~combout\ $end
$var wire 1 U$ \disp0|Add14~0_combout\ $end
$var wire 1 V$ \disp0|Add11~0_combout\ $end
$var wire 1 W$ \disp0|Add8~0_combout\ $end
$var wire 1 X$ \disp0|Add6~0_combout\ $end
$var wire 1 Y$ \disp0|Add3~0_combout\ $end
$var wire 1 Z$ \disp0|Add0~0_combout\ $end
$var wire 1 [$ \bit6|latch_1|Q~combout\ $end
$var wire 1 \$ \bit6|latch_2|Q~combout\ $end
$var wire 1 ]$ \bit7|latch_1|Q~combout\ $end
$var wire 1 ^$ \bit7|latch_2|Q~combout\ $end
$var wire 1 _$ \bit4|latch_1|Q~combout\ $end
$var wire 1 `$ \bit4|latch_2|Q~combout\ $end
$var wire 1 a$ \bit5|latch_1|Q~combout\ $end
$var wire 1 b$ \bit5|latch_2|Q~combout\ $end
$var wire 1 c$ \disp1|Add14~0_combout\ $end
$var wire 1 d$ \disp1|Add11~0_combout\ $end
$var wire 1 e$ \disp1|Add8~0_combout\ $end
$var wire 1 f$ \disp1|Add6~0_combout\ $end
$var wire 1 g$ \disp1|Add3~0_combout\ $end
$var wire 1 h$ \disp1|Add0~0_combout\ $end
$var wire 1 i$ \bit9|latch_1|Q~combout\ $end
$var wire 1 j$ \bit9|latch_2|Q~combout\ $end
$var wire 1 k$ \bit11|latch_1|Q~combout\ $end
$var wire 1 l$ \bit11|latch_2|Q~combout\ $end
$var wire 1 m$ \bit10|latch_1|Q~combout\ $end
$var wire 1 n$ \bit10|latch_2|Q~combout\ $end
$var wire 1 o$ \bit8|latch_1|Q~combout\ $end
$var wire 1 p$ \bit8|latch_2|Q~combout\ $end
$var wire 1 q$ \disp2|Add14~0_combout\ $end
$var wire 1 r$ \disp2|Add11~0_combout\ $end
$var wire 1 s$ \disp2|Add8~0_combout\ $end
$var wire 1 t$ \disp2|Add6~0_combout\ $end
$var wire 1 u$ \disp2|Add3~0_combout\ $end
$var wire 1 v$ \disp2|Add0~0_combout\ $end
$var wire 1 w$ \bit13|latch_1|Q~combout\ $end
$var wire 1 x$ \bit13|latch_2|Q~combout\ $end
$var wire 1 y$ \bit12|latch_1|Q~combout\ $end
$var wire 1 z$ \bit12|latch_2|Q~combout\ $end
$var wire 1 {$ \bit15|latch_1|Q~combout\ $end
$var wire 1 |$ \bit15|latch_2|Q~combout\ $end
$var wire 1 }$ \bit14|latch_1|Q~combout\ $end
$var wire 1 ~$ \bit14|latch_2|Q~combout\ $end
$var wire 1 !% \disp3|Add14~0_combout\ $end
$var wire 1 "% \disp3|Add11~0_combout\ $end
$var wire 1 #% \disp3|Add8~0_combout\ $end
$var wire 1 $% \disp3|Add6~0_combout\ $end
$var wire 1 %% \disp3|Add3~0_combout\ $end
$var wire 1 &% \disp3|Add0~0_combout\ $end
$var wire 1 '% \disp4|Add14~0_combout\ $end
$var wire 1 (% \disp4|Add11~0_combout\ $end
$var wire 1 )% \disp4|Add8~0_combout\ $end
$var wire 1 *% \disp4|Add6~0_combout\ $end
$var wire 1 +% \disp4|Add3~0_combout\ $end
$var wire 1 ,% \disp4|Add0~0_combout\ $end
$var wire 1 -% \disp5|Add14~0_combout\ $end
$var wire 1 .% \disp5|Add11~0_combout\ $end
$var wire 1 /% \disp5|Add8~0_combout\ $end
$var wire 1 0% \disp5|Add6~0_combout\ $end
$var wire 1 1% \disp5|Add3~0_combout\ $end
$var wire 1 2% \disp5|Add0~0_combout\ $end
$var wire 1 3% \disp6|Add14~0_combout\ $end
$var wire 1 4% \disp6|Add11~0_combout\ $end
$var wire 1 5% \disp6|Add8~0_combout\ $end
$var wire 1 6% \disp6|Add6~0_combout\ $end
$var wire 1 7% \disp6|Add3~0_combout\ $end
$var wire 1 8% \disp6|Add0~0_combout\ $end
$var wire 1 9% \disp7|Add14~0_combout\ $end
$var wire 1 :% \disp7|Add11~0_combout\ $end
$var wire 1 ;% \disp7|Add8~0_combout\ $end
$var wire 1 <% \disp7|Add6~0_combout\ $end
$var wire 1 =% \disp7|Add3~0_combout\ $end
$var wire 1 >% \disp7|Add0~0_combout\ $end
$var wire 1 ?% \disp0|out\ [6] $end
$var wire 1 @% \disp0|out\ [5] $end
$var wire 1 A% \disp0|out\ [4] $end
$var wire 1 B% \disp0|out\ [3] $end
$var wire 1 C% \disp0|out\ [2] $end
$var wire 1 D% \disp0|out\ [1] $end
$var wire 1 E% \disp0|out\ [0] $end
$var wire 1 F% \disp7|out\ [6] $end
$var wire 1 G% \disp7|out\ [5] $end
$var wire 1 H% \disp7|out\ [4] $end
$var wire 1 I% \disp7|out\ [3] $end
$var wire 1 J% \disp7|out\ [2] $end
$var wire 1 K% \disp7|out\ [1] $end
$var wire 1 L% \disp7|out\ [0] $end
$var wire 1 M% \disp6|out\ [6] $end
$var wire 1 N% \disp6|out\ [5] $end
$var wire 1 O% \disp6|out\ [4] $end
$var wire 1 P% \disp6|out\ [3] $end
$var wire 1 Q% \disp6|out\ [2] $end
$var wire 1 R% \disp6|out\ [1] $end
$var wire 1 S% \disp6|out\ [0] $end
$var wire 1 T% \disp5|out\ [6] $end
$var wire 1 U% \disp5|out\ [5] $end
$var wire 1 V% \disp5|out\ [4] $end
$var wire 1 W% \disp5|out\ [3] $end
$var wire 1 X% \disp5|out\ [2] $end
$var wire 1 Y% \disp5|out\ [1] $end
$var wire 1 Z% \disp5|out\ [0] $end
$var wire 1 [% \disp4|out\ [6] $end
$var wire 1 \% \disp4|out\ [5] $end
$var wire 1 ]% \disp4|out\ [4] $end
$var wire 1 ^% \disp4|out\ [3] $end
$var wire 1 _% \disp4|out\ [2] $end
$var wire 1 `% \disp4|out\ [1] $end
$var wire 1 a% \disp4|out\ [0] $end
$var wire 1 b% \disp3|out\ [6] $end
$var wire 1 c% \disp3|out\ [5] $end
$var wire 1 d% \disp3|out\ [4] $end
$var wire 1 e% \disp3|out\ [3] $end
$var wire 1 f% \disp3|out\ [2] $end
$var wire 1 g% \disp3|out\ [1] $end
$var wire 1 h% \disp3|out\ [0] $end
$var wire 1 i% \disp2|out\ [6] $end
$var wire 1 j% \disp2|out\ [5] $end
$var wire 1 k% \disp2|out\ [4] $end
$var wire 1 l% \disp2|out\ [3] $end
$var wire 1 m% \disp2|out\ [2] $end
$var wire 1 n% \disp2|out\ [1] $end
$var wire 1 o% \disp2|out\ [0] $end
$var wire 1 p% \disp1|out\ [6] $end
$var wire 1 q% \disp1|out\ [5] $end
$var wire 1 r% \disp1|out\ [4] $end
$var wire 1 s% \disp1|out\ [3] $end
$var wire 1 t% \disp1|out\ [2] $end
$var wire 1 u% \disp1|out\ [1] $end
$var wire 1 v% \disp1|out\ [0] $end
$var wire 1 w% \disp7|ALT_INV_Add0~0_combout\ $end
$var wire 1 x% \disp6|ALT_INV_Add0~0_combout\ $end
$var wire 1 y% \disp5|ALT_INV_Add0~0_combout\ $end
$var wire 1 z% \disp4|ALT_INV_Add0~0_combout\ $end
$var wire 1 {% \disp3|ALT_INV_Add0~0_combout\ $end
$var wire 1 |% \disp2|ALT_INV_Add0~0_combout\ $end
$var wire 1 }% \disp1|ALT_INV_Add0~0_combout\ $end
$var wire 1 ~% \disp0|ALT_INV_Add0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0k
0.!
0?!
1@!
xA!
1B!
1C!
1D!
1E!
1F!
1G!
0,"
0-"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
x?#
x@#
xA#
xB#
xC#
xD#
xE#
xF#
xG#
xH#
xI#
xJ#
xK#
xL#
xM#
xN#
xO#
xP#
xQ#
xR#
xS#
xT#
xU#
xV#
xW#
xX#
xY#
xZ#
x[#
x\#
x]#
x^#
x_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
xl#
xm#
xn#
xo#
xp#
xq#
xr#
xs#
xt#
xu#
xv#
0w#
0x#
1y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
x=$
x>$
x?$
x@$
xA$
xB$
xC$
xD$
xE$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
0M$
xN$
0O$
xP$
0Q$
xR$
0S$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
0[$
x\$
0]$
x^$
0_$
x`$
0a$
xb$
xc$
xd$
xe$
xf$
xg$
xh$
0i$
xj$
0k$
xl$
0m$
xn$
0o$
xp$
xq$
xr$
xs$
xt$
xu$
xv$
0w$
xx$
0y$
xz$
0{$
x|$
0}$
x~$
x!%
x"%
x#%
x$%
x%%
x&%
x'%
x(%
x)%
x*%
x+%
x,%
x-%
x.%
x/%
x0%
x1%
x2%
x3%
x4%
x5%
x6%
x7%
x8%
x9%
x:%
x;%
x<%
x=%
x>%
xw%
xx%
xy%
xz%
x{%
x|%
x}%
x~%
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
x."
x/"
x0"
x1"
x2"
x3"
x4"
x5"
x6"
x7"
x8"
x9"
x:"
x;"
x<"
x="
x>"
x?"
x@"
xA"
xB"
xC"
xD"
xE"
xF"
xG"
xH"
xI"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
xY"
xZ"
x["
x\"
x]"
x^"
x_"
x`"
xa"
xb"
xc"
xd"
xe"
x?%
x@%
xA%
xB%
xC%
xD%
xE%
xF%
xG%
xH%
xI%
xJ%
xK%
xL%
xM%
xN%
xO%
xP%
xQ%
xR%
xS%
xT%
xU%
xV%
xW%
xX%
xY%
xZ%
x[%
x\%
x]%
x^%
x_%
x`%
xa%
xb%
xc%
xd%
xe%
xf%
xg%
xh%
xi%
xj%
xk%
xl%
xm%
xn%
xo%
xp%
xq%
xr%
xs%
xt%
xu%
xv%
1f"
1g"
1h"
0i"
x!
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
$end
#5000
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1;$
19$
17$
15$
13$
11$
1/$
1-$
1+$
1)$
1'$
1%$
1#$
1!$
1}#
1w#
1|#
1M$
1~#
1O$
1"$
1Q$
1$$
1S$
1&$
1_$
1($
1a$
1*$
1[$
1,$
1]$
1.$
1o$
10$
1i$
12$
1m$
14$
1k$
16$
1y$
18$
1w$
1:$
1}$
1<$
1{$
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1{
1z
1y
1x
1w
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
#7500
1Z
1Y!
1x#
1z#
1N$
1P$
1R$
1T$
1\$
1^$
1`$
1b$
1j$
1l$
1n$
1p$
1x$
1z$
1|$
1~$
1i"
0!%
1"%
1#%
1$%
1d%
0%%
1&%
0q$
1r$
1s$
1t$
1k%
0u$
1v$
0c$
1d$
1e$
1f$
1r%
0g$
1h$
0U$
1V$
1W$
1X$
1A%
0Y$
1Z$
0~%
0}%
0|%
0{%
1{#
1>#
1-"
0D#
1C#
1B#
1A#
1@#
0?#
0K#
1J#
1I#
1H#
1G#
0F#
0R#
1Q#
1P#
1O#
1N#
0M#
0Y#
1X#
1W#
1V#
1U#
0T#
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1.!
0Z#
0S#
0L#
0E#
0/"
10"
11"
12"
13"
04"
06"
17"
18"
19"
1:"
0;"
0="
1>"
1?"
1@"
1A"
0B"
0D"
1E"
1F"
1G"
1H"
0I"
09%
1:%
1;%
1<%
1H%
0=%
1>%
03%
14%
15%
16%
1O%
07%
18%
0-%
1.%
1/%
10%
1V%
01%
12%
0'%
1(%
1)%
1*%
1]%
0+%
1,%
0C"
0<"
05"
0."
0'
1&
1%
1$
1#
0"
0.
1-
1,
1+
1*
0)
05
14
13
12
11
00
0<
1;
1:
19
18
07
0z%
0y%
0x%
0w%
06
0/
0(
0!
1,#
1+#
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1j!
1k!
1l!
1m!
1n!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
1x!
1y!
0`#
1_#
1^#
1]#
1\#
0[#
0g#
1f#
1e#
1d#
1c#
0b#
0n#
1m#
1l#
1k#
1j#
0i#
0u#
1t#
1s#
1r#
1q#
0p#
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
0v#
0o#
0h#
0a#
0K"
1L"
1M"
1N"
1O"
0P"
0R"
1S"
1T"
1U"
1V"
0W"
0Y"
1Z"
1["
1\"
1]"
0^"
0`"
1a"
1b"
1c"
1d"
0e"
0_"
0X"
0Q"
0J"
0C
1B
1A
1@
1?
0>
0J
1I
1H
1G
1F
0E
0Q
1P
1O
1N
1M
0L
0X
1W
1V
1U
1T
0S
0R
0K
0D
0=
#10000
0Z
0Y!
0x#
#12500
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0;$
09$
07$
05$
03$
01$
0/$
0-$
0+$
0)$
0'$
0%$
0#$
0!$
0}#
0w#
0=$
0M$
0>$
0O$
0?$
0Q$
0@$
0S$
0A$
0_$
0B$
0a$
0C$
0[$
0D$
0]$
0E$
0o$
0F$
0i$
0G$
0m$
0H$
0k$
0I$
0y$
0J$
0w$
0K$
0}$
0L$
0{$
0:%
0;%
0<%
0H%
0>%
04%
05%
06%
0O%
08%
0.%
0/%
00%
0V%
02%
0(%
0)%
0*%
0]%
0,%
1z%
1y%
1x%
1w%
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0_#
0^#
0]#
0\#
0f#
0e#
0d#
0c#
0m#
0l#
0k#
0j#
0t#
0s#
0r#
0q#
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
1v#
1o#
1h#
1a#
0L"
0M"
0N"
0O"
0S"
0T"
0U"
0V"
0Z"
0["
0\"
0]"
0a"
0b"
0c"
0d"
1_"
1X"
1Q"
1J"
0B
0A
0@
0?
0I
0H
0G
0F
0P
0O
0N
0M
0W
0V
0U
0T
1R
1K
1D
1=
#15000
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1;$
19$
17$
15$
13$
11$
1/$
1-$
1+$
1)$
1'$
1%$
1#$
1!$
1}#
1w#
1=$
1M$
1>$
1O$
1?$
1Q$
1@$
1S$
1A$
1_$
1B$
1a$
1C$
1[$
1D$
1]$
1E$
1o$
1F$
1i$
1G$
1m$
1H$
1k$
1I$
1y$
1J$
1w$
1K$
1}$
1L$
1{$
1:%
1;%
1<%
1H%
1>%
14%
15%
16%
1O%
18%
1.%
1/%
10%
1V%
12%
1(%
1)%
1*%
1]%
1,%
0z%
0y%
0x%
0w%
1,#
1+#
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1j!
1k!
1l!
1m!
1n!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
1x!
1y!
1_#
1^#
1]#
1\#
1f#
1e#
1d#
1c#
1m#
1l#
1k#
1j#
1t#
1s#
1r#
1q#
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
0v#
0o#
0h#
0a#
1L"
1M"
1N"
1O"
1S"
1T"
1U"
1V"
1Z"
1["
1\"
1]"
1a"
1b"
1c"
1d"
0_"
0X"
0Q"
0J"
1B
1A
1@
1?
1I
1H
1G
1F
1P
1O
1N
1M
1W
1V
1U
1T
0R
0K
0D
0=
#17500
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0;$
09$
07$
05$
03$
01$
0/$
0-$
0+$
0)$
0'$
0%$
0#$
0!$
0}#
0w#
0=$
0M$
0>$
0O$
0?$
0Q$
0@$
0S$
0A$
0_$
0B$
0a$
0C$
0[$
0D$
0]$
0E$
0o$
0F$
0i$
0G$
0m$
0H$
0k$
0I$
0y$
0J$
0w$
0K$
0}$
0L$
0{$
0:%
0;%
0<%
0H%
0>%
04%
05%
06%
0O%
08%
0.%
0/%
00%
0V%
02%
0(%
0)%
0*%
0]%
0,%
1z%
1y%
1x%
1w%
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0_#
0^#
0]#
0\#
0f#
0e#
0d#
0c#
0m#
0l#
0k#
0j#
0t#
0s#
0r#
0q#
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
1v#
1o#
1h#
1a#
0L"
0M"
0N"
0O"
0S"
0T"
0U"
0V"
0Z"
0["
0\"
0]"
0a"
0b"
0c"
0d"
1_"
1X"
1Q"
1J"
0B
0A
0@
0?
0I
0H
0G
0F
0P
0O
0N
0M
0W
0V
0U
0T
1R
1K
1D
1=
#20000
